
[14001]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa001
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14011]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa011
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14012]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa012
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14013]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa013
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14014]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa014
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14015]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa015
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14017]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa017
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14018]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa018
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14021]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa014
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14023]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa023
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14025]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa025
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14049]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa049
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14050]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa050
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14051]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa051
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14052]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa052
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14053]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa053
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14069]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x04
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14070]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa070
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14071]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa071
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14073]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa073
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14075]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa075
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14077]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa077
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14081]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa081
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14093]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa093
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[14160]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x160
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14161]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x161
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14162]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x160
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14163]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x161
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14174]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x174
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[14175]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x175
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[24AA00]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[24AA00 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24AA00 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24AA00 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24AA01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA01 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA014]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA014 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA014 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA02 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA024]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA024 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA024 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA024 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA025]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA025 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA025 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA025 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA04 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA08 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA128 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA16 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA256 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA32 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA32A]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA32A @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA32A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA32A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA512]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[24AA512 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24AA512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24AA512 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24AA64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA64 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA65]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24AA65 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA65 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24AA65 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C00]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[24C00 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24C00 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24C00 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x02
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x02
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C01A]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x02
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x02
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C01A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x02
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x02
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C01C]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C01C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C01C @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x02
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x02
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x02
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x02
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x02
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x02
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C02C]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C02C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C02C @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C04A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C08B]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C16B]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C16B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C32 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C65]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24C65 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24C65 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24FC128 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24FC16 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24FC256 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24FC32 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC512]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[24FC512 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24FC512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24FC512 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24FC64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24FC64 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC65]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24FC65 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC65 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24FC65 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC00]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[24LC00 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24LC00 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24LC00 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24LC01]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC01 @SOIC8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC014]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC014 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC014 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC01A]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC01A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC01A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC01B]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC01B]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC01B @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC01B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC01B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC01B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC01B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC024]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC024 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC024 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC024 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC025]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC025 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC025 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC025 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC02A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC02B @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC02B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC02B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC04A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC04B]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC04B]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC04B @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC04B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC04B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC04B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC04B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC08A]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC08A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC08B]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC08B]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC08B @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC08B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC08B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC128 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC16A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC16B]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC16B @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC16B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC16B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC21]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC21 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC21A]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC21A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC256 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC32 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC32A]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC32A @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC32A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC32A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC512]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[24LC512 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24LC512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24LC512 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24LC64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[24LC64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC64 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[24LC64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC65]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LC65 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC65 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LC65 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LCS21]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LCS21 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[24LCS21A]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[24LCS21A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[25AA010A]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA010A @DFN8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA010A @MSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA010A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA010A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA020A]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA020A @DFN8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA020A @MSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA020A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA020A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA040 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA040A]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA040A @DFN8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA040A @MSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA040A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA040A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080A]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA080A @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080B]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA080B @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080B @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080B @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080C]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA080C @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080C @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080C @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080D]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA080D @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080D @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA080D @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA1024]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x2710
opts4=0x404210
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[25AA1024 @DFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x2710
opts4=0x404210
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[25AA1024 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x2710
opts4=0x404210
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[25AA128]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA128 @DFN8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA128 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA160A]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA160A @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA160A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA160A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA160B]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA160B @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA160B @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA160B @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA256 @DFN8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA256 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA320]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA320 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA320 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA512]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA512 @DFN8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA512 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA640]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25AA640 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25AA640 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25C040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25C040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25C040 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25C080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25C080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25C160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25C160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25C320]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25C320 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25C320 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25C640]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25C640 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25C640 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC010A]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC010A @DFN8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC010A @MSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC010A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC010A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC020A]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC020A @DFN8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC020A @MSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC020A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC020A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC040 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC040A]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC040A @DFN8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC040A @MSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC040A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC040A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080A]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC080A @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080B]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC080B @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080B @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080B @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080C]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC080C @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080C @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080C @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080D]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC080D @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080D @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC080D @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC1024]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x2710
opts4=0x404210
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[25LC1024 @DFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x2710
opts4=0x404210
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[25LC1024 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x2710
opts4=0x404210
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[25LC128]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC128 @DFN8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC128 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC160A]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC160A @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC160A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC160A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC160B]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC160B @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC160B @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC160B @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC256 @DFN8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC256 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC320]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC320 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC320 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC512]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC512 @DFN8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC512 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC640]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[25LC640 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[25LC640 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[27128A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8989
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[27128A @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8989
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[2732A @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x1f4
opts4=0x48
package_details=0x18000000
write_unlock=0x0d
fuses=NULL

[27512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x890d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[27512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x890d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[2764A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8908
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[2764A @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8908
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8935
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1525
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8935
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1525
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1525
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[27C010A @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8935
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[27C010A @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8935
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27C020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8934
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[27C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8934
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27C040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x893d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[27C040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xf53e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[27C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x893d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xf53e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[27C040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xf53e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[27C128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8983
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27C128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2983
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27C128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8983
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27C128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2983
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27C128 @SOIC28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2983
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[27C210 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8900ee11
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[27C210 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x15ff17ff
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[27C220 @DIP40]
protocol_id=0x39
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8900ee22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[27C240 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8900ee44
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[27C240 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x15ff20ff
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x898c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x298c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x898c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x298c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[27C256 @SOIC28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x298c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[27C32A @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x89fd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x290d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x89fd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x290d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[27C512A @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x290d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27C512A @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x290d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27C512A @SOIC28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x290d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[27C64 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2902
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27C64 @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2902
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27C64 @SOIC28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2902
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[27CX010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[27CX010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[27CX010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[27CX010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27CX010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27CX010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27CX256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x110
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27CX256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x110
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27CX256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x110
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27CX256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x110
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27CX256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x110
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27CX256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x110
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27HC256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2994
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27HC256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2994
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27HC256 @SOIC28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2994
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[27HC256L @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2994
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27HC256L @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2994
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27HC256L @SOIC28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2994
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[27HC64 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2991
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27HC64 @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2991
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27LV256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x298c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27LV256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x298c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27LV256 @SOIC28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x298c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[27LV64 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2902
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[27LV64 @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2902
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[27LV64 @SOIC28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2902
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[2804]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x18000000
write_unlock=0x34
fuses=NULL

[2816]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x18000000
write_unlock=0x34
fuses=NULL

[2817]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x1388
opts4=0x80
package_details=0x1c000000
write_unlock=0x34
fuses=NULL

[28C010]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[28C010 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[28C010 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[28C010T]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[28C010T @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[28C010T @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[28C011]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[28C011 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[28C011 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[28C011T]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[28C011T @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[28C011T @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[28C04A]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[28C04A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[28C04A @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x98000000
write_unlock=0x02
fuses=NULL

[28C04AF]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[28C04AF @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[28C04AF @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x98000000
write_unlock=0x3e
fuses=NULL

[28C16A]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[28C16A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[28C16A @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x98000000
write_unlock=0x02
fuses=NULL

[28C16AF]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[28C16AF @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[28C16AF @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x98000000
write_unlock=0x3e
fuses=NULL

[28C17A]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[28C17A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[28C17A @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x9c000000
write_unlock=0x02
fuses=NULL

[28C17AF]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[28C17AF @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[28C17AF @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x9c000000
write_unlock=0x3e
fuses=NULL

[28C256]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[28C256 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[28C256F]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x40
opts3=0xbb8
opts4=0xc010
package_details=0x1c000000
write_unlock=0x1d3
fuses=NULL

[28C256F @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x40
opts3=0xbb8
opts4=0xc010
package_details=0xff000000
write_unlock=0x1d3
fuses=NULL

[28C64A]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[28C64A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[28C64A @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x9c000000
write_unlock=0x02
fuses=NULL

[28C64AF]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[28C64AF @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[28C64AF @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x9c000000
write_unlock=0x3e
fuses=NULL

[28C64B]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x40
opts3=0x1388
opts4=0xc010
package_details=0x1c000000
write_unlock=0x34
fuses=NULL

[28C64B @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x40
opts3=0x1388
opts4=0xc010
package_details=0xff000000
write_unlock=0x34
fuses=NULL

[28C64B @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x40
opts3=0x1388
opts4=0xc010
package_details=0x9c000000
write_unlock=0x34
fuses=NULL

[28LV64A]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1402
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[28LV64A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1402
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[28LV64A @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1402
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x9c000000
write_unlock=0x02
fuses=NULL

[4001]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa001
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4011]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa011
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4012]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa012
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4013]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa013
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4014]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa014
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[4015]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa015
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[40160]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x160
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[40161]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x161
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[40162]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x160
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[40163]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x161
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[4017]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa017
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[40174]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x174
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[40175]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x175
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[4018]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa018
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[4019]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa019
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[40192]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x192
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[40193]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x193
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[4021]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa014
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[4023]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa023
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4025]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa025
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4030]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa070
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4049]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa049
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[4050]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa050
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[4051]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa051
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[4052]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa052
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[4053]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0xa053
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[4069]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x04
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4070]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa070
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4071]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa071
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4073]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa073
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4075]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa075
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4077]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa077
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4081]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa081
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[4093]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0xa093
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[6116]
protocol_id=0xd0
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[61256]
protocol_id=0xd1
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[61512]
protocol_id=0xd2
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[6164]
protocol_id=0xd1
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[62256]
protocol_id=0xd1
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[62512]
protocol_id=0xd2
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[6264]
protocol_id=0xd1
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[628128]
protocol_id=0xd2
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[628256]
protocol_id=0xd2
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[628512]
protocol_id=0xd2
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[74HC(LS)00]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)01]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x01
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)02]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x02
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)03]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)04]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x04
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)05]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x04
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)06]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x04
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)07]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x07
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)08]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x08
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)09]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x08
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)10]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x10
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x84
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)11]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x11
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)112]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x112
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)12]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x10
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)122]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x122
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)123]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x123
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)125]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x125
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)126]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x126
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)128]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x02
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)13]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x13
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)132]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)133]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x133
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)134]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x134
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)136]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x86
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)138]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x138
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)139]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x139
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)14]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x04
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)140]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x13
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)145]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x42
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)15]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x11
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)153]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x153
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x84
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)155]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x156
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)156]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x156
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)157]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x157
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)158]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x158
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)16]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x04
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)160]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x160
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)161]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x161
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)162]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x160
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)163]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x161
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)164]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x164
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)165]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x165
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)166]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x166
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)17]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x07
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)174]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x174
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)175]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x175
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)18]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x13
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)19]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x04
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)192]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x192
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)193]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x193
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)20]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x13
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x84
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)21]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x21
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)22]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x13
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)24]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)240]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x240
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)241]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x241
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)244]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x244
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)245]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x245
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)257]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x157
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)258]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x158
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)26]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)266]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x266
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)268]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x268
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)27]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x27
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)273]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x273
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)28]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x02
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)30]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x30
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)32]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x32
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)33]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x02
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)34]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x07
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)35]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x07
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)36]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x36
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)367]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x367
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x84
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)37]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)373]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x373
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)374]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x374
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)377]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x373
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)378]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x378
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)38]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)386]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x386
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)39]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x01
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)390]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x390
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)393]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x393
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)40]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x13
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x84
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)42]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x42
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)43]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x43
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)45]
protocol_id=0x00
variant=0x08
code_memory_size=0x0a
data_memory_size=0x42
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[74HC(LS)563]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x576
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)564]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x576
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)573]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x573
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)574]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x573
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)576]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x576
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)580]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x576
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)640]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x640
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x84
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)641]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x640
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)642]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x640
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)643]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x640
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)644]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x640
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)645]
protocol_id=0x00
variant=0x0a
code_memory_size=0x0a
data_memory_size=0x640
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[74HC(LS)74]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x74
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x84
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)86]
protocol_id=0x00
variant=0x07
code_memory_size=0x0a
data_memory_size=0x86
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x0e000000
write_unlock=0x02
fuses=NULL

[74HC(LS)93]
protocol_id=0x00
variant=0x16
code_memory_size=0x0a
data_memory_size=0x93
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x10000000
write_unlock=0x02
fuses=NULL

[87C257 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8924
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[87C257 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8924
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[87C51]
protocol_id=0x85
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[87C51 @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[87C51FA]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[87C51FA @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[87C51FB]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[87C51FB @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[87C51FC]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[87C51FC @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[87C52]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[87C52 @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[87C54]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[87C54 @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[87C58]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[87C58 @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[93AA46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46A(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA46A(x8) @DFN8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46A(x8) @MSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46A(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46A(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46B(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA46B(x16) @DFN8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46B(x16) @MSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46B(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46B(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46C(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA46C(x16) @DFN8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46C(x16) @MSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46C(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46C(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46C(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA46C(x8) @DFN8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46C(x8) @MSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46C(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA46C(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA56A(x8) @DFN8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56A(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56B(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA56B(x16) @DFN8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56B(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56B(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56B(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56C(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA56C(x16) @DFN8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56C(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56C(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56C(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56C(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA56C(x8) @DFN8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56C(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56C(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA56C(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA66A(x8) @DFN8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66A(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66B(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA66B(x16) @DFN8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66B(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66B(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66B(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66C(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA66C(x16) @DFN8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66C(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66C(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66C(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66C(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA66C(x8) @DFN8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66C(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66C(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA66C(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA76(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA76(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA76A(x8) @DFN8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76A(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76B(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA76B(x16) @DFN8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76B(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76B(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76B(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76C(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA76C(x16) @DFN8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76C(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76C(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76C(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76C(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA76C(x8) @DFN8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76C(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76C(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA76C(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA86A(x8) @DFN8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86A(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86B(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA86B(x16) @DFN8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86B(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86B(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86B(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86C(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA86C(x16) @DFN8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86C(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86C(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86C(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86C(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93AA86C(x8) @DFN8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86C(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86C(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93AA86C(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C06(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C06(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46A]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C46A]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C46A @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46A @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46A(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C46A(x8) @DFN8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46A(x8) @MSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46A(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46A(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46B(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C46B(x16) @DFN8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46B(x16) @MSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46B(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46B(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46C(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C46C(x16) @DFN8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46C(x16) @MSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46C(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46C(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46C(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C46C(x8) @DFN8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46C(x8) @MSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46C(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46C(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C46X(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C46X(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56A]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C56A]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C56A @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56A @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C56A(x8) @DFN8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56A(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56B(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C56B(x16) @DFN8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56B(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56B(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56B(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56C(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C56C(x16) @DFN8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56C(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56C(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56C(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56C(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C56C(x8) @DFN8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56C(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56C(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C56C(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66A]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C66A]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C66A @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66A @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C66A(x8) @DFN8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66A(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66B(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C66B(x16) @DFN8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66B(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66B(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66B(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66C(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C66C(x16) @DFN8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66C(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66C(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66C(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66C(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C66C(x8) @DFN8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66C(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66C(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C66C(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C76(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C76(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C76A(x8) @DFN8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76A(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76B(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C76B(x16) @DFN8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76B(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76B(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76B(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76C(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C76C(x16) @DFN8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76C(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76C(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76C(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76C(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C76C(x8) @DFN8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76C(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76C(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C76C(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C86A(x8) @DFN8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86A(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86B(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C86B(x16) @DFN8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86B(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86B(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86B(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86C(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C86C(x16) @DFN8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86C(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86C(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86C(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86C(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93C86C(x8) @DFN8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86C(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86C(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93C86C(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93CX46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93CX46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93CX46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93CX46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93CX56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93CX56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93CX56 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93CX56 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93CX66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93CX66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93CX66 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93CX66 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46A(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC46A(x8) @DFN8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46A(x8) @MSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46A(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46A(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46B(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC46B(x16) @DFN8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46B(x16) @MSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46B(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46B(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46C(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC46C(x16) @DFN8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46C(x16) @MSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46C(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46C(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46C(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC46C(x8) @DFN8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46C(x8) @MSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46C(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC46C(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC56A(x8) @DFN8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56A(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56B(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC56B(x16) @DFN8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56B(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56B(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56B(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56C(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC56C(x16) @DFN8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56C(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56C(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56C(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56C(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC56C(x8) @DFN8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56C(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56C(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC56C(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC66A(x8) @DFN8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66A(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66B(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC66B(x16) @DFN8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66B(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66B(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66B(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66C(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC66C(x16) @DFN8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66C(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66C(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66C(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66C(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC66C(x8) @DFN8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66C(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66C(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC66C(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC76(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC76(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC76A(x8) @DFN8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76A(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76B(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC76B(x16) @DFN8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76B(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76B(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76B(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76C(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC76C(x16) @DFN8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76C(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76C(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76C(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76C(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC76C(x8) @DFN8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76C(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76C(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC76C(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC86A(x8) @DFN8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86A(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86B(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC86B(x16) @DFN8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86B(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86B(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86B(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86C(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC86C(x16) @DFN8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86C(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86C(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86C(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86C(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LC86C(x8) @DFN8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86C(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86C(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LC86C(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LCS46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LCS46 @SOIC14]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x8e000000
write_unlock=0x03
fuses=NULL

[93LCS46 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LCS56]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LCS56 @SOIC14]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x8e000000
write_unlock=0x03
fuses=NULL

[93LCS56 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[93LCS66]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[93LCS66 @SOIC14]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x8e000000
write_unlock=0x03
fuses=NULL

[93LCS66 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[A24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[A24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[A24C02 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[A24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[A24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[A24C04 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[A24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[A24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[A24C08 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[A24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[A24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[A24C16 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[A25L010 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L010 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L010 @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L016 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L016 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[A25L016 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L020 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L020 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L020 @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L032 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L032 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[A25L032 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L040 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L040 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L040 @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L05PT @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372020
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L05PT @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372020
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L05PT @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372020
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L05PU @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L05PU @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L05PU @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L080 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L080 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L080 @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L10PT @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372021
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L10PT @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372021
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L10PT @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372021
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L10PU @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L10PU @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L10PU @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L16PT @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372025
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L16PT @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372025
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[A25L16PT @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372025
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L16PU @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L16PU @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[A25L16PU @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L20PT @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372022
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L20PT @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372022
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L20PT @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372022
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L20PU @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L20PU @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L20PU @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L40PT @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372023
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L40PT @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372023
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[A25L40PT @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372023
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L40PU @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L40PU @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[A25L40PU @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L512 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L512 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L512 @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L80PT @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372024
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L80PT @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372024
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[A25L80PT @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372024
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25L80PU @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25L80PU @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[A25L80PU @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25LQ16 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x374015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25LQ16 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x374015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[A25LQ16 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x374015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A25LQ32A @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x374016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[A25LQ32A @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x374016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[A25LQ32A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x374016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[A27020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x3764
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[A27020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x3764
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[A27020L @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x3764
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[A276308 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x373d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[A276308 @SOP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x373d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[A276308A @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x372c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[A276308A @SOP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x372c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[A276308AL @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x372c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[A276308L @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x373d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[A278308 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x3761
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[A278308A @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x3764
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[A278308AL @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x3764
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[A278308L @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x3761
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[A290011T]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A290011T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A290011T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A290011U]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x374c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A290011U @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x374c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A290011U @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x374c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29001T]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A29001T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A29001T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29001U]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x374c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A29001U @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x374c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A29001U @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x374c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A290021T]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x378c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A290021T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x378c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A290021T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x378c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A290021U]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A290021U @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A290021U @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29002T]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x378c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A29002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x378c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A29002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x378c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29002U]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A29002U @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A29002U @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29010]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0b
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A29010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0b
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A29010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0b
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29040]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3786
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A29040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3786
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A29040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3786
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29040A]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3786
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A29040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3786
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A29040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3786
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29040B]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3786
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A29040B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3786
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A29040B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3786
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29400TM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700b0b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29400TV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700b0b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29400UM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370031b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29400UV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370031b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29512]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A29512 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A29512 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29512A]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A29512A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[A29512A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29800TM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37000eb3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29800TV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37000eb3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29800UM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37008fb3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29800UV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37008fb3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29801TM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29801TV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29801UM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29801UV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29DL162TV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37002d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29DL162UV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37002e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29DL163TV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37002822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29DL163UV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37002b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29DL164TV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37003322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29DL164UV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37003522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29DL322TV @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37005522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29DL322UV @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29DL323TV @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29DL323UV @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29DL324TV @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29DL324UV @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L004ATL @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3734
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[A29L004ATV @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3734
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[A29L004ATW @TSOP40]
protocol_id=0x53
variant=0x1a
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3734
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[A29L004ATX @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3734
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[A29L004ATY @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3734
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[A29L004AUL @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[A29L004AUV @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[A29L004AUW @TSOP40]
protocol_id=0x53
variant=0x1a
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[A29L004AUX @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[A29L004AUY @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[A29L004TL @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3734
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[A29L004TV @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3734
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[A29L004TW @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3734
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[A29L004TX @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3734
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[A29L004UL @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[A29L004UV @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[A29L004UW @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[A29L004UX @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[A29L008ATV @TSOP40]
protocol_id=0x53
variant=0x1a
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x371a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[A29L008AUV @TSOP40]
protocol_id=0x53
variant=0x1a
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x379b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[A29L008TV @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x371a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[A29L008UV @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x379b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[A29L040 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3792
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A29L040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3792
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[A29L040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3792
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29L040A @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3792
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[A29L040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3792
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[A29L040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3792
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A29L160ATV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L160AUV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L160TV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700a8b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L160UV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370029b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L320ATV @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L320AUV @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L320TV @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L320UV @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L400ATM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370034b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29L400ATV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370034b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L400AUM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700b5b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29L400AUV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700b5b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L400TM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370034b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29L400TV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x370034b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L400UM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700b5b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29L400UV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700b5b3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L640TV @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700c922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L640UV @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3700cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L800ATM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37001ab3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29L800ATV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37001ab3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L800AUM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37009bb3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29L800AUV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37009bb3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L800TM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37001ab3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29L800TV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37001ab3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A29L800UM @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37009bb3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[A29L800UV @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x37009bb3
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[A49FL004TL @PLCC32]
protocol_id=0x50
variant=0xa1
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3799
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[A49FL004TX @TSOP32]
protocol_id=0x50
variant=0xa1
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3799
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A49LF004TL @PLCC32]
protocol_id=0x50
variant=0xa1
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3795
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[A49LF004TX @TSOP32]
protocol_id=0x50
variant=0xa1
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3795
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A49LF040ATL @PLCC32]
protocol_id=0x50
variant=0xa1
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x379d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[A49LF040ATX @TSOP32]
protocol_id=0x50
variant=0xa1
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x379d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[A49LF040TL @PLCC32]
protocol_id=0x50
variant=0xa1
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x379d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[A49LF040TX @TSOP32]
protocol_id=0x50
variant=0xa1
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x379d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AB28F200B5-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AB28F200B5-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AB28F200BX-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AB28F200BX-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AB28F400B5-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AB28F400B5-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AB28F400BX-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AB28F400BX-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AB28F800B5-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AB28F800B5-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AC25LV010]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AC25LV010 @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AC25LV512]
protocol_id=0x03
variant=0x06
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AC25LV512 @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AC39LV010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AC39LV010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AC39LV020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AC39LV020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AC39LV040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f29
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AC39LV040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f29
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AC39LV080 @TSOP40]
protocol_id=0x53
variant=0x08
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AC39LV512 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AC39LV512 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[ACE24C02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24C02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C02A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24C02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C02B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24C04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C04A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C04B]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24C04B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C04B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C08A]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24C08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C08A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C08B]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24C08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C08B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C1024]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[ACE24C1024 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ACE24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24C16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C16A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C16B]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24C16B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C16B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C512]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[ACE24C512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ACE24C512 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ACE24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24LC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24LC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24LC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24LC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24LC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24LC04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24LC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24LC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24LC08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24LC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ACE24LC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE24LC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ACE93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ACE93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ACE93C46(x16) @TSSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ACE93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ACE93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ACE93C46(x8) @TSSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ACE93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ACE93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ACE93C56(x16) @TSSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ACE93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ACE93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ACE93C56(x8) @TSSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ACE93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ACE93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ACE93C66(x16) @TSSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ACE93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ACE93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ACE93C66(x8) @TSSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AE29F1008 @DIP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AE29F1008 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AE29F1008 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AE29F2008 @DIP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xda45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AE29F2008 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xda45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AE29F2008 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xda45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AE29F4008 @DIP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AE29F4008 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AE29F4008 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AE49F2008 @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AE49F2008 @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AE49F2008 @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AF24BC01]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC01 @SOIC8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC01 @TSOP8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC02 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC04 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC08 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC16 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24BC64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24BC64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C128 @TSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C256 @TSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C32 @TSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C64 @TSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF25BC08]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF25BC08 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF25BC08 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF25BC128]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF25BC128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF25BC128 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF25BC16]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF25BC16 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF25BC16 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF25BC256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF25BC256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF25BC256 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF25BC32]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF25BC32 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF25BC32 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF25BC64]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AF25BC64 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF25BC64 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AF93BC46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93BC46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93BC46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93BC56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC56(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93BC56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC56(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93BC66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93BC66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC66(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93BC86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC86(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93BC86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93BC86(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C46(x16) @TSSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C46(x8) @TSSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C56(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C56(x16) @TSSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C56(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C56(x8) @TSSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C66(x16) @TSSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C66(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C66(x8) @TSSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C86(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C86(x16) @TSSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AF93C86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C86(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AF93C86(x8) @TSSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C10AF @SOP8]
protocol_id=0x02
variant=0x8f
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C45]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AK93C45AF @SOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C45AV @TSSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C45BH @MSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C45BL @SON8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C45CL @SON8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C45CT @TMSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C45CU @USON8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C45F @SOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AK93C46F @SOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C46M]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AK93C46MF @SOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C55]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AK93C55AF @SOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C55AV @TSSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C55BH @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C55BL @SON8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C55CL @SON8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C55CT @TMSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C55CU @USON8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C55F @SOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AK93C56F @SOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C65]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AK93C65AF @SOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C65AV @TSSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C65BH @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C65BL @SON8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C65CL @SON8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C65CT @TMSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C65CU @USON8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C65F @SOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AK93C66F @SOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C75]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AK93C75AF @SOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C75AV @TSSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C75BH @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C75F @SOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C85AF @SOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C85AM @SSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AK93C95AF @SOP8]
protocol_id=0x02
variant=0x8e
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM24LC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AM24LC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AM24LC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AM24LC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AM24LC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AM24LC04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AM24LC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AM24LC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AM24LC08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AM24LC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AM24LC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AM24LC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AM24LC21]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AM24LC21 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AM24LC21 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AM24LC21B]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AM24LC21B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AM24LC21B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AM27128A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x189
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[AM27128A @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x189
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[AM2716B @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x1f4
opts4=0x48
package_details=0x18000000
write_unlock=0x0d
fuses=NULL

[AM27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x104
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[AM27256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x104
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[AM2732B @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x1f4
opts4=0x48
package_details=0x18000000
write_unlock=0x0d
fuses=NULL

[AM27512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x185
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[AM27512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x185
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[AM2764A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x108
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x1f4
opts4=0x68
package_details=0x1c000000
write_unlock=0x0d
fuses=NULL

[AM2764A @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x108
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x1f4
opts4=0x68
package_details=0xff000000
write_unlock=0x0d
fuses=NULL

[AM27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AM27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27C020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x197
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AM27C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x197
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27C040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x19b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AM27C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x19b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27C080 @DIP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x11c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AM27C080 @PLCC32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x11c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27C1024 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1008c00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AM27C128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x116
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AM27C128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x116
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27C2048 @DIP40]
protocol_id=0x39
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1009800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AM27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x110
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AM27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x110
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27C4096 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1001900
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AM27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x191
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AM27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x191
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27C64 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x115
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AM27C64 @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x115
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27H010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AM27H010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27H010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AM27H256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x110
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AM27H256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x110
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27HB010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AM27HB010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27HB010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AM27LV010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AM27LV010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27LV010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x10e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AM27LV020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x197
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AM27LV020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x197
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27LV020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x197
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AM27LV020B @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x197
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AM27LV020B @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x197
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27LV020B @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x197
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AM27LV040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x19b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AM27LV040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x19b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27LV040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x19b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AM27LV080 @DIP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x11c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AM27LV080 @PLCC32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x11c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AM27LV080 @TSOP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x11c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3002
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AM28C16A @DIP24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[AM28C16A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AM28C17A @DIP28]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AM28C17A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AM28C17A @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1400
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AM28C64A @DIP28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AM28C64A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AM28C64A @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AM28C64AE @DIP28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AM28C64AE @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AM28C64AE @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AM28C64B @DIP28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AM28C64B @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AM28C64B @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AM28C64BE @DIP28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AM28C64BE @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AM28C64BE @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AM28F010]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM28F010 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM28F010 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM28F020]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x12a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM28F020 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x12a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM28F020 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x12a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM28F256]
protocol_id=0x40
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM28F256 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM28F256 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM28F512]
protocol_id=0x40
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x125
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM28F512 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x125
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM28F512 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x125
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29BL162CB @SOP56]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1000322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000006
write_unlock=0x03
fuses=NULL

[AM29BL162CB @SOP56]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1000322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000006
write_unlock=0x03
fuses=NULL

[AM29BL802CB @SOP56]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1008122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000006
write_unlock=0x03
fuses=NULL

[AM29BL802CB @SOP56]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1008122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000006
write_unlock=0x03
fuses=NULL

[AM29DL161DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL161DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL161DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL161DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL162DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL162DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL162DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL162DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL163DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL163DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL163DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL163DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL164DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL164DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL164DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL164DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL322DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL322DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL322DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL322DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL322GB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL322GB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL322GT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL322GT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL323DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL323DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL323DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL323DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL323GB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL323GB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL323GT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL323GT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL324DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL324DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL324DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL324DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL324GB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL324GB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL324GT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL324GT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1000f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29DL400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1000f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29DL400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1000f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1000f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1000c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29DL400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1000c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29DL400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1000c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1000c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29DL800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29DL800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL800BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29DL800BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29DL800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29DL800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F002B @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002B @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002BB @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002BB @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002BB @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002BB @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002BB @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002BB @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002BT @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002BT @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002BT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002BT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002BT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002BT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002NB @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002NB @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002NB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002NB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002NB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002NB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002NBB @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002NBB @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002NBB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002NBB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002NBB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002NBB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002NBT @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002NBT @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002NBT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002NBT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002NBT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002NBT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002NT @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002NT @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002T @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002T @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F010 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[AM29F010 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[AM29F010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29F010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29F010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29F010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29F010B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[AM29F010B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[AM29F010B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29F010B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29F010B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29F010B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29F016D @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1ad
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29F016D @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1ad
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29F040 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F040 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F040B @DIP2]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F040B @DIP2]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AM29F040B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F040B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29F040B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F040B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29F080 @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1d5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29F080 @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1d5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29F080B @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1d5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29F080B @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1d5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29F100AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100df22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F100AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100df22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F100AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100df22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F100AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100df22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F100AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F100AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F100AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F100AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F100B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100df22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F100B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100df22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F100B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100df22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F100B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100df22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F100T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F100T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F100T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F100T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F160DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F160DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F160DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d222
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F160DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d222
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F200AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F200AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F200AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F200AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F200AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F200AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F200AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F200AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F200BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F200BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F200BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F200BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F200BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F200BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F200BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F200BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F400AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F400AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F400AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F400AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F400AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F400AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F400AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F400AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F800AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F800AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F800AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F800AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F800AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F800AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F800AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F800AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F800BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F800BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29F800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29F800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV001B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x16d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29LV001B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x16d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29LV001B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x16d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29LV001B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x16d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29LV001BB @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x16d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29LV001BB @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x16d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29LV001BB @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x16d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29LV001BB @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x16d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29LV001BT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29LV001BT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29LV001BT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29LV001BT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29LV001T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29LV001T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29LV001T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29LV001T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29LV002B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV002B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV002T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x140
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV002T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x140
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV004B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV004B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV004BB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV004BB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV004BT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV004BT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV004T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV004T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV008B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x137
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV008B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x137
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV008BB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x137
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV008BB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x137
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV008BT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x13e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV008BT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x13e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV008T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x13e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV008T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x13e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV010B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x16e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29LV010B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x16e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29LV010B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x16e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29LV010B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x16e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29LV017 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV017 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV020B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x03
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29LV020B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x03
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AM29LV020B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x03
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29LV020B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x03
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AM29LV033C @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV033C @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV033M @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x17e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV033M @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x17e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV040B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x14f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29LV040B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x14f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AM29LV040B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x14f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29LV040B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x14f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AM29LV081 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x138
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV081 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x138
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AM29LV160BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV160BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV160BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV160BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV160DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV160DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV160DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV160DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV200B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV200B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV200B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV200B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV200BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV200BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV200BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV200BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV200BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV200BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV200BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV200BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV200T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV200T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV200T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV200T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV320DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV320DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV320DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV320DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV320MB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV320MB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV320MT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV320MT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV641D @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV641D @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV800BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV800BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV800DB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV800DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV800DT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV800DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AM29LV800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM29LV800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AM93LC46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AM93LC46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AM93LC46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AM93LC56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC56(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AM93LC56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC56(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AM93LC66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AM93LC66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC66(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AM93LC86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC86(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AM93LC86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AM93LC86(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AS29F002B]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x5234
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[AS29F002B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x5234
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AS29F002B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x5234
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AS29F002T]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x52b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[AS29F002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x52b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AS29F002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x52b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[AS29F200B @PSOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x52005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AS29F200B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x52005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AS29F200T @PSOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x52005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AS29F200T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x52005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AS29LV160B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x52004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AS29LV160T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x5200c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AS29LV400B @PSOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x5200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AS29LV400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x5200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AS29LV400T @PSOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x5200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AS29LV400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x5200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AS29LV800B @PSOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x52005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AS29LV800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x52005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AS29LV800T @PSOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x5200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[AS29LV800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x5200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT24C01]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C01 @MSOP8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C01 @SOIC8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C01 @TSSOP8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C01A]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C01A @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C01A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C01A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C01B]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C01B @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C01B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C01B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C02A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C02B @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C02B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C02C]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C02C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C02C @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C04 @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C04A @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C04A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C04B]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C04B @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C04B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C04B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C08 @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C08A]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C08A @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C08A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C08B]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C08B @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C08B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C1024]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C1024 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C1024B]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C1024B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C128 (3.3V)]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C128 (3.3V) @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C128 (3.3V) @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C128 (3.3V) @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C128 @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C128B]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C128B @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C128B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C128B @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C16A @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C16A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C16B]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C16B @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C16B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C16B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C21]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C21 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C256 (3.3V)]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C256 (3.3V) @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C256 (3.3V) @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C256 (3.3V) @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C256 @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C256B]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C256B @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C256B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C256B @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C32A]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C32A @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C32A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C32A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C32C]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C32C @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C32C @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C32C @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C32D]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24C32D @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C32D @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24C512]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C512 (3.3V)]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C512 (3.3V) @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C512 (3.3V) @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C512 (3.3V) @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C512 @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C512 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C512B]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C512B @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C512B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C512B @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C512C]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C512C @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C512C @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C64A]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C64A @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C64A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C64A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C64B]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C64B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C64B @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C64C]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C64C @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C64C @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C64C @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C64D]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT24C64D @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24C64D @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT24HC02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT24HC02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24HC02B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24RF08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x20
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x10
opts3=0x4e20
opts4=0x800
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24RF08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x20
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x10
opts3=0x4e20
opts4=0x800
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT24RF08C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x20
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x10
opts3=0x4e20
opts4=0x800
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25010]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25010 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25010-1.8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25010-1.8 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25010A]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25010A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25010A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25020]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25020 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25020-1.8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25020-1.8 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25020A]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25020A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25020A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25040-1.8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25040-1.8 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25040A]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25040A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25040A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25080-1.8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25080-1.8 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25080A]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25080A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25080A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25080B]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25080B @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25080B @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25128]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25128-1.8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25128-1.8 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25128A]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25128A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25128B]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25128B @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25128B @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25160-1.8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25160-1.8 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25160A]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25160A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25160B]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25160B @MAP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25160B @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25160B @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25256-1.8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25256-1.8 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25256A]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25256A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25256B]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25256B @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25256B @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25320]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25320 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25320-1.8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25320-1.8 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25320A]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25320A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25320B]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25320B @MAP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25320B @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25320B @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25512]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25512 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25512 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25512-1.8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25512-1.8 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25512-1.8 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25640]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25640 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25640-1.8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25640-1.8 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25640A]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25640A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25640B]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25640B @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25640B @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25DF021]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT25DF021 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF021 @UDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF041]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f4401
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT25DF041 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f4401
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF041 @UDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f4401
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF041A]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f4401
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT25DF041A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f4401
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF041A @UDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f4401
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF081]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT25DF081 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF081 @UDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF081A]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT25DF081A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF081A @UDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF161]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT25DF161 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF161 @UDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF321]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f47
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT25DF321 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f47
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF321A]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f47
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT25DF321A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f47
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25DF321A @UDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f47
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT25F1024]
protocol_id=0x03
variant=0x56
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f60
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25F1024 @SOIC8]
protocol_id=0x03
variant=0x56
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f60
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F1024 @VQFPN8]
protocol_id=0x03
variant=0x56
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f60
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F1024A]
protocol_id=0x03
variant=0x56
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f60
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25F1024A @SOIC8]
protocol_id=0x03
variant=0x56
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f60
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F1024A @VQFPN8]
protocol_id=0x03
variant=0x56
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f60
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F2048]
protocol_id=0x03
variant=0x56
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f63
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25F2048 @SOIC8]
protocol_id=0x03
variant=0x56
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f63
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F2048 @VQFPN8]
protocol_id=0x03
variant=0x56
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f63
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F2048A]
protocol_id=0x03
variant=0x56
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f63
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25F2048A @SOIC8]
protocol_id=0x03
variant=0x56
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f63
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F2048A @VQFPN8]
protocol_id=0x03
variant=0x56
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f63
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F4096]
protocol_id=0x03
variant=0x56
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f64
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25F4096 @SOIC8]
protocol_id=0x03
variant=0x56
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f64
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F4096 @VQFPN8]
protocol_id=0x03
variant=0x56
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f64
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F4096A]
protocol_id=0x03
variant=0x56
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f64
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25F4096A @SOIC8]
protocol_id=0x03
variant=0x56
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f64
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F4096A @VQFPN8]
protocol_id=0x03
variant=0x56
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f64
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F512]
protocol_id=0x03
variant=0x56
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f65
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25F512 @SOIC8]
protocol_id=0x03
variant=0x56
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f65
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F512 @VQFPN8]
protocol_id=0x03
variant=0x56
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f65
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F512A]
protocol_id=0x03
variant=0x56
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f65
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25F512A @SOIC8]
protocol_id=0x03
variant=0x56
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f65
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25F512A @VQFPN8]
protocol_id=0x03
variant=0x56
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f65
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x2710
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25HP256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25HP256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25HP256-1.8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25HP256-1.8 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25HP512]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25HP512 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT25HP512-1.8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT25HP512-1.8 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT26DF081 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT26DF081 @UDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT26DF081A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT26DF081A @UDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT26DF161 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT26DF161 @UDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT26DF161A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT26DF161A @UDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT26DF321]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f47
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT26DF321 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f47
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[AT26DF321 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f47
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT26DF321A]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f47
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[AT26DF321A @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f47
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[AT26DF321A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f47
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[AT26F004]
protocol_id=0x03
variant=0x62
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x400030
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AT26F004 @MLF8]
protocol_id=0x03
variant=0x62
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x400030
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT26F004 @SOIC8]
protocol_id=0x03
variant=0x62
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x400030
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AT27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2904
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[AT27256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2904
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[AT2732A @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x1f4
opts4=0x48
package_details=0x18000000
write_unlock=0x0d
fuses=NULL

[AT27BV010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27BV010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27BV010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27BV010 @VSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27BV020]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27BV020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27BV020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27BV020 @VSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27BV040]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27BV040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27BV040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27BV040 @VSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27BV1024 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e00f100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AT27BV2048 @DIP40]
protocol_id=0x39
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e00f700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AT27BV256]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27BV256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27BV256 @SOIC28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[AT27BV4096 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e00f400
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AT27BV512]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27BV512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27BV512 @SOIC28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[AT27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27C010L @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27C010L @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27C010L @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27C020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27C020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27C040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27C040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27C080 @DIP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT27C080 @PLCC32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT27C080 @TSOP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT27C1024 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e00f100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AT27C1024L @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e00f100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AT27C128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27C128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27C2048 @DIP40]
protocol_id=0x39
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e00f700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AT27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x298c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x298c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27C256R @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27C256R @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27C256R @SOIC28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[AT27C4096 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e00f400
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AT27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1f0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1f0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27C512R @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27C512R @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27C512R @SOIC28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[AT27HC1024 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e006100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AT27HC256]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1f94
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27HC256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1f94
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27HC256L]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1f94
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27HC256L @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1f94
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27HC256R]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e94
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27HC256R @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e94
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27HC256RL]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e94
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27HC256RL @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e94
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27LV010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27LV010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27LV010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27LV010 @VSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27LV010A]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27LV010A @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27LV010A @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27LV010A @VSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27LV020]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27LV020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27LV020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27LV020 @VSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27LV020A]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27LV020A @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27LV020A @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27LV020A @VSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27LV040]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27LV040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27LV040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27LV040 @VSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27LV040A]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[AT27LV040A @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27LV040A @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27LV040A @VSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[AT27LV1024 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e00f100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AT27LV2048 @DIP40]
protocol_id=0x39
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e00f700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AT27LV256A]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27LV256A @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27LV256A @SOIC28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[AT27LV256R]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27LV256R @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27LV256R @SOIC28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[AT27LV4096 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e00f400
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[AT27LV512A]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27LV512A @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27LV512A @SOIC28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[AT27LV512R]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[AT27LV512R @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[AT27LV512R @SOIC28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1e0d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[AT28BV256]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28BV256 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28BV64]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x01
opts3=0xbb8
opts4=0x10
package_details=0x1c000000
write_unlock=0x1d3
fuses=NULL

[AT28BV64 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x01
opts3=0xbb8
opts4=0x10
package_details=0xff000000
write_unlock=0x1d3
fuses=NULL

[AT28BV64 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x01
opts3=0xbb8
opts4=0x10
package_details=0x9c000000
write_unlock=0x1d3
fuses=NULL

[AT28BV64B]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28BV64B @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28BV64B @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AT28C010]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT28C010 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28C010 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT28C010E]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT28C010E @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28C010E @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT28C04 @DIP24]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[AT28C04 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AT28C04 @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x98000000
write_unlock=0x02
fuses=NULL

[AT28C040]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT28C040 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28C040 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT28C040E]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT28C040E @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28C040E @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT28C04E @DIP24]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[AT28C04E @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[AT28C04E @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x98000000
write_unlock=0x3e
fuses=NULL

[AT28C04F @DIP24]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[AT28C04F @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[AT28C04F @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x98000000
write_unlock=0x3e
fuses=NULL

[AT28C16 @DIP24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[AT28C16 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AT28C16 @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x98000000
write_unlock=0x02
fuses=NULL

[AT28C16E @DIP24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[AT28C16E @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[AT28C16E @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x98000000
write_unlock=0x3e
fuses=NULL

[AT28C16F @DIP24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[AT28C16F @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[AT28C16F @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x98000000
write_unlock=0x3e
fuses=NULL

[AT28C17]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[AT28C17 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AT28C17 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x9c000000
write_unlock=0x02
fuses=NULL

[AT28C17E]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[AT28C17E @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[AT28C17E @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x9c000000
write_unlock=0x3e
fuses=NULL

[AT28C17F]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[AT28C17F @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[AT28C17F @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x9c000000
write_unlock=0x3e
fuses=NULL

[AT28C256]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28C256 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28C256 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AT28C256E]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0xbb8
opts4=0xc010
package_details=0x1c000000
write_unlock=0x1d3
fuses=NULL

[AT28C256E @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0xbb8
opts4=0xc010
package_details=0xff000000
write_unlock=0x1d3
fuses=NULL

[AT28C256E @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0xbb8
opts4=0xc010
package_details=0x9c000000
write_unlock=0x1d3
fuses=NULL

[AT28C256F]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0xbb8
opts4=0xc010
package_details=0x1c000000
write_unlock=0x1d3
fuses=NULL

[AT28C256F @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0xbb8
opts4=0xc010
package_details=0xff000000
write_unlock=0x1d3
fuses=NULL

[AT28C256F @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0xbb8
opts4=0xc010
package_details=0x9c000000
write_unlock=0x1d3
fuses=NULL

[AT28C64]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[AT28C64 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AT28C64 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x9c000000
write_unlock=0x02
fuses=NULL

[AT28C64B]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28C64B @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28C64B @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AT28C64E]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[AT28C64E @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AT28C64E @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x9c000000
write_unlock=0x3e
fuses=NULL

[AT28C64F]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[AT28C64F @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AT28C64F @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0xc8
opts4=0x10
package_details=0x9c000000
write_unlock=0x3e
fuses=NULL

[AT28HC04]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[AT28HC04 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[AT28HC16]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[AT28HC16L]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[AT28HC256]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28HC256 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28HC256E]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28HC256E @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28HC256F]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0xbb8
opts4=0xc010
package_details=0x1c000000
write_unlock=0x1d3
fuses=NULL

[AT28HC256F @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0xbb8
opts4=0xc010
package_details=0xff000000
write_unlock=0x1d3
fuses=NULL

[AT28HC256L]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28HC256L @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28HC64]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[AT28HC64 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x10
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28HC64 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x9c000000
write_unlock=0x02
fuses=NULL

[AT28HC64B]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28HC64B @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28HC64B @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AT28HC64BF]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28HC64BF @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28HC64BF @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AT28HC64L]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[AT28HC64L @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x10
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28HC64L @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x9c000000
write_unlock=0x02
fuses=NULL

[AT28LV010]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT28LV010 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28LV010 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT28LV256]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28LV256 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28LV64]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x01
opts3=0xbb8
opts4=0x10
package_details=0x1c000000
write_unlock=0x1d3
fuses=NULL

[AT28LV64 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x01
opts3=0xbb8
opts4=0x10
package_details=0xff000000
write_unlock=0x1d3
fuses=NULL

[AT28LV64 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x01
opts3=0xbb8
opts4=0x10
package_details=0x9c000000
write_unlock=0x1d3
fuses=NULL

[AT28LV64B]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28LV64B @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28LV64B @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AT28MC010]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc000
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT28MC010 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc000
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28MC010 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc000
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT28MC020]
protocol_id=0x3a
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc000
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT28MC020 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc000
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28MC020 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc000
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT28MC040]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc000
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT28MC040 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc000
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28MC040 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc000
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT28PC64]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x10
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28PC64 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x10
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28PC64 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x10
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AT28PC64E]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x10
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[AT28PC64E @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x10
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT28PC64E @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x10
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[AT29BV010A]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f35
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT29BV010A @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f35
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT29BV010A @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f35
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT29BV020]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fba
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT29BV020 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fba
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT29BV020 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fba
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT29BV040]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x200
chip_id=0x1f3b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x200
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT29BV040 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x200
chip_id=0x1f3b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x200
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT29BV040 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x200
chip_id=0x1f3b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x200
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT29BV040A]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fc4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT29BV040A @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fc4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT29BV040A @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fc4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT29C010A]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1fd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT29C010A @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1fd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT29C010A @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1fd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT29C020]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fda
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT29C020 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fda
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT29C020 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fda
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT29C040]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x200
chip_id=0x1f5b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x200
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT29C040 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x200
chip_id=0x1f5b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x200
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT29C040 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x200
chip_id=0x1f5b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x200
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT29C040A]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fa4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT29C040A @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fa4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT29C040A @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fa4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT29C256 @DIP28]
protocol_id=0x30
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x1fdc
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x0a
opts4=0x40c030
package_details=0x1c000000
write_unlock=0x03
fuses=NULL

[AT29C257]
protocol_id=0x30
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x1fdc
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT29C257 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x1fdc
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT29C512]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f5d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT29C512 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f5d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT29C512 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f5d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT29LV010A]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f35
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT29LV010A @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f35
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT29LV010A @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f35
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT29LV020]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fba
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT29LV020 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fba
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT29LV020 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fba
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT29LV040]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x200
chip_id=0x1f3b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x200
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT29LV040 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x200
chip_id=0x1f3b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x200
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT29LV040 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x200
chip_id=0x1f3b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x200
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT29LV040A]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fc4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT29LV040A @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fc4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT29LV040A @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fc4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT29LV256 @DIP28]
protocol_id=0x30
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x1fbc
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x0a
opts4=0x40c030
package_details=0x1c000000
write_unlock=0x03
fuses=NULL

[AT29LV512]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[AT29LV512 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT29LV512 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x1f3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[AT45DB011B @ICSP]
protocol_id=0x04
variant=0x01
code_memory_size=0x21000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x108
write_block_size=0x108
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x108
opts3=0x00
opts4=0x600000
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB011D[Page256] @ICSP]
protocol_id=0x04
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x100
write_block_size=0x100
chip_id=0x1f24
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x00
opts4=0x680a30
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB011D[Page264] @ICSP]
protocol_id=0x04
variant=0x00
code_memory_size=0x21000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x108
write_block_size=0x108
chip_id=0x1f24
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x108
opts3=0x00
opts4=0x680a30
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB021B @ICSP]
protocol_id=0x04
variant=0x01
code_memory_size=0x42000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x108
write_block_size=0x108
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x108
opts3=0x00
opts4=0x600000
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB021D[Page256] @ICSP]
protocol_id=0x04
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x100
write_block_size=0x100
chip_id=0x1f24
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x00
opts4=0x680a30
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB021D[Page264] @ICSP]
protocol_id=0x04
variant=0x00
code_memory_size=0x42000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x108
write_block_size=0x108
chip_id=0x1f24
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x108
opts3=0x00
opts4=0x680a30
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB041B @ICSP]
protocol_id=0x04
variant=0x01
code_memory_size=0x84000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x108
write_block_size=0x108
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x108
opts3=0x00
opts4=0x600000
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB041D[Page256] @ICSP]
protocol_id=0x04
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x100
write_block_size=0x100
chip_id=0x1f24
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x00
opts4=0x680a30
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB041D[Page264] @ICSP]
protocol_id=0x04
variant=0x00
code_memory_size=0x84000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x108
write_block_size=0x108
chip_id=0x1f24
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x108
opts3=0x00
opts4=0x680a30
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB081B @ICSP]
protocol_id=0x04
variant=0x01
code_memory_size=0x108000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x108
write_block_size=0x108
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x108
opts3=0x00
opts4=0x600000
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB081D[Page256] @ICSP]
protocol_id=0x04
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x100
write_block_size=0x100
chip_id=0x1f25
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x00
opts4=0x680a30
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB081D[Page264] @ICSP]
protocol_id=0x04
variant=0x00
code_memory_size=0x108000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x108
write_block_size=0x108
chip_id=0x1f25
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x108
opts3=0x00
opts4=0x680a30
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB161B @ICSP]
protocol_id=0x04
variant=0x01
code_memory_size=0x210000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x210
write_block_size=0x210
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x210
opts3=0x00
opts4=0x600000
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB161D[Page512] @ICSP]
protocol_id=0x04
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x200
write_block_size=0x200
chip_id=0x1f26
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x200
opts3=0x00
opts4=0x680a30
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT45DB161D[Page528] @ICSP]
protocol_id=0x04
variant=0x00
code_memory_size=0x210000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x210
write_block_size=0x210
chip_id=0x1f26
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x210
opts3=0x00
opts4=0x680a30
package_details=0x00000500
write_unlock=0x02
fuses=NULL

[AT49BV001]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV001 @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV001 @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001 @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001A]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV001A @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV001A @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001A @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001AN]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV001AN @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV001AN @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001AN @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001ANT]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV001ANT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV001ANT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001ANT @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001AT]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV001AT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV001AT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001AT @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001N]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV001N @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV001N @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001N @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001NT]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV001NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV001NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001NT @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001T]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV001T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV001T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV001T @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV002 @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV002 @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002 @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002A]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV002A @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV002A @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002A @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002AN]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV002AN @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV002AN @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002AN @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002ANT]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV002ANT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV002ANT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002ANT @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002AT]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV002AT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV002AT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002AT @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002N]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV002N @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV002N @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002N @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002NT]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV002NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV002NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002NT @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002T]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV002T @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV004 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f11
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49BV004T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49BV008A @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49BV008AT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49BV010]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV010 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV020]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV020 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV040]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV040 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV040A]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV040A @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV040B]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV040B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV040B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV040B @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV040T]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV040T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV040T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV040T @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV080 @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f23
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49BV080T @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f27
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49BV1024A @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f008700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[AT49BV160 @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV1604 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV1604T @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV160T @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV161 @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV1614 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV1614T @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV161T @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV162A @TSOP48]
protocol_id=0x52
variant=0x58
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV162AT @TSOP48]
protocol_id=0x52
variant=0x58
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV163A @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV163AT @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV2048A @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f008200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV320 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV320D @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c590
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV320T @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c900
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV321 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV3218 @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00d800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV3218T @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00d900
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV321T @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c900
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV322 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV322T @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c900
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV4096A @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f009200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV4096AT @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f009000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV512]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f03
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49BV512 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f03
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49BV512 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f03
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV512 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f03
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49BV6416 @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV6416T @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00d200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV8011 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00cb00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV8011T @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f004a00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV802A @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV802AT @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV8192A @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00a000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49BV8192AT @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00a300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F001]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F001 @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F001 @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001 @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001A]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F001A @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F001A @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001A @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001AN]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F001AN @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F001AN @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001AN @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001ANT]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F001ANT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F001ANT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001ANT @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001AT]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F001AT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F001AT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001AT @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001N]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F001N @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F001N @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001N @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001NT]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F001NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F001NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001NT @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001T]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F001T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F001T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F001T @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F002 @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F002 @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002 @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002A]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F002A @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F002A @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002A @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002AN]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F002AN @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F002AN @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002AN @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002ANT]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F002ANT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F002ANT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002ANT @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002AT]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F002AT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F002AT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002AT @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002N]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F002N @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F002N @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002N @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002NT]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F002NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F002NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002NT @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002T]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F002T @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F004 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f11
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49F004T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49F008 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49F008A @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49F008AT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49F010]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F020]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F040]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F040A]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F040T]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F040T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F040T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F080 @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f23
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49F080T @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f27
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49F1024 @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f008700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[AT49F1024A @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f008700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[AT49F1604 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F1604T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F1614 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F1614T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F2048 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f008200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F2048A @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f008200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F4096 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f009200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F4096A @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f009200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F4096AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f009000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F512]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f03
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49F512 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f03
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49F512 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f03
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F512 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f03
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49F8011 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00cb00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F8011T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f004a00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F8192 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00a000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F8192A @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00a000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F8192AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00a300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49F8192T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00a300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49HBV010]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49HBV010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49HBV010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49HBV010 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49HF010 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49HF010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49HF010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49HLV010]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49HLV010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49HLV010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49HLV010 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LH002 @PLCC32]
protocol_id=0x50
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fe9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x19
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT49LH002 @TSOP40]
protocol_id=0x50
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fe9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x19
opts4=0x78
package_details=0x00000003
write_unlock=0x01
fuses=NULL

[AT49LH004 @PLCC32]
protocol_id=0x50
variant=0x80
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fee
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x19
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[AT49LH004 @TSOP40]
protocol_id=0x50
variant=0x80
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fee
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x19
opts4=0x78
package_details=0x00000003
write_unlock=0x01
fuses=NULL

[AT49LL020 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fe9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LL020 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fe9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49LL040 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fea
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LL040 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fea
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49LL080 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1feb
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LL080 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1feb
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49LV001]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV001 @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV001 @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV001 @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV001N]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV001N @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV001N @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV001N @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f05
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV001NT]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV001NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV001NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV001NT @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV001T]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV001T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV001T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV001T @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV002]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV002 @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV002 @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV002 @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV002N]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV002N @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV002N @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV002N @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV002NT]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV002NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV002NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV002NT @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV002T]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV002T @VSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV008A @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49LV008AT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49LV010]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV010 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f17
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV020]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV020 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV040]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV040 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV040T]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV040T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV040T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV040T @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV080 @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f23
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49LV080T @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f27
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49LV1024 @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f008700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[AT49LV1024A @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f008700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[AT49LV160 @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV161 @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV1614 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV1614T @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV161T @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV2048 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f008200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV2048A @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f008200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV320 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV320D @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c590
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV320T @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c900
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV321 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV3218 @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00d800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV3218T @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00d900
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV321T @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c900
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV4096 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f009200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV4096A @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f009200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV4096AT @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f009000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV512]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f03
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[AT49LV512 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f03
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LV512 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f03
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV512 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f03
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[AT49LV8011 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00cb00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV8011T @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f004a00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV8192 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00a000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV8192A @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00a000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV8192AT @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00a300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LV8192T @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00a300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT49LW040 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fe0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LW040 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fe0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49LW080 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fe1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[AT49LW080 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1fe1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[AT49lV160T @TSOP48]
protocol_id=0x52
variant=0x48
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1f00c200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[AT89C1051]
protocol_id=0x74
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e11
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1400
opts2=0x00
opts3=0x0a
opts4=0x40430
package_details=0x14000000
write_unlock=0x03
fuses=atmel_lock

[AT89C1051 @SOIC20]
protocol_id=0x74
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e11
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1400
opts2=0x00
opts3=0x0a
opts4=0x40430
package_details=0x94000000
write_unlock=0x03
fuses=atmel_lock

[AT89C1051U]
protocol_id=0x74
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1400
opts2=0x00
opts3=0x0a
opts4=0x40430
package_details=0x14000000
write_unlock=0x03
fuses=atmel_lock

[AT89C1051U @SOIC20]
protocol_id=0x74
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1400
opts2=0x00
opts3=0x0a
opts4=0x40430
package_details=0x94000000
write_unlock=0x03
fuses=atmel_lock

[AT89C2051]
protocol_id=0x74
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1400
opts2=0x00
opts3=0x0a
opts4=0x40430
package_details=0x14000000
write_unlock=0x03
fuses=atmel_lock

[AT89C2051 @SOIC20]
protocol_id=0x74
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1400
opts2=0x00
opts3=0x0a
opts4=0x40430
package_details=0x94000000
write_unlock=0x03
fuses=atmel_lock

[AT89C2051x2]
protocol_id=0x74
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1400
opts2=0x00
opts3=0x0a
opts4=0x40430
package_details=0x14000000
write_unlock=0x03
fuses=atmel_lock

[AT89C2051x2 @SOIC20]
protocol_id=0x74
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1400
opts2=0x00
opts3=0x0a
opts4=0x40430
package_details=0x94000000
write_unlock=0x03
fuses=atmel_lock

[AT89C4051]
protocol_id=0x74
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e41
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1400
opts2=0x00
opts3=0x0a
opts4=0x40430
package_details=0x14000000
write_unlock=0x03
fuses=atmel_lock

[AT89C4051 @SOIC20]
protocol_id=0x74
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e41
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1400
opts2=0x00
opts3=0x0a
opts4=0x40430
package_details=0x94000000
write_unlock=0x03
fuses=atmel_lock

[AT89C51]
protocol_id=0x84
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e51ff
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x40478
package_details=0x28000000
write_unlock=0x03
fuses=atmel_lock

[AT89C51 @PLCC44]
protocol_id=0x84
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e51ff
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x40478
package_details=0xfd000000
write_unlock=0x03
fuses=atmel_lock

[AT89C51RC]
protocol_id=0x84
variant=0x03
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e5107
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x478
package_details=0x28000000
write_unlock=0x03
fuses=atmel_lock

[AT89C51RC @PLCC44]
protocol_id=0x84
variant=0x03
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e5107
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x478
package_details=0xfd000000
write_unlock=0x03
fuses=atmel_lock

[AT89C52]
protocol_id=0x84
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e52ff
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x40478
package_details=0x28000000
write_unlock=0x03
fuses=atmel_lock

[AT89C52 @PLCC44]
protocol_id=0x84
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e52ff
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x40478
package_details=0xfd000000
write_unlock=0x03
fuses=atmel_lock

[AT89C55]
protocol_id=0x84
variant=0x06
code_memory_size=0x5000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e55ff
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x40478
package_details=0x28000000
write_unlock=0x03
fuses=atmel_lock

[AT89C55 @PLCC44]
protocol_id=0x84
variant=0x06
code_memory_size=0x5000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e55ff
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x40478
package_details=0xfd000000
write_unlock=0x03
fuses=atmel_lock

[AT89C55WD]
protocol_id=0x84
variant=0x03
code_memory_size=0x5000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e5506
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x478
package_details=0x28000000
write_unlock=0x03
fuses=atmel_lock

[AT89C55WD @PLCC44]
protocol_id=0x84
variant=0x03
code_memory_size=0x5000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e5506
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x478
package_details=0xfd000000
write_unlock=0x03
fuses=atmel_lock

[AT89LS51]
protocol_id=0x84
variant=0x02
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x1e5106
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x100478
package_details=0x28000100
write_unlock=0x03
fuses=atmel_lock

[AT89LS51 @PLCC44]
protocol_id=0x84
variant=0x02
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x1e5106
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x100478
package_details=0xfd000100
write_unlock=0x03
fuses=atmel_lock

[AT89LS52]
protocol_id=0x84
variant=0x02
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x1e5206
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x100478
package_details=0x28000100
write_unlock=0x03
fuses=atmel_lock

[AT89LS52 @PLCC44]
protocol_id=0x84
variant=0x02
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x1e5206
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x100478
package_details=0xfd000100
write_unlock=0x03
fuses=atmel_lock

[AT89LS53]
protocol_id=0x84
variant=0x05
code_memory_size=0x3000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x1e63
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x678
package_details=0x28000100
write_unlock=0x03
fuses=atmel_lock

[AT89LS53 @PLCC44]
protocol_id=0x84
variant=0x05
code_memory_size=0x3000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x1e63
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x678
package_details=0xfd000100
write_unlock=0x03
fuses=atmel_lock

[AT89LS8252]
protocol_id=0x84
variant=0x05
code_memory_size=0x2000
data_memory_size=0x800
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e82
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1900
opts2=0x2000
opts3=0x0a
opts4=0x1678
package_details=0x28000000
write_unlock=0x03
fuses=avr_fuses

[AT89LS8252 @PLCC44]
protocol_id=0x84
variant=0x05
code_memory_size=0x2000
data_memory_size=0x800
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e82
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1900
opts2=0x2000
opts3=0x0a
opts4=0x1678
package_details=0xfd000000
write_unlock=0x03
fuses=avr_fuses

[AT89LS8253]
protocol_id=0x84
variant=0x04
code_memory_size=0x3000
data_memory_size=0x800
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0xe38
package_details=0x28000000
write_unlock=0x03
fuses=avr_fuses

[AT89LS8253 @PLCC44]
protocol_id=0x84
variant=0x04
code_memory_size=0x3000
data_memory_size=0x800
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0xe38
package_details=0xfd000000
write_unlock=0x03
fuses=avr_fuses

[AT89LV51]
protocol_id=0x84
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e61ff
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x40478
package_details=0x28000000
write_unlock=0x03
fuses=atmel_lock

[AT89LV51 @PLCC44]
protocol_id=0x84
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e61ff
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x40478
package_details=0xfd000000
write_unlock=0x03
fuses=atmel_lock

[AT89LV52]
protocol_id=0x84
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e62ff
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x40478
package_details=0x28000000
write_unlock=0x03
fuses=atmel_lock

[AT89LV52 @PLCC44]
protocol_id=0x84
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e62ff
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x40478
package_details=0xfd000000
write_unlock=0x03
fuses=atmel_lock

[AT89LV55]
protocol_id=0x84
variant=0x06
code_memory_size=0x5000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e65ff
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x40478
package_details=0x28000000
write_unlock=0x03
fuses=atmel_lock

[AT89LV55 @PLCC44]
protocol_id=0x84
variant=0x06
code_memory_size=0x5000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e65ff
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x40478
package_details=0xfd000000
write_unlock=0x03
fuses=atmel_lock

[AT89S51]
protocol_id=0x84
variant=0x02
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x1e5106
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x100478
package_details=0x28000100
write_unlock=0x03
fuses=atmel_lock

[AT89S51 @PLCC44]
protocol_id=0x84
variant=0x02
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x1e5106
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x100478
package_details=0xfd000100
write_unlock=0x03
fuses=atmel_lock

[AT89S52]
protocol_id=0x84
variant=0x02
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x1e5206
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x100478
package_details=0x28000100
write_unlock=0x03
fuses=atmel_lock

[AT89S52 @PLCC44]
protocol_id=0x84
variant=0x02
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x1e5206
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x100478
package_details=0xfd000100
write_unlock=0x03
fuses=atmel_lock

[AT89S53]
protocol_id=0x84
variant=0x05
code_memory_size=0x3000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x1e53
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x678
package_details=0x28000100
write_unlock=0x03
fuses=NULL

[AT89S53 @PLCC44]
protocol_id=0x84
variant=0x05
code_memory_size=0x3000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x1e53
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0x678
package_details=0xfd000100
write_unlock=0x03
fuses=NULL

[AT89S8252]
protocol_id=0x84
variant=0x05
code_memory_size=0x2000
data_memory_size=0x800
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e72
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1900
opts2=0x2000
opts3=0x0a
opts4=0x1678
package_details=0x28000000
write_unlock=0x03
fuses=NULL

[AT89S8252 @PLCC44]
protocol_id=0x84
variant=0x05
code_memory_size=0x2000
data_memory_size=0x800
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e72
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1900
opts2=0x2000
opts3=0x0a
opts4=0x1678
package_details=0xfd000000
write_unlock=0x03
fuses=NULL

[AT89S8253]
protocol_id=0x84
variant=0x04
code_memory_size=0x3000
data_memory_size=0x800
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e73
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0xe38
package_details=0x28000000
write_unlock=0x03
fuses=NULL

[AT89S8253 @PLCC44]
protocol_id=0x84
variant=0x04
code_memory_size=0x3000
data_memory_size=0x800
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e73
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1900
opts2=0x00
opts3=0x0a
opts4=0xe38
package_details=0xfd000000
write_unlock=0x03
fuses=NULL

[AT90S1200]
protocol_id=0x71
variant=0x61
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9001
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x01
opts4=0x2630
package_details=0x14000000
write_unlock=0x02
fuses=avr_fuses

[AT90S1200 @SOIC20]
protocol_id=0x71
variant=0x61
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9001
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x01
opts4=0x2630
package_details=0x94000000
write_unlock=0x02
fuses=avr_fuses

[AT90S1200 @SSOP20]
protocol_id=0x71
variant=0x61
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9001
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x01
opts4=0x2630
package_details=0x94000000
write_unlock=0x02
fuses=avr_fuses

[AT90S2313]
protocol_id=0x71
variant=0x61
code_memory_size=0x800
data_memory_size=0x80
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9101
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x2630
package_details=0x14000000
write_unlock=0x02
fuses=avr_fuses

[AT90S2313 @SOIC20]
protocol_id=0x71
variant=0x61
code_memory_size=0x800
data_memory_size=0x80
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9101
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x2630
package_details=0x94000000
write_unlock=0x02
fuses=avr_fuses

[AT90S2333]
protocol_id=0x71
variant=0x44
code_memory_size=0x800
data_memory_size=0x80
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9105
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x03
opts4=0x2630
package_details=0x1c000000
write_unlock=0x02
fuses=avr_fuses

[AT90S4414]
protocol_id=0x71
variant=0x01
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9201
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x02
opts4=0x2630
package_details=0x28000000
write_unlock=0x02
fuses=avr_fuses

[AT90S4433]
protocol_id=0x71
variant=0x44
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9203
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x03
opts4=0x2630
package_details=0x1c000000
write_unlock=0x02
fuses=avr_fuses

[AT90S4434]
protocol_id=0x71
variant=0x21
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9502
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x02
opts4=0x2630
package_details=0x28000000
write_unlock=0x02
fuses=avr_fuses

[AT90S8515]
protocol_id=0x71
variant=0x01
code_memory_size=0x2000
data_memory_size=0x200
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9301
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x02
opts4=0x2630
package_details=0x28000000
write_unlock=0x02
fuses=avr_fuses

[AT90S8535]
protocol_id=0x71
variant=0x21
code_memory_size=0x2000
data_memory_size=0x200
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9303
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x2630
package_details=0x28000000
write_unlock=0x02
fuses=avr_fuses

[AT90SLS2313]
protocol_id=0x71
variant=0x61
code_memory_size=0x800
data_memory_size=0x80
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9101
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x2630
package_details=0x14000000
write_unlock=0x02
fuses=avr_fuses

[AT90SLS2313 @SOIC20]
protocol_id=0x71
variant=0x61
code_memory_size=0x800
data_memory_size=0x80
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9101
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x2630
package_details=0x94000000
write_unlock=0x02
fuses=avr_fuses

[AT90SLS2333]
protocol_id=0x71
variant=0x44
code_memory_size=0x800
data_memory_size=0x80
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9105
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x03
opts4=0x2630
package_details=0x1c000000
write_unlock=0x02
fuses=avr_fuses

[AT90SLS4414]
protocol_id=0x71
variant=0x01
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9201
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x02
opts4=0x2630
package_details=0x28000000
write_unlock=0x02
fuses=avr_fuses

[AT90SLS4433]
protocol_id=0x71
variant=0x44
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9203
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x03
opts4=0x2630
package_details=0x1c000000
write_unlock=0x02
fuses=avr_fuses

[AT90SLS4434]
protocol_id=0x71
variant=0x21
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9502
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x02
opts4=0x2630
package_details=0x28000000
write_unlock=0x02
fuses=avr_fuses

[AT90SLS8515]
protocol_id=0x71
variant=0x01
code_memory_size=0x2000
data_memory_size=0x200
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9301
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x02
opts4=0x2630
package_details=0x28000000
write_unlock=0x02
fuses=avr_fuses

[AT90SLS8535]
protocol_id=0x71
variant=0x21
code_memory_size=0x2000
data_memory_size=0x200
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9303
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x2630
package_details=0x28000000
write_unlock=0x02
fuses=avr_fuses

[AT93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46A]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C46A @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46A @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46C]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C46C @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46C @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46D(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C46D(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46D(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46D(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C46D(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46D(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46E]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C46E @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46E @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46R(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C46R(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46R(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46R(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C46R(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C46R(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C56A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C56A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C56A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C56A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C56A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C56A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C57(x16)]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C57(x16) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C57(x16) @TSOP8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C57(x8)]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C57(x8) @SOIC8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C57(x8) @TSOP8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C66(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C66A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C66A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C66A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C66A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C66A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C66A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C86(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C86(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C86A(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C86A(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C86A(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C86A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[AT93C86A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[AT93C86A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATC24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATC24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATC24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATC24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24LC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATC24LC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24LC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24LC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATC24LC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24LC04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24LC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATC24LC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24LC08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24LC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATC24LC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC24LC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATC93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATC93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATC93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93C46R(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93C46R(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATC93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATC93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93C56R(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93C56R(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATC93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATC93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93C66R(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93C66R(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93LC46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATC93LC46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93LC46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATC93LC46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93LC46R(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93LC46R(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93LC56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATC93LC56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93LC56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATC93LC56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93LC56R(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93LC56R(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93LC66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATC93LC66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93LC66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATC93LC66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93LC66R(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATC93LC66R(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATF16V8B]
protocol_id=0xe0
variant=0x02
code_memory_size=0x892
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x40
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x14000000
write_unlock=0x05
fuses=NULL

[ATTINY11]
protocol_id=0x73
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9004
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x2630
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATTINY11 @SOIC8]
protocol_id=0x73
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9004
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x2630
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATTINY11L]
protocol_id=0x73
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9004
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x2630
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ATTINY11L @SOIC8]
protocol_id=0x73
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x1e9004
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x2630
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ATTINY12]
protocol_id=0x73
variant=0x00
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9005
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x82630
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATTINY12 @SOIC8]
protocol_id=0x73
variant=0x00
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9005
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x82630
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATTINY12L]
protocol_id=0x73
variant=0x00
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9005
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x82630
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATTINY12L @SOIC8]
protocol_id=0x73
variant=0x00
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9005
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x82630
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATTINY12V]
protocol_id=0x73
variant=0x00
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9005
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x82630
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATTINY12V @SOIC8]
protocol_id=0x73
variant=0x00
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9005
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x82630
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATTINY15]
protocol_id=0x73
variant=0x01
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9006
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x82630
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATTINY15 @SOIC8]
protocol_id=0x73
variant=0x01
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9006
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x82630
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ATTINY15L]
protocol_id=0x73
variant=0x01
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9006
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x82630
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ATTINY15L @SOIC8]
protocol_id=0x73
variant=0x01
code_memory_size=0x400
data_memory_size=0x40
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x1e9006
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x82630
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AX24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AX24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AX24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AX24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AX24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AX24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[AX24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[AX24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BJX24LC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BJX24LC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BJX24LC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BJX24LC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BJX24LC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BJX24LC04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BJX24LC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BJX24LC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BJX24LC08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BJX24LC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BJX24LC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BJX24LC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BL24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BL24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BL24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BL24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BL24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BL24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BL24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BL24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BL24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BM29F400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[BM29F400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[BM29F400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[BM29F400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[BM29LV160B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8a004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[BM29LV160B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8a004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[BM29LV160T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8a00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[BM29LV160T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8a00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[BR24A01(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A01(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A01(FVM) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A02(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A02(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A02(FVM) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A04(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A04(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A04(FVM) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A08(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A08(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A08(FVM) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A16(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A16(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A16(FVM) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A32(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A32(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A32(FVM) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24A64(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24A64(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24A64(FVM) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24C01A]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24C01A(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C01A(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C01A(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24C02(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C02(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C02(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24C04(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C04(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C04(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24C08(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C08(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C08(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24C16(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C16(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C16(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C21]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24C21F]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C21FJ]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C21FV]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24C32(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C32(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C32(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24C64(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24C64(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24C64(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24E16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24E16(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24E16(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24E16(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24G01(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G01(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G01(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24G02(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G02(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G02(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24G04(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G04(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G04(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24G08(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G08(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G08(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24G128(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24G128(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24G128(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24G16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24G16(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G16(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G16(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G1M]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24G1M(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24G256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24G256(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24G256(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24G256(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24G32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24G32(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G32(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G32(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24G512]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24G512(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24G512(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24G512(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24G64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24G64(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24G64(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24G64(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24L01A]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24L01A(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L01A(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L01A(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24L02(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L02(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L02(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24L04(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L04(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L04(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24L08(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L08(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L08(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24L16(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L16(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L16(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24L32(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L32(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L32(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24L64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24L64(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24L64(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24L64(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24S01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24S01(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S01(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S01(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24S02(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S02(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S02(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24S04(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S04(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S04(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24S08(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S08(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S08(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24S128(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24S128(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24S128(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24S16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24S16(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S16(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S16(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24S256(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24S256(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24S256(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24S32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24S32(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S32(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S32(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24S64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24S64(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24S64(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24S64(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24T01(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T01(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T01(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24T02(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T02(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T02(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24T04(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T04(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T04(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24T08(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T08(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T08(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24T128(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T128(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T128(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24T16(F) @SOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T16(FJ) @SOP-J8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T16(FV) @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T1M]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24T1M(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24T256(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T256(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T256(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[BR24T32(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T32(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T32(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR24T512]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24T512(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T512(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T512(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR24T64(F) @SOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T64(FJ) @SOP-J8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR24T64(FV) @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25010 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25010 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25020 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25020 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25040 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25080 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25160 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25320 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25320 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H010(F) @SOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H010(FJ) @SOP-J8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H020(F) @SOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H020(FJ) @SOP-J8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H040(F) @SOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H040(FJ) @SOP-J8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H080(F) @SOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H080(FJ) @SOP-J8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H080(FVT)@TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H160(F) @SOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H160(FJ) @SOP-J8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H160(FVT)@TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H320(F) @SOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H320(FJ) @SOP-J8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25H320(FVT)@TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L010]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR25L010(F) @SOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L010(FJ) @SOP-J8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L010(FV) @MSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L020]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR25L020(F) @SOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L020(FJ) @SOP-J8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L020(FV) @MSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR25L040(F) @SOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L040(FJ) @SOP-J8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L040(FV) @MSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR25L080(F) @SOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L080(FJ) @SOP-J8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L080(FV) @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR25L160(F) @SOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L160(FJ) @SOP-J8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L160(FV) @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L320]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR25L320(F) @SOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L320(FJ) @SOP-J8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L320(FV) @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L640]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[BR25L640(F) @SOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L640(FJ) @SOP-J8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25L640(FV) @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25S128(F) @SOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25S128(FJ) @SOP-J8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25S256(F) @SOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25S256(FJ) @SOP-J8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25S320(F) @SOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25S320(FJ) @SOP-J8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25S320(FV) @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25S640(F) @SOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25S640(FJ) @SOP-J8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR25S640(FV) @MSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[BR9010]
protocol_id=0x02
variant=0x08
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR9010(F) @SOP8]
protocol_id=0x02
variant=0x08
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1200
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9010(RFV) @SSOP8]
protocol_id=0x02
variant=0x08
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9016]
protocol_id=0x02
variant=0x06
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR9016(F) @SOP8]
protocol_id=0x02
variant=0x06
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1200
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9016(RFV) @SSOP8]
protocol_id=0x02
variant=0x06
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9016A]
protocol_id=0x02
variant=0x06
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR9016A(F) @SOP8]
protocol_id=0x02
variant=0x06
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1200
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9016A(RFV) @SSOP8]
protocol_id=0x02
variant=0x06
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9020]
protocol_id=0x02
variant=0x08
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR9020(F) @SOP8]
protocol_id=0x02
variant=0x08
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1200
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9020(RFV) @SSOP8]
protocol_id=0x02
variant=0x08
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9040]
protocol_id=0x02
variant=0x08
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR9040(F) @SOP8]
protocol_id=0x02
variant=0x08
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1200
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9040(RFV) @SSOP8]
protocol_id=0x02
variant=0x08
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9080]
protocol_id=0x02
variant=0x07
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR9080(F) @SOP8]
protocol_id=0x02
variant=0x07
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1200
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9080(RFV) @SSOP8]
protocol_id=0x02
variant=0x07
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9080A]
protocol_id=0x02
variant=0x07
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR9080A(F) @SOP8]
protocol_id=0x02
variant=0x07
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1200
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR9080A(RFV) @SSOP8]
protocol_id=0x02
variant=0x07
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1000
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A46(F)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A46(FJ)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A46(RF)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A46(RFJ)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A56(F)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A56(FJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A56(RF)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A56(RFJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A66(F)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A66(FJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A66(RF)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A66(RFJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A76(F)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A76(FJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A76(RF)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A76(RFJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A86(F)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A86(FJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A86(RF)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93A86(RFJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93C46(F)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C46(FJ)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C46(FV)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C46(RF)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C46(RFJ)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93C56(F)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C56(FJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C56(FV)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C56(RF)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C56(RFJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93C66(F)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C66(FJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C66(FV)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C66(RF)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C66(RFJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C76]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93C76(F)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C76(FJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C76(FV)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C76(RF)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C76(RFJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C86]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93C86(F)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C86(FJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C86(FV)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C86(RF)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93C86(RFJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93CS46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93CS46F]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H46(FJ)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H46(RF)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H46(RFJ)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H56(FJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H56(RF)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H56(RFJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H66(FJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H66(RF)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H66(RFJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H76(FJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H76(RF)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H76(RFJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H86(FJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H86(RF)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93H86(RFJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93L46(F)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L46(FJ)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L46(FV)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L46(RF)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L46(RFJ)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93L56(F)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L56(FJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L56(FV)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L56(RF)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L56(RFJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93L66(F)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L66(FJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L66(FV)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L66(RF)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L66(RFJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L76]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93L76(F)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L76(FJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L76(FV)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L76(RF)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L76(RFJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L86]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93L86(F)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L86(FJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L86(FV)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L86(RF)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93L86(RFJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93LC46(F)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC46(FV)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC46(RF)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC46(RFJ)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93LC56(F)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC56(FV)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC56(RF)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC56(RFJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93LC66(F)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC66(FV)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC66(RF)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC66(RFJ)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC76]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93LC76(F)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC76(FV)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC76(RF)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC76(RFJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC86]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[BR93LC86(F)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC86(FV)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC86(RF)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LC86(RFJ)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LL46(F)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR93LL46(FV)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[BR95010 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR95010 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR95020 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR95020 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR95040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR95040 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR95080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR95080 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR95160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[BR95160 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24AA01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24AA01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24AA02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24AA02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24AA04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24AA04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24AA08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24AA08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24AA16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24AA16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24AC128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24AC128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C00]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C00 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C00 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x10
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x10
write_block_size=0x01
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C01B]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C01B @MSOP8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C01B @SOIC8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C01B @TSSOP8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C03]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C03]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C03 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C03 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C03 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C03 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C05]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C05]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C05 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C05 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C05 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C05 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C09]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C09]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C09 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C09 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C09 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C09 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C21]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C21 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C21 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24FC01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24FC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24FC128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24FC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC17]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24FC17 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC17 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24FC256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24FC32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24FC64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC65]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24FC65 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24FC65 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24LC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24LC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24LC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24LC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24LC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24LC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24LC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24LC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC03]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC03 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC03 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC05]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC05 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC05 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC09]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC09 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC09 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC129]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC129 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC17]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC17 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC17 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC33]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC33 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC33 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC65]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC65 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT24WC66]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT24WC66 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25010]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25010]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25010 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25010 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25010 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25010 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25020]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25020]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25020 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25020 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25020 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25020 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25040 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25040 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CAT25080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CAT25080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25080 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25080 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25128]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25128]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25128 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25128 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CAT25160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CAT25160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25160 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25160 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25256 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25256 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25320]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CAT25320]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CAT25320 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25320 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25320 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25320 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25640]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CAT25640]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CAT25640 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25640 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25640 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25640 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CAT25C01]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C01 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C01 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C02]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C02 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C02 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C03]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C03 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C03 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C04]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C04 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C04 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C05]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C05 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C05 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C08]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C08 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C08 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C09]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C09 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C09 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C128]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C128 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C16]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C16 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C16 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C17]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C17 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C17 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C256 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C32]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C32 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C32 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C33]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C33 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C33 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C64]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C64 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C64 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C65]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CAT25C65 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT25C65 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CAT27010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[CAT27010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[CAT27010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[CAT27128A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[CAT27128A @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[CAT27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[CAT27256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[CAT27512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[CAT27512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[CAT2764A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x1f4
opts4=0x68
package_details=0x1c000000
write_unlock=0x0d
fuses=NULL

[CAT2764A @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x1f4
opts4=0x68
package_details=0xff000000
write_unlock=0x0d
fuses=NULL

[CAT27C16 @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x1f4
opts4=0x48
package_details=0x18000000
write_unlock=0x0d
fuses=NULL

[CAT27C210 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x31000700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[CAT27HC256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x3140
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[CAT27HC256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x3140
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[CAT27HC256I @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[CAT27HC256I @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[CAT28C010 @DIP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[CAT28C010 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28C010 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[CAT28C020 @DIP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[CAT28C020 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28C020 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[CAT28C040 @DIP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[CAT28C040 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28C040 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[CAT28C16A]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[CAT28C16A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28C16A @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x98000000
write_unlock=0x01
fuses=NULL

[CAT28C16AI]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[CAT28C16AI @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28C16AI @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x98000000
write_unlock=0x01
fuses=NULL

[CAT28C17A]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[CAT28C17A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28C17A @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[CAT28C256]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[CAT28C256 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28C256 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[CAT28C257]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[CAT28C257 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28C257 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[CAT28C512 @DIP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[CAT28C512 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28C512 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[CAT28C64A]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[CAT28C64A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28C64A @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[CAT28C64B]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[CAT28C64B @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28C64B @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[CAT28C65]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[CAT28C65 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28C65 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[CAT28F001N-B @PLCC32]
protocol_id=0x40
variant=0x11
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3195
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0xff000000
write_unlock=0x74
fuses=NULL

[CAT28F001N-T @PLCC32]
protocol_id=0x40
variant=0x10
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3194
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0xff000000
write_unlock=0x74
fuses=NULL

[CAT28F001P-B]
protocol_id=0x40
variant=0x11
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3195
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0x20000000
write_unlock=0x74
fuses=NULL

[CAT28F001P-T]
protocol_id=0x40
variant=0x10
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3194
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0x20000000
write_unlock=0x74
fuses=NULL

[CAT28F001T-B @TSOP32]
protocol_id=0x40
variant=0x11
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3195
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0x00000005
write_unlock=0x74
fuses=NULL

[CAT28F001T-T @TSOP32]
protocol_id=0x40
variant=0x10
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x3194
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0x00000005
write_unlock=0x74
fuses=NULL

[CAT28F002T-B @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x317d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[CAT28F002T-T @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x317c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[CAT28F010]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x31b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[CAT28F010 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x31b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[CAT28F010 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x31b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[CAT28F020]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x31bd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[CAT28F020 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x31bd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[CAT28F020 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x31bd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[CAT28F256]
protocol_id=0x40
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x31b9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[CAT28F256 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x31b9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[CAT28F256 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x31b9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[CAT28F512]
protocol_id=0x40
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x31b8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[CAT28F512 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x31b8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[CAT28F512 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x31b8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[CAT28LV256]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[CAT28LV256 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28LV256 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[CAT28LV64]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x20
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[CAT28LV64 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x20
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28LV64 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x20
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[CAT28LV65]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x20
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[CAT28LV65 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x20
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[CAT28LV65 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x20
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[CAT35C102(x16)]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT35C102(x16)(K) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT35C102(x16)(S) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT35C102(x8)]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT35C102(x8)(K) @SOIC8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT35C102(x8)(S) @SOIC8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT35C104(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT35C104(x16)(K) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT35C104(x16)(S) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT35C104(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT35C104(x8)(K) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT35C104(x8)(S) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x16)(J) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x16)(K) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x16)(S) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x16)(U) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x8)(J) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x8)(K) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x8)(S) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46(x8)(U) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46A]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C46A(J) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46A(K) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46A(S) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x16)(V) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x16)(W) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x16)(X) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x16)(Y) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x8)(V) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x8)(W) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x8)(X) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C46R(x8)(Y) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x16)(J) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x16)(K) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x16)(S) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x16)(U) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x8)(J) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x8)(K) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x8)(S) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56(x8)(U) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56A]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C56A(J) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56A(K) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C56A(S) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x16)]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x16)]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x16) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x16) @TSOP8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x16)(J) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x16)(K) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x16)(S) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x16)(U) @TSOP8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x8)]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x8)(J) @SOIC8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x8)(K) @SOIC8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x8)(S) @SOIC8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C57(x8)(U) @TSOP8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x16)(J) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x16)(K) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x16)(S) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x16)(U) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x8)(J) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x8)(K) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x8)(S) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66(x8)(U) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66A]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C66A(J) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66A(K) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C66A(S) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C76(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C76(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C76(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x16)(J) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x16)(K) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x16)(S) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x16)(U) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x8)(J) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x8)(K) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x8)(S) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86(x8)(U) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86A]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93C86A(J) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86A(K) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93C86A(S) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93H46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93H46(x16)(J) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93H46(x16)(S) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93H46(x16)(U) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93H46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93H46(x8)(J) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93H46(x8)(S) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93H46(x8)(U) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93HC46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93HC46(x16)(J) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93HC46(x16)(S) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93HC46(x16)(U) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93HC46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[CAT93HC46(x8)(J) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93HC46(x8)(S) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CAT93HC46(x8)(U) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[CR24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CR24C01 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CR24C02 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CR24C04 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CR24C08 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CR24C128 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CR24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CR24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CR24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CR24C16 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CR24C256 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CR24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CR24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CR24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CR24C32 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CR24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CR24C64 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CR24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CR24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CW24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CW24C02 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CW24C02B @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C02B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C02C]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CW24C02C @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C02C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C02C @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CW24C04 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CW24C04A @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C04A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CW24C08 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C08B]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CW24C08B @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C08B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C08C]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CW24C08C @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C08C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C08C @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CW24C128 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CW24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CW24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CW24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CW24C16 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CW24C16A @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C16A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CW24C256 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CW24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CW24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CW24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[CW24C32 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[CW24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[CW24C64 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CW24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CW24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[CY27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x341d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[CY27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x341d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[CY27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x341d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[CY27C020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[CY27C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[CY27C020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[CY27C040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[CY27C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[CY27C040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[CY27C128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[CY27C128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[CY27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[CY27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[CY27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[CY27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[CY27H010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x341d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[CY27H010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x341d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[CY27H010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x341d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[CY27H256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x3421
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[CY27H256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x3421
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[CY27H512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x341f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[CY27H512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x341f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[D27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8904
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[D27256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8904
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[DPV27C101 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[DPV27C101 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[DPV27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[DPV27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[DPV27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[DPV27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[DS1220 (RW)]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x80
opts3=0x01
opts4=0x80
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[DS1220 (TEST)]
protocol_id=0xd0
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[DS1225 (RW)]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x100
opts3=0x01
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[DS1225 (TEST)]
protocol_id=0xd1
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[DS1230AB (RW)]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x100
opts3=0x01
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[DS1230AB (TEST)]
protocol_id=0xd1
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[DS1230W (RW)]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x100
opts3=0x01
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[DS1230W (TEST)]
protocol_id=0xd1
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[DS1230Y (RW)]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x100
opts3=0x01
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[DS1230Y (TEST)]
protocol_id=0xd1
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[DS1245AB]
protocol_id=0xd2
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[DS1245W]
protocol_id=0xd2
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[DS1245Y]
protocol_id=0xd2
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[DS1249AB]
protocol_id=0xd2
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[DS1249W]
protocol_id=0xd2
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[DS1249Y]
protocol_id=0xd2
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[DS1250AB]
protocol_id=0xd2
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[DS1250W]
protocol_id=0xd2
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[DS1250Y]
protocol_id=0xd2
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[E28F001BX-B @TSOP32]
protocol_id=0x40
variant=0x11
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8995
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[E28F001BX-T @TSOP32]
protocol_id=0x40
variant=0x10
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8994
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[E28F002BEB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F002BET @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F002BVB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F002BVT @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F002BXB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F002BXT @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004B5B @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8979
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004B5T @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8978
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004BEB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8979
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004BET @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8978
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004BLB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8979
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004BLT @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8978
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004BVB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8979
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004BVT @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8978
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004BXB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8979
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004BXT @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8978
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004S3 @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004S5 @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F004SC @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F008BEB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F008BET @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F008BVB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F008BVT @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F008S3 @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F008S5 @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F008SA @TSOP40]
protocol_id=0x53
variant=0x20
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F008SC @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F010 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[E28F016S3 @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89aa
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F016S5 @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89aa
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F016SC @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89aa
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E28F020 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89bd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[E28F200B5B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[E28F200B5T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[E28F200CVB @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[E28F200CVT @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[E28F256A @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[E28F400B5B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[E28F400B5T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[E28F400CVB @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[E28F400CVT @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[E28F512 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[E28F800B5B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[E28F800B5T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[E28F800CVB @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[E28F800CVT @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[E82802AB @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89ad
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[E82802AC @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89ac
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[EC24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EC24C01 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EC24C02 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EC24C02A @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C02A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EC24C04 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EC24C04A @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C04A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EC24C08 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C08A]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EC24C08A @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C08A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EC24C128 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EC24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EC24C128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EC24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EC24C16 @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EC24C16A @DFN8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C16A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EC24C256 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EC24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EC24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EC24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EC24C32 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EC24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EC24C64 @DFN8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EC24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EC24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EM24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EM24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EM24C02 TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EM24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EM24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EM24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EM24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EM24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EM24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EM24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EM24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EM24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EM24LC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EM24LC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EM25LV010]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EM25LV010]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EM25LV010 @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EM25LV010 @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EM25LV512]
protocol_id=0x03
variant=0x06
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EM25LV512]
protocol_id=0x03
variant=0x06
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EM25LV512 @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EM25LV512 @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EM93LC46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[EM93LC46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[EM93LC46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[EM93LC56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC56(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[EM93LC56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC56(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC57(x16)]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[EM93LC57(x16) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC57(x16) @TSOP8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC57(x8)]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[EM93LC57(x8) @SOIC8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC57(x8) @TSOP8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[EM93LC66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[EM93LC66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC66(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[EM93LC86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC86(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[EM93LC86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EM93LC86(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[EN25B05]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B05 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B05 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B05T]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B05T @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B05T @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B10]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B10 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B10 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B10T]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B10T @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B10T @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B16]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B16 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25B16 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B16 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B16T]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B16T @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25B16T @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B16T @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B20]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B20 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B20 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B20T]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B20T @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B20T @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B32]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B32 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25B32 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B32 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B32T]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B32T @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25B32T @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B32T @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B40 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B40 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B40T]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B40T @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B40T @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B64 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25B64 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B64T @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25B64T @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B80 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B80 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B80T]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25B80T @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25B80T @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F05]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3110
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F05]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3110
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F05 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3110
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F05 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3110
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F05 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3110
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F05 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3110
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F10]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3111
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F10]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3111
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F10 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3111
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F10 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3111
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F10 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3111
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F10 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3111
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F16]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F16]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F16 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25F16 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25F16 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F16 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F16 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F16 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F20]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3112
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F20]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3112
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F20 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3112
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F20 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3112
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F20 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3112
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F20 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3112
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F32]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3116
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F32]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3116
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F32 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3116
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25F32 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3116
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25F32 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3116
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F32 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3116
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F32 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3116
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F32 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3116
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3113
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3113
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F40 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3113
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F40 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3113
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F40 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3113
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F40 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3113
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F64]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3117
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F64 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3117
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25F64 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3117
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F64 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3117
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25F80 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F80 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F80 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25F80 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25LF05]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3110
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25LF05 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3110
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25LF05 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3110
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25LF10]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3111
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25LF10 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3111
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25LF10 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3111
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25LF20]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3112
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25LF20 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3112
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25LF20 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3112
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25LF40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3113
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25LF40 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3113
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25LF40 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3113
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P05]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25P05 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P05 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P10]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25P10 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P10 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P16]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25P16 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P16 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P20]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25P20 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P20 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P32]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25P32 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25P32 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25P40 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P40 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P64 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25P64 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25P80 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25P80 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q16A]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25Q16A]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25Q16A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q16A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q16A @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q16A @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q32A]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25Q32A]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25Q32A @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25Q32A @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25Q32A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q32A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q32A @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q32A @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q32B]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25Q32B]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25Q32B @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25Q32B @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25Q32B @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q32B @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q32B @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q32B @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25Q40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25Q40 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q40 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q40 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q40 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q64]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25Q64]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25Q64 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25Q64 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25Q64 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q64 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q64 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q64 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q80A]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25Q80A]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25Q80A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q80A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q80A @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25Q80A @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25QH16]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25QH16]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25QH16 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25QH16 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25QH16 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25QH16 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25QH32]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25QH32]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25QH32 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25QH32 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[EN25QH32 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25QH32 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25QH32 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25QH32 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c7016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25T16]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c5115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25T16]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c5115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[EN25T16 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c5115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25T16 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c5115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25T16 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c5115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25T16 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c5115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[EN25T80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c5114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x4e20
opts4=0x404230
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EN25T80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c5114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x4e20
opts4=0x404230
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[EN25T80 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c5114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x4e20
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EN25T80 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c5114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x4e20
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EN25T80 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c5114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x4e20
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EN25T80 @VDFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c5114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x4e20
opts4=0x404230
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[EN27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1c01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[EN27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1c01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[EN27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1c01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[EN27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1c83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[EN27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1c83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[EN29F002AB @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002AB @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002AB @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002AB @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002AB @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002AB @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002ANB @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002ANB @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002ANB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002ANB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002ANB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002ANB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002ANT @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002ANT @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002ANT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002ANT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002ANT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002ANT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002AT @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002AT @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002AT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002AT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002AT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002AT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002B @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002B @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002NB @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002NB @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002NB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002NB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002NB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002NB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002NT @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002NT @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002T @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002T @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[EN29F002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN29F002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN29F010 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[EN29F010 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[EN29F010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29F010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29F010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29F010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29F010 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29F010 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29F040 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[EN29F040 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[EN29F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29F040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29F040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29F040A @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[EN29F040A @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[EN29F040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29F040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29F040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29F040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29F512 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[EN29F512 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[EN29F512 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29F512 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29F512 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29F512 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29F512 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29F512 @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29F800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29F800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29F800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29F800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29LV010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29LV010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29LV010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29LV020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29LV020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29LV040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29LV040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29LV040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29LV040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29LV040A @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[EN29LV040A @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[EN29LV040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29LV040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[EN29LV040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29LV040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[EN29LV160AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160JB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160JB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160JT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160JT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV160T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV320AB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV320AT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV320B @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV320B @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV320T @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV320T @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV400AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV400AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV400AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV400AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV640B @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV640B @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV640H @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV640H @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV640L @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV640L @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV640T @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00c922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV640T @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00c922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV641H @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV641H @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV641L @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV641L @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV641U @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV641U @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV800AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV800AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV800AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV800AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29LV800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29PL320 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN29PL640 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN39LV010 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN39LV010 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[EN39LV010 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN39LV010 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[EN39SL160H @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f004a27
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN39SL160L @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f004b27
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[EN39SL800 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f003f27
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES25M16A]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a3215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[ES25M16A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a3215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ES25M16A @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a3215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[ES25M16A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a3215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ES25M40A]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a3213
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[ES25M40A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a3213
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ES25M40A @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a3213
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[ES25M40A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a3213
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ES25M80A]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a3214
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[ES25M80A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a3214
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ES25M80A @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a3214
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[ES25M80A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a3214
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ES25P10 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a2011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ES25P16 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ES25P20 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a2012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ES25P32 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ES25P40 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ES25P80 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ES29LV160DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV160DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV160EB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV160ET @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV160FB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV160FT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV320DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV320DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV320EB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV320ET @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV320FB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV320FT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV400DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV400DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV400EB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV400ET @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV400FB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV400FT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV800DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV800DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV800EB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV800ET @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV800FB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ES29LV800FT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[ETC2716 @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0x3e8
opts4=0x48
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[ETC2716 @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0x3e8
opts4=0x48
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[ETC2732 @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0x3e8
opts4=0x48
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[ETC2732 @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0x3e8
opts4=0x48
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[F25L004A]
protocol_id=0x03
variant=0x32
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[F25L004A @SOP8]
protocol_id=0x03
variant=0x32
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[F25L008A]
protocol_id=0x03
variant=0x32
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[F25L008A @SOP8]
protocol_id=0x03
variant=0x32
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[F25L016A]
protocol_id=0x03
variant=0x32
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[F25L016A @SOP8]
protocol_id=0x03
variant=0x32
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[F25L04P]
protocol_id=0x03
variant=0x72
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[F25L04P @SOP8]
protocol_id=0x03
variant=0x72
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[F25L04UA]
protocol_id=0x03
variant=0x42
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c8c8c
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[F25L04UA @SOP8]
protocol_id=0x03
variant=0x42
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c8c8c
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[F25L08P]
protocol_id=0x03
variant=0x72
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[F25L08P @SOP8]
protocol_id=0x03
variant=0x72
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[F25L16P]
protocol_id=0x03
variant=0x72
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[F25L16P @SOP8]
protocol_id=0x03
variant=0x72
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[F25L32P]
protocol_id=0x03
variant=0x72
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[F25L32P @SOP8]
protocol_id=0x03
variant=0x72
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[F25L32Q]
protocol_id=0x03
variant=0x72
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c4016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[F25L32Q @SOP8]
protocol_id=0x03
variant=0x72
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c4016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[F25S04P]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[F25S04P @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[F29C31004B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4073
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[F29C31004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4073
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[F29C31004B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4073
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[F29C31004T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4063
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[F29C31004T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4063
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[F29C31004T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4063
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[F29C51001B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[F29C51001B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[F29C51001B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[F29C51001T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4001
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[F29C51001T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4001
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[F29C51001T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4001
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[F29C51002B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[F29C51002B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[F29C51002B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[F29C51002T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[F29C51002T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[F29C51002T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[F29C51004B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[F29C51004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[F29C51004B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[F29C51004T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[F29C51004T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[F29C51004T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[F29LC51000 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4020
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[F29LC51000 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4020
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[F29LC51000 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4020
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[F29LC51001 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4060
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x58
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[F29LC51001 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4060
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x58
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[F29LC51001 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4060
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x58
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[F29LC51002 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4082
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x58
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[F29LC51002 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4082
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x58
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[F29LC51002 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4082
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x58
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[F49B002UA]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c00
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[F49B002UA @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c00
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[F49L004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fb6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[F49L004B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fb6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[F49L004BA @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8cb6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[F49L004BA @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8cb6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[F49L004U @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fb5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[F49L004U @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fb5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[F49L004UA @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8cb5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[F49L004UA @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8cb5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[F49L040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c4f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[F49L040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f4f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[F49L040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c4f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[F49L040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f4f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[F49L160BA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[F49L160BA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[F49L160UA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[F49L160UA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[F49L400BA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[F49L400BA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[F49L400UA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[F49L400UA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[F49L800BA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[F49L800BA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[F49L800UA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[F49L800UA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8c00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[FM24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C02A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C02B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C03]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C03 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C03 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM24C04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM24C04A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C04B]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C04B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C04B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C05]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C05 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C05 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C08A]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C08A]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM24C08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM24C08A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C08B]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C08B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C09]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C09 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C09 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400080
package_details=0x08000000
write_unlock=0x9a
fuses=NULL

[FM24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400080
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[FM24C128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400080
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[FM24C128A]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FM24C128A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM24C128A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM24C16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM24C16A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C16B]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C16B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C16B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C17]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C17 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C17 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400080
package_details=0x08000000
write_unlock=0x9a
fuses=NULL

[FM24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FM24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x3e8
opts4=0x400000
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400080
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[FM24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x3e8
opts4=0x400000
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400080
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[FM24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM24C256A]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FM24C256A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM24C256A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C32A]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C32A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C32A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C32B]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C32B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C32B @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FM24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FM24C64A]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FM24C64A]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM24C64A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM24C64A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM24C64A@SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM24CL04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM24CL04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM24CL16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM24CL16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM24CL64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x80
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM25040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM25040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM25640]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM25640 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM25C160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM25C160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM25CL04]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM25CL04 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM25CL64]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM25CL64 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM25L16]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM25L16 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM25L256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM25L256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM25L512]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM25L512 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM25Q08A]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83214
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FM25Q08A @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83214
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[FM25Q08A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83214
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM25Q08A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83214
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM25Q16A]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FM25Q16A @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[FM25Q16A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM25Q16A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM25Q16B]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FM25Q16B @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[FM25Q16B @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM25Q16B @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM25Q32A]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83216
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FM25Q32A @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83216
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[FM25Q32A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83216
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM25Q32A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83216
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM25Q64A]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83217
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FM25Q64A @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83217
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[FM25Q64A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83217
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM25Q64A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xf83217
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FM25W256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x08000000
write_unlock=0x02
fuses=NULL

[FM25W256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x3e8
opts4=0x404200
package_details=0x88000000
write_unlock=0x02
fuses=NULL

[FM27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[FM27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[FM27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[FM27C040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[FM27C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[FM27C040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[FM27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[FM27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[FM27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[FM27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[FM93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C46 @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C46A(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C46A(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C46A(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C46A(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C46A(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C46A(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C56 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C56 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C56A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C56A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C56A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C56A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C56A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C56A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C66 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C66 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C66A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C66A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C66A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C66A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C66A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C66A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C76]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C76 @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C76 @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C76A(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C76A(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C76A(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C76A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C76A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C76A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C86]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C86 @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C86 @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C86A(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C86A(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C86A(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C86A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93C86A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93C86A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93CS06]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93CS06 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93CS06 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93CS46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93CS46 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93CS46 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93CS56]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93CS56 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93CS56 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93CS66]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93CS66 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93CS66 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93S46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93S46 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93S46 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93S56]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93S56 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93S56 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93S66]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FM93S66 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FM93S66 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT24C01]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C01 @SOIC8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C01 @TSSOP8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C01A]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C01A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C01A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C02A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C02A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C04A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C04A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C08A]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C08A]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C08A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C08A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FT24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FT24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C128A]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FT24C128A]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FT24C128A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C128A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C128A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C128A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C16A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C16A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FT24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FT24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C256A]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FT24C256A]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FT24C256A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C256A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C256A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C256A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C32A]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C32A]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[FT24C32A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C32A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C32A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C32A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[FT24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FT24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FT24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C64A]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FT24C64A]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[FT24C64A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C64A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C64A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT24C64A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[FT93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C46A(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C46A(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C46A(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C46A(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C46A(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C46A(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C56(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C56(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C56A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C56A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C56A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C56A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C56A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C56A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C66(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C66A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C66A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C66A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C66A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C66A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C66A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C86(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C86(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C86A(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C86A(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C86A(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C86A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[FT93C86A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[FT93C86A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GAL16V8]
protocol_id=0xe0
variant=0x01
code_memory_size=0x892
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x14000000
write_unlock=0x05
fuses=NULL

[GAL16V8 @SOIC20]
protocol_id=0xe0
variant=0x01
code_memory_size=0x892
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x94000000
write_unlock=0x05
fuses=NULL

[GAL16V8A]
protocol_id=0xe0
variant=0x02
code_memory_size=0x892
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x14000000
write_unlock=0x05
fuses=NULL

[GAL16V8A @SOIC20]
protocol_id=0xe0
variant=0x02
code_memory_size=0x892
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x94000000
write_unlock=0x05
fuses=NULL

[GAL16V8B]
protocol_id=0xe0
variant=0x02
code_memory_size=0x892
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x14000000
write_unlock=0x05
fuses=NULL

[GAL16V8B @SOIC20]
protocol_id=0xe0
variant=0x02
code_memory_size=0x892
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x94000000
write_unlock=0x05
fuses=NULL

[GAL16V8C]
protocol_id=0xe0
variant=0x02
code_memory_size=0x892
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x14000000
write_unlock=0x05
fuses=NULL

[GAL16V8C @SOIC20]
protocol_id=0xe0
variant=0x02
code_memory_size=0x892
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x94000000
write_unlock=0x05
fuses=NULL

[GAL16V8D]
protocol_id=0xe0
variant=0x02
code_memory_size=0x892
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x14000000
write_unlock=0x05
fuses=NULL

[GAL16V8D @SOIC20]
protocol_id=0xe0
variant=0x02
code_memory_size=0x892
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x94000000
write_unlock=0x05
fuses=NULL

[GAL20V8]
protocol_id=0xe1
variant=0x04
code_memory_size=0xa92
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x18000000
write_unlock=0x05
fuses=NULL

[GAL20V8A]
protocol_id=0xe1
variant=0x05
code_memory_size=0xa92
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x18000000
write_unlock=0x05
fuses=NULL

[GAL20V8B]
protocol_id=0xe1
variant=0x05
code_memory_size=0xa92
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x18000000
write_unlock=0x05
fuses=NULL

[GAL20V8C]
protocol_id=0xe1
variant=0x05
code_memory_size=0xa92
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x18000000
write_unlock=0x05
fuses=NULL

[GAL20V8D]
protocol_id=0xe1
variant=0x05
code_memory_size=0xa92
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x18000000
write_unlock=0x05
fuses=NULL

[GAL22V10]
protocol_id=0xe2
variant=0x08
code_memory_size=0x1704
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x18000000
write_unlock=0x05
fuses=NULL

[GAL22V10 @SOIC24]
protocol_id=0xe2
variant=0x08
code_memory_size=0x1704
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x98000000
write_unlock=0x05
fuses=NULL

[GAL22V10B]
protocol_id=0xe2
variant=0x08
code_memory_size=0x1704
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x28
opts4=0x2040410
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[GAL22V10B @SOIC24]
protocol_id=0xe2
variant=0x08
code_memory_size=0x1704
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x28
opts4=0x2040410
package_details=0x98000000
write_unlock=0x01
fuses=NULL

[GAL22V10C]
protocol_id=0xe2
variant=0x08
code_memory_size=0x1704
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x18000000
write_unlock=0x05
fuses=NULL

[GAL22V10C @SOIC24]
protocol_id=0xe2
variant=0x08
code_memory_size=0x1704
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x98000000
write_unlock=0x05
fuses=NULL

[GAL22V10D]
protocol_id=0xe2
variant=0x08
code_memory_size=0x1704
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x18000000
write_unlock=0x05
fuses=NULL

[GAL22V10D @SOIC24]
protocol_id=0xe2
variant=0x08
code_memory_size=0x1704
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x00
write_block_size=0x00
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x10
opts2=0x00
opts3=0x64
opts4=0x2040410
package_details=0x98000000
write_unlock=0x05
fuses=NULL

[GD25D40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc83013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25D40 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc83013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25D80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc83014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25D80 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc83014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25F40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc82013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25F40 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc82013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25F80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc82014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25F80 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc82014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q10]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25Q10 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q10 @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q10 @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q16]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25Q16 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q16B]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25Q16B @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q16B @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q16B @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q20]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25Q20 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q20 @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q20 @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q32]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25Q32 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q32B]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25Q32B @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q32B @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q32B @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25Q40 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q40 @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q40 @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q512]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25Q512 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q512 @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q512 @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q64]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25Q64 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[GD25Q64 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q64 @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q64B]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25Q64B @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[GD25Q64B @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q64B @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25Q80 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25Q80B]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25Q80B @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc84014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GD25T80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc83114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GD25T80 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc83114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GE24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GE24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GE24C01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GE24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GE24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GE24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GE24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GE24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GE24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GM24LC02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GM24LC02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GM24LC02B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GM24LC04B]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GM24LC04B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GM24LC04B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GM24LC08B]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GM24LC08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GM24LC08B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GM24LC16B]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GM24LC16B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GM24LC16B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GP24BC01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GP24BC01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GP24BC01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GP24BC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GP24BC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GP24BC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GP24BC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GP24BC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GP24BC04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GP24BC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GP24BC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GP24BC08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GP24BC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GP24BC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GP24BC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GR27128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[GR27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[GR27512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[GR2764 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[GSC24BC01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GSC24BC01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GSC24BC01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GSC24BC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GSC24BC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GSC24BC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GSC24BC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GSC24BC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GSC24BC04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GSC24BC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GSC24BC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GSC24BC08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GSC24BC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GSC24BC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GSC24BC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GSC93BC46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GSC93BC46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GSC93BC46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC46A(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GSC93BC46A(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC46A(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GSC93BC56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC56(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GSC93BC56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC56(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC56A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GSC93BC56A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC56A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GSC93BC66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GSC93BC66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC66(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC66A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GSC93BC66A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GSC93BC66A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT24C01 @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT24C02 @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT24C04 @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT24C08 @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GT24C128 @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C128A]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GT24C128A @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C128A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C128A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT24C16 @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GT24C256 @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT24C32 @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C32A]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT24C32A @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C32A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C32A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT24C512]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GT24C512 @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C512 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[GT24C64 @MSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[GT25C01]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT25C01 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C01 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C02]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT25C02 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C02 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C04]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT25C04 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C04 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C08]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT25C08 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C08 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C128]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT25C128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C128 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C128A]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT25C128A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C128A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C16]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT25C16 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C16 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT25C256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C256 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C32]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT25C32 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C32 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C32A]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT25C32A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C32A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C64]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[GT25C64 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT25C64 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[GT93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C46A(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C46A(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C46A(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C46A(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C46A(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C46A(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C56(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C56(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C56A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C56A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C56A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C56A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C56A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C56A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C66(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C66A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C66A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C66A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C66A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C66A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C66A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C76(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C76(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C76(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C76(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C76(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C76(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C86(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[GT93C86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[GT93C86(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HM24LC01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HM24LC01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HM24LC01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HM24LC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HM24LC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HM24LC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HM24LC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HM24LC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HM24LC04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HM24LC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HM24LC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HM24LC08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HM24LC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HM24LC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HM24LC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HM24LC32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HM24LC32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HM24LC32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HM24LC64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[HM24LC64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HM24LC64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN27128AG @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x70d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[HN27128AP @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x70d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[HN27256G @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x710
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[HN27256P @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x710
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[HN27512G @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x794
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[HN27512G @SOP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x794
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x9c000000
write_unlock=0x3e
fuses=NULL

[HN27512P @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x794
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[HN27512P @SOP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x794
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x9c000000
write_unlock=0x3e
fuses=NULL

[HN27C101AFP @SOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x738
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xa0000000
write_unlock=0x05
fuses=NULL

[HN27C101AG @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x738
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[HN27C101AP @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x738
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[HN27C101ATT @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x738
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xa0000000
write_unlock=0x05
fuses=NULL

[HN27C101G @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x738
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[HN27C101P @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x738
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[HN27C1024 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x700ba00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[HN27C256AFP @SOP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x731
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x9c000000
write_unlock=0x3e
fuses=NULL

[HN27C256AG @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x731
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[HN27C256AP @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x731
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[HN27C256G @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x7b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[HN27C256HFP @SOP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x731
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x9c000000
write_unlock=0x3e
fuses=NULL

[HN27C256HG @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x731
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[HN27C256HP @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x731
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[HN27C4001G @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x720
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[HN27C4001TT @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x720
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xa0000000
write_unlock=0x05
fuses=NULL

[HN27C4096 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x700a200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[HN27C4096G @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x700a200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[HN27C4096H @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x700a200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[HN27C512G @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9785
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[HN27C64FP @SOP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x115
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4020
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[HN27C64G @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4020
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[HN28F101CP @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x719
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[HN28F101FP @SOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x719
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[HN28F101P @DIP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x719
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[HN28F101T @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x719
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[HN58V24256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58V24256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58V24256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58V24256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58V24512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58V24512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58V24512 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58V24512 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2402 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2402 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2402 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2402 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2404 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2404 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2404 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2404 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2408 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2408 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2408 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2408 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X24128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X24128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X24128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X24128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2416 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2416 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2416 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2416 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X24256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X24256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X24256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X24256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2432 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2432 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2432 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X2432 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HN58X24512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X24512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X24512 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X24512 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2464 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2464 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2464 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2464 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2502 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2502 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2504 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2504 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2508 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2508 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X25128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2516 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2516 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X25256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2532 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2532 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2564 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HN58X2564 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HT24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HT24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HT24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HT24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HT24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HT24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24LC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HT24LC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24LC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24LC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HT24LC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24LC04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24LC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HT24LC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24LC08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24LC128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[HT24LC128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HT24LC128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HT24LC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HT24LC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24LC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24LC256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[HT24LC256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HT24LC256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HT24LC32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[HT24LC32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24LC32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[HT24LC64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[HT24LC64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HT24LC64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[HT27C010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[HT27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[HT27C010 @SOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xa0000000
write_unlock=0x05
fuses=NULL

[HT27C020]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[HT27C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[HT27C020 @SOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xa0000000
write_unlock=0x05
fuses=NULL

[HT27C040]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[HT27C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[HT27C040 @SOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xa0000000
write_unlock=0x05
fuses=NULL

[HT27C4096 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[HT27C512]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[HT27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[HT27C512 @SOP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[HT27LC010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[HT27LC010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[HT27LC010 @SOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xa0000000
write_unlock=0x05
fuses=NULL

[HT27LC010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[HT27LC020]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[HT27LC020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[HT27LC020 @SOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xa0000000
write_unlock=0x05
fuses=NULL

[HT27LC020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[HT27LC040]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[HT27LC040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[HT27LC040 @SOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xa0000000
write_unlock=0x05
fuses=NULL

[HT27LC040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[HT27LC4096 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[HT27LC512]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[HT27LC512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[HT27LC512 @SOP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4202
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[HT93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93C46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93C56(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93C66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC46A(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC46A(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC46A(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC46A(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC46A(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC46A(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC46B(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC46B(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC46B(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC46B(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC46B(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC46B(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC56A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC56A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC56A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC56A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC56A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC56A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC56B(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC56B(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC56B(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC56B(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC56B(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC56B(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC66A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC66A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC66A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC66A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC66A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC66A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC66B(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC66B(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC66B(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC66B(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC66B(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC66B(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC76(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC76(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC76(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC76(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC76(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC76(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC86(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HT93LC86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HT93LC86(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY27C64 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8a7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[HY27C64 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8a7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[HY29DL162B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29DL162B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29DL162T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29DL162T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29DL163B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29DL163B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29DL163T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29DL163T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F002T]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xadb0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[HY29F002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xadb0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[HY29F002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xadb0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[HY29F040]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad40
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[HY29F040]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad40
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[HY29F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad40
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[HY29F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad40
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[HY29F040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad40
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[HY29F040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad40
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[HY29F040A]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xada4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[HY29F040A]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xada4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[HY29F040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xada4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[HY29F040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xada4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[HY29F040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xada4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[HY29F040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xada4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[HY29F040T]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xada4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[HY29F040T]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xada4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[HY29F040T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xada4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[HY29F040T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xada4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[HY29F040T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xada4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[HY29F040T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xada4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[HY29F080 @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xadd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[HY29F080 @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xadd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[HY29F200B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F200B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F200B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F200B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F200T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F200T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F200T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F200T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F400AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F400AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F400AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F400AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F400AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F400AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F400AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F400AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F800AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F800AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F800AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F800AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F800AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F800AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F800AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F800AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29F800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29F800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV160B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV160B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV160T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV160T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV320B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad007d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV320B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad007d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV320T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV320T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29LV400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29LV400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29LV400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29LV400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29LV800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29LV800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29LV800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[HY29LV800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY29LV800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xad00da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[HY93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HY93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HY93C46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C46 @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C46 @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HY93C56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HY93C56 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C56 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C56 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C56 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HY93C66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HY93C66 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C66 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C66 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C66 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C76]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HY93C76]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HY93C76 @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C76 @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C76 @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C76 @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C86]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HY93C86]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[HY93C86 @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C86 @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C86 @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[HY93C86 @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ICE25P05]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[ICE25P05 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ICE27C010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[ICE27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[ICE27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[ICE27C020]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[ICE27C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[ICE27C020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[ICE27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[ICE27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[ICE27C512 @SO28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[ICE27LC010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[ICE27LC010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[ICE27LC010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[ICE27LC020]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[ICE27LC020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[ICE27LC020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[ICE27LC512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[ICE27LC512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[ICE27LC512 @SOP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[IK24LC02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IK24LC02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IK24LC04B]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IK24LC04B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IK24LC08B]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IK24LC08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IK24LC16B]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IK24LC16B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IM29F001B]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[IM29F001B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[IM29F001B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[IM29F001B @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[IM29F001T]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[IM29F001T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[IM29F001T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[IM29F001T @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[IM29F002B]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[IM29F002B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[IM29F002B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[IM29F002B @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[IM29F002T]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[IM29F002T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[IM29F002T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[IM29F002T @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[IM29LV004B]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[IM29LV004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[IM29LV004B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[IM29LV004B @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[IM29LV004T]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[IM29LV004T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[IM29LV004T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[IM29LV004T @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[IN24AA02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IN24AA02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IN24AA02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IN24AA02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IN24LC02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IN24LC02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IN24LC04B]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IN24LC04B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IN24LC08B]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IN24LC08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IN24LC16B]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IN24LC16B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IN25AA020]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IN25AA020 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IN25AA040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IN25AA040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IN25AA080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IN25AA080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IN25AA160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IN25AA160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IN93AA46A]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA46A @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA46B]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA46B @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA46C(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA46C(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA46C(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA46C(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA56A]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA56A @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA56B]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA56B @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA56C(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA56C(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA56C(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA56C(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA66A]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA66A @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA66B]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA66B @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA66C(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA66C(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA66C(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA66C(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA86A]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA86A @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA86B]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA86B @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA86C(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA86C(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93AA86C(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93AA86C(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93LC46A]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93LC46A @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93LC46B]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93LC46B @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93LC46C(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93LC46C(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IN93LC46C(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IN93LC46C(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C01 @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C01B]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C01B @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C01B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C01B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C01C]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C01C @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C01C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C01C @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C02A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C02B @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C02B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C02C]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C02C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C02C @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C02E]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C02E @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C02E @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C04 @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C04A @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C04A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C04B]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C04B @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C04B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C04B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C08 @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C08A]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C08A @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C08A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C08B]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C08B @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C08B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IS24C128 @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C128B]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IS24C128B @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C128B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C128B @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C16A @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C16A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C16B]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C16B @MAP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C16B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C16B @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IS24C256 @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C256A]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IS24C256A @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C256A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C256A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C256C]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IS24C256C @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C256C @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C256C @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C32A]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C32A @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C32A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C32A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C32B]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C32B @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C32B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C32B @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C32C]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS24C32C @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C32C @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IS24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C64A]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IS24C64A @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C64A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C64A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C64B]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IS24C64B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C64B @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C64C]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IS24C64C @MAP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C64C @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24C64C @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24L128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IS24L128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24L128 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24L256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[IS24L256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS24L256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[IS25C01]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS25C01 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C01 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C02]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS25C02 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C02 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C04]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS25C04 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C04 @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C08]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS25C08 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C08 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C128]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS25C128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C128 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C16]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS25C16 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C16 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS25C256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C256 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C32]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS25C32 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C32 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C32A]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS25C32A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C32A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C64]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[IS25C64 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS25C64 @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[IS27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd50e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[IS27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd50e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[IS27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd50e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[IS27C020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd597
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[IS27C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd597
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[IS27C020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd597
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[IS27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd510
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[IS27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd510
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[IS27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd591
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[IS27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd591
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[IS27HC010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd50e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[IS27HC010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd50e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[IS27HC010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd50e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[IS27HC020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd597
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[IS27HC020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd597
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[IS27HC020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd597
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[IS27HC256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd510
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[IS27HC256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd510
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[IS27HC512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd591
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[IS27HC512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd591
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[IS27LV010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd50e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[IS27LV010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd50e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[IS27LV010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd50e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[IS27LV020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd597
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[IS27LV020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd597
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[IS27LV020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd597
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[IS27LV256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd510
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[IS27LV256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd510
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[IS27LV512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd591
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[IS27LV512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xd591
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[IS28F010]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd5b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[IS28F010 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd5b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[IS28F010 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd5b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[IS28F020]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd5bd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[IS28F020 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd5bd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[IS28F020 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd5bd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[IS93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C46A(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C46A(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C46A(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C46A(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C46A(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C46A(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C46B]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C46B @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C46B @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C46D(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C46D(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C46D(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C46D(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C46D(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C46D(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C56A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C56A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C56A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C56A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C56A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C56A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C66A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C66A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C66A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C66A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C66A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C66A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C76A(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C76A(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C76A(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C76A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C76A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C76A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C86A(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C86A(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C86A(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C86A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[IS93C86A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[IS93C86A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[JS28F160B3B @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009188
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[JS28F160B3T @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009088
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[JS28F160C3B @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900c388
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[JS28F160C3T @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900c288
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[JS28F320B3B @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009788
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[JS28F320B3T @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009688
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[JS28F320C3B @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900c588
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[JS28F320C3T @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900c488
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[JS28F800B3B @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009388
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[JS28F800B3T @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009288
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[JS28F800C3B @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900c188
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[JS28F800C3T @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900c088
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[K24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[K24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[K24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[K24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[K24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[K24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[K24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[K24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[K24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[K24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[K24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[K24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[K24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[K24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[K24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[K24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[K24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[K93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[K93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[K93C46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[K93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[K93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[K93C46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[K93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[K93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[K93C56(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[K93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[K93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[K93C56(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[K93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[K93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[K93C66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[K93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[K93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[K93C66(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[KH25L1005]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L1005]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L1005 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L1005 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L1005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L1005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L1005A]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L1005A]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L1005A @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L1005A @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L1005A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L1005A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L2005]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L2005]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L2005 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L2005 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L2005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L2005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L4005]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L4005]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L4005 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L4005 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L4005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L4005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L4005A]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L4005A]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L4005A @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L4005A @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L4005A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L4005A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L512]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L512]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L512 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L512 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L512 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L512 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L512A]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L512A]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L512A @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L512A @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L512A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L512A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L8005]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L8005]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L8005 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L8005 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L8005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L8005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L8036D]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22615
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x102
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L8036D]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22615
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x102
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[KH25L8036D @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22615
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x102
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[KH25L8036D @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22615
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x102
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[KH25L8036D @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22615
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x102
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L8036D @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22615
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x102
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L8036D @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22615
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x102
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH25L8036D @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22615
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x102
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[KH29LV160CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV160CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV160CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV160CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV320DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV320DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV320DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV320DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV400CB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[KH29LV400CB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[KH29LV400CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV400CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV400CT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[KH29LV400CT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[KH29LV400CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV400CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV800CB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[KH29LV800CB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[KH29LV800CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV800CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV800CT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[KH29LV800CT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[KH29LV800CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KH29LV800CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[KK24LC02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[KK24LC02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KK24LC04B]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[KK24LC04B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KK24LC08B]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[KK24LC08B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KK24LC16B]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[KK24LC16B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KM28C64A]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc000
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[KM28C64A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc000
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[KM28C65A]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc000
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[KM28C65A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc000
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[KM93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[KM93C46G]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[KM93C46GD]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[KM93C46V]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[KM93C46VG]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[KM93C46VGD]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[KM93C56V]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[KM93C56VG]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[KM93C56VGD]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[KM93C66V]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[KM93C66VG]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[KM93C66VGD]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[KS24C010]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[KS24C010 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C010 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C011]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[KS24C011 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C011 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C020]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[KS24C020 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C020 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C021]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[KS24C021 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C021 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C040]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[KS24C040 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C040 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C041]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[KS24C041 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C041 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C080]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[KS24C080 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C080 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C081]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[KS24C081 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[KS24C081 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[L24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[L24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[L24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[L24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[L24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[L24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[L24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[L24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[L24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[L24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[L24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[L29S160F @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[L29S160F-B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[L29S400F @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[L29S400F @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[L29S400F-B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[L29S400F-B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[L29S800F @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[L29S800F @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[L29S800F-B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[L29S800F-B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LE24C041]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24C041 @MFP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24C042]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24C042 @MFP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24C043]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24C043 @MFP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24C081]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24C081 @MFP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24C082]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24C082 @MFP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24C161]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24C161 @MFP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24C162]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24C162 @MFP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24C321]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24C321 @MFP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24C322]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24C322 @MFP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24C641]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24C641 @MFP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24C642]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24C642 @MFP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24L082]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24L082 @MFP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24L162]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24L162 @MFP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24LA322]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24LA322 @MFP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE24LB642]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LE24LB642 @MFP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LE25FU106BMA @MFP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x621d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FU106BTT @MSOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x621d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FU206MA @MFP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x6244
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FU206TT @MSOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x6244
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FU406BMA @MFP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x621e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FU406BTT @MSOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x621e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FW206M @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FW206T @MSOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FW406AM @MFP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x621a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FW406AT @MSOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x621a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FW406M @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x6207
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FW406T @MSOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x6207
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FW806M @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LE25FW806T @MSOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[LG28C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x58
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[LG28C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x58
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[LG28C020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x58
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[LG28C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x58
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[LG28C040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x58
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[LG28C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x58
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[LH28F004SC @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[LH28F008SA @TSOP40]
protocol_id=0x53
variant=0x20
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[LH28F008SC @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[LH28F016SC @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89aa
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[LH28F160BJE-B @TSOP48]
protocol_id=0x52
variant=0x43
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb000e900
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F160BJE-T @TSOP48]
protocol_id=0x52
variant=0x43
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb000e800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F320BJE-PB @TSOP48]
protocol_id=0x52
variant=0x43
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb000e300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F320BJE-PT @TSOP48]
protocol_id=0x52
variant=0x43
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb000e200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F400BGE-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0006e00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F400BGE-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0006c00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F400BGHE-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0006e00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F400BGHE-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0006c00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F400BVE @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F400BVHE-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0005a00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F400BVHE-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0005800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F400SU @SOP44]
protocol_id=0x52
variant=0x72
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0002166
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x840
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[LH28F400SU @TSOP48]
protocol_id=0x52
variant=0x42
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0002166
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F640BFHE-PB @TSOP48]
protocol_id=0x52
variant=0x43
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb000b100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F640BFHE-PT @TSOP48]
protocol_id=0x52
variant=0x43
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb000b000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F800BGE-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0006200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F800BGE-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0006000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F800BGHE-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0006200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F800BGHE-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0006000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F800BVHE-BTL @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0004b00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LH28F800BVHE-TTL @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xb0004a00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[LST28001]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4001
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[LST28001 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4001
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[LST28001 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4001
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[LST28002]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[LST28002 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[LST28002 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[LST28004]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[LST28004 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[LST28004 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[LX24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LX24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LX24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LX24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LX24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LX24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LX24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LX24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LY24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LY24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LY24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LY24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LY24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LY24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LY24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LY24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LY24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LY24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[LY24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[LY24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M24128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M24128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24128 @TSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M24256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M24256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24256 @TSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24256BF]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M24256BF @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24256BF @TSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24256BR]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M24256BR @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24256BR @TSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24256BW]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M24256BW @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24256BW @TSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24512]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M24512]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M24512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24512 @TSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C01 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C01R]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C01R @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C01R @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C01W]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C01W @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C01W @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C02 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C02R]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C02R @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C02R @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C02W]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C02W @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C02W @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C04 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C04R]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C04R @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C04R @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C04W]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C04W @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C04W @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C08 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C08R]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C08R @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C08R @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C08W]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C08W @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C08W @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C128]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C128 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C128 @TSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C128B]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C128B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C128B @TSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C16R]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C16R @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C16R @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C16W]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C16W @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C16W @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C256]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C256 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C256 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C256A]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C256A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C256A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C256B]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C256B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C256B @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C256W]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C256W @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C256W @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C32 @SSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C32 @SSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C32W]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24C32W @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C32W @SSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24C64 @SSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24C64 @SSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24C64W]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M24C64W @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24C64W @SSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24M01-HR @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24M01-R @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24M01-S @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24M01-V @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24M01-W @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M24W01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24W01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24W02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24W02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24W04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24W04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24W08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24W08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M24W16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M24W16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M25C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M25C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M25C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M25C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M25C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M25P05]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25P05]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25P05 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P05 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P05A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P05A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25P05A @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P05A @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P10]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25P10]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25P10 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P10 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P10A]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25P10A @QFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P10A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P10A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P128(ST25P28V6G) @FPN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P128(ST25P28V6G) @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[M25P16 @QFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P16 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[M25P16 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P16 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P16 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[M25P20]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25P20 @QFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P20 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P20 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P32 @QFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P32 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[M25P32 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P32 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P32 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[M25P40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25P40 @QFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P40 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P40 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P64 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[M25P64 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[M25P64 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P64 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P80 @QFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P80 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[M25P80 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P80 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25P80 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[M25PE10]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404010
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25PE10 @QFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404010
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE10 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404010
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE10 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404010
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE16]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25PE16 @QFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE16 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE16 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE20]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25PE20 @QFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE20 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE20 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25PE40 @QFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE40 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE40 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25PE80 @QFN8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE80 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PE80 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x208014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PX16 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x207115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[M25PX16 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x207115
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PX32 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x207116
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[M25PX32 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x207116
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PX64 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x207117
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[M25PX64 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x207117
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25PX80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x207114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M25PX80 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x207114
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M25W01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M25W02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M25W04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M25W08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M25W16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M27128A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2089
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M27128A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2089
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M2716 @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0x1f4
opts4=0x48
package_details=0x18000000
write_unlock=0x0d
fuses=NULL

[M2716 @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0x3e8
opts4=0x48
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[M2716 @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0x3e8
opts4=0x48
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[M27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8904
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2004
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[M27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2004
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[M27256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8904
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M2732A @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0x1f4
opts4=0x48
package_details=0x18000000
write_unlock=0x0d
fuses=NULL

[M2732A @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0x1f4
opts4=0x48
package_details=0x18000000
write_unlock=0x0d
fuses=NULL

[M27512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x200d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M27512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x200d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M2764A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2008
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[M2764A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2008
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[M27C1001 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27C1001 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27C1001 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27C1001 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27C1001 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27C1001 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27C1024 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x20008c00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[M27C1024 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x20008c00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[M27C2001 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27C2001 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27C2001 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27C2001 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27C2001 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27C2001 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27C202 @DIP40]
protocol_id=0x39
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x20001c00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[M27C202 @DIP40]
protocol_id=0x39
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x20001c00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[M27C256B @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x208d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M27C256B @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x208d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M27C256B @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x208d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27C256B @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x208d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27C4001 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27C4001 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27C4001 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27C4001 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27C4001 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27C4001 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27C4002 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x20004400
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[M27C4002 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x20004400
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[M27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x203d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x203d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x203d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x203d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27C64A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[M27C64A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[M27C64A @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[M27C64A @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[M27C801]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2042
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[M27C801]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2042
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[M27C801 @PLCC32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2042
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[M27C801 @PLCC32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2042
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[M27C801 @TSOP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2042
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[M27C801 @TSOP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2042
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[M27V101 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27V101 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27V101 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27V101 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27V101 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27V101 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27V201 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27V201 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27V201 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27V201 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27V201 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27V201 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27V401 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27V401 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27V401 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27V401 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27V401 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27V401 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27V512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x203d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M27V512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x203d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M27V512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x203d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27V512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x203d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27W101 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27W101 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27W101 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2005
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27W201 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27W201 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27W201 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27W201 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27W201 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27W201 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2061
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27W401 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[M27W401 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M27W401 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2041
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[M27W512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x203d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M27W512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x203d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M28010]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[M28010]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[M28010 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[M28010 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[M28010 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[M28010 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[M28C64]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[M28C64]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[M28C64 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[M28C64 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[M28C64 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[M28C64 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[M28C64-xxW]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6402
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[M28C64-xxW]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6402
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[M28C64-xxW @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6402
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[M28C64-xxW @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6402
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[M28C64-xxW @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6402
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[M28C64-xxW @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6402
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[M28C64A]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[M28C64A]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[M28C64A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[M28C64A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[M28C64A @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[M28C64A @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[M28F101]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2007
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M28F101]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2007
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M28F101 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2007
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M28F101 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2007
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M28F101 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2007
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M28F101 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2007
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M28F201]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20f4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M28F201]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20f4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M28F201 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20f4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M28F201 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20f4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M28F201 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20f4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M28F201 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20f4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M28LV64]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6402
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[M28LV64 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6402
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[M28LV64 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6402
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[M28W160BB @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W160BB @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W160BT @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W160BT @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W160CB @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000cf88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W160CB @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000cf88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W160CT @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ce88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W160CT @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ce88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W320BB @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000bd88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W320BB @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000bd88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W320BT @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000bc88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W320BT @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000bc88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W320CB @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000bb88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W320CB @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000bb88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W320CT @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ba88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W320CT @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ba88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W640CB @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004988
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W640CB @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004988
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W640CT @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004888
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W640CT @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004888
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W640ECB @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004988
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W640ECB @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004988
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W640ECT @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004888
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W640ECT @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004888
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W800BB @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009388
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W800BB @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009388
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W800BT @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009288
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W800BT @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009288
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W800CB @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000cd88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W800CB @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000cd88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W800CT @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000cc88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M28W800CT @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000cc88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW323DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW323DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW323DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW323DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW324DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW324DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW324DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW324DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW640D @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW640D @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW640F @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW640F @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW641F @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29DW641F @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F002B]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002B]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002BB]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002BB]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002BB @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002BB @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002BB @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002BB @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002BNB]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002BNB]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002BNB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002BNB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002BNB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002BNB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2034
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002BNT]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002BNT]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002BNT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002BNT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002BNT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002BNT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002BT]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002BT]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002BT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002BT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002BT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002BT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002NT]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002NT]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002T]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002T]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F010B]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2020
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[M29F010B]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2020
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[M29F010B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2020
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[M29F010B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2020
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[M29F010B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2020
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[M29F010B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2020
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[M29F016B @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20ad
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29F016B @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20ad
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29F016D @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20ad
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29F016D @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20ad
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29F040B]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20e2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F040B]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20e2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M29F040B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20e2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F040B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20e2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29F040B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20e2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F040B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20e2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29F080A @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20f1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29F080A @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20f1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29F080D @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20f1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29F080D @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20f1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29F100B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F100B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F100B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F100B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F100BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F100BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F100BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F100BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F100BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F100BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F100BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F100BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F100T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F100T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F100T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F100T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F102BB @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[M29F102BB @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[M29F160BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F160BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F160BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000cc22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F160BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000cc22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F160FB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F160FT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d222
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F200B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d400
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F200B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d400
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F200B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d400
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F200B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d400
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F200FB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F200FB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F200FT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F200FT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F200T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F200T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F200T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F200T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d500
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d500
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d500
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d500
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F400FB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F400FB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F400FT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F400FT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d500
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d500
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d500
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d500
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F512B]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2024
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[M29F512B]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2024
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[M29F512B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2024
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[M29F512B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2024
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[M29F512B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2024
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[M29F512B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2024
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[M29F800AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F800AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F800AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F800AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F800AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ec00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F800AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ec00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F800AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ec00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F800AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ec00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F800DB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F800DB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F800DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F800DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F800DT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ec22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F800DT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ec22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F800DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ec22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F800DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ec22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F800FB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F800FB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29F800FT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29F800FT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W002BB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20c2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W002BB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20c2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W002BT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2040
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W002BT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2040
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W004B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20eb
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W004B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20eb
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W004T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20ea
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W004T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20ea
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W008AB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20dc
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W008AB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20dc
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W008AT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20d2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W008AT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20d2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W008B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20dc
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W008B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20dc
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W008T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20d2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W008T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20d2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W010B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2023
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[M29W010B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2023
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[M29W010B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2023
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[M29W010B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2023
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[M29W017D @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W017D @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M29W040B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20e3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29W040B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20e3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M29W040B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20e3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29W040B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20e3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M29W102BB @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[M29W102BB @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[M29W102BT @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009900
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[M29W102BT @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20009900
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[M29W160BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160EB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160EB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160EB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160ET @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160ET @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W160ET @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W200BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W200BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W200BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W200BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W200BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W200BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W200BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W200BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W200BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W200BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W200BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W200BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W320DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W320DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W320DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W320DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ca22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W320DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ca22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W320DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ca22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W320EB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W320EB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W320EB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W320ET @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W320ET @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W320ET @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400DB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400DT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400FB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ef00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400FT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W512B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2027
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[M29W512B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2027
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[M29W512B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2027
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[M29W512B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2027
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[M29W640DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000df22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W640DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000de22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W640DB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000de22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W640DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000de22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W640DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000de22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W640DT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000de22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W640FB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000fd22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W640FB @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000fd22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W640FT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ed22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W640FT @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000ed22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W640Gx @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W640Gx @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W641DH @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W641DH @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W641DL @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W641DL @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W641DU @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W641DU @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000c722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W800AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W800AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W800AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W800AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W800AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W800AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800DB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W800DB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W800DB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W800DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800DT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W800DT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W800DT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M29W800DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800FB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x20005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M29W800FT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2000d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M35080-3]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M35080-3 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M35080-6]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M35080-6 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M35080V6]
protocol_id=0x03
variant=0x11
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M35080V6 @SOIC8]
protocol_id=0x03
variant=0x11
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M35080VP]
protocol_id=0x03
variant=0x11
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M35080VP @SOIC8]
protocol_id=0x03
variant=0x11
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M50FLW040A @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2008
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FLW040A @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2008
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FLW040A @TSOP32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2008
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M50FLW040A @TSOP32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2008
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M50FLW040A @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2008
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FLW040A @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2008
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FLW040B @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2028
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FLW040B @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2028
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FLW040B @TSOP32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2028
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M50FLW040B @TSOP32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2028
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M50FLW040B @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2028
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FLW040B @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2028
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FLW080A @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2080
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FLW080A @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2080
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FLW080A @TSOP32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2080
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M50FLW080A @TSOP32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2080
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M50FLW080A @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2080
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FLW080A @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2080
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FLW080B @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2081
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FLW080B @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2081
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FLW080B @TSOP32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2081
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M50FLW080B @TSOP32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2081
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M50FLW080B @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2081
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FLW080B @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2081
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FW002 @PLCC32]
protocol_id=0x50
variant=0x10
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2029
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FW002 @PLCC32]
protocol_id=0x50
variant=0x10
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2029
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FW016 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FW016 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FW040]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M50FW040]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M50FW040 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FW040 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FW040 @TSOP32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M50FW040 @TSOP32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M50FW040 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FW040 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FW080]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M50FW080]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M50FW080 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FW080 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50FW080 @TSOP32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M50FW080 @TSOP32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M50FW080 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50FW080 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50LPW002 @PLCC32]
protocol_id=0x50
variant=0x10
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2031
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50LPW002 @PLCC32]
protocol_id=0x50
variant=0x10
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2031
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50LPW040 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2026
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50LPW040 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2026
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50LPW040 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2026
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50LPW040 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2026
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50LPW041 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x203c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50LPW041 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x203c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50LPW041 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x203c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50LPW041 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x203c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50LPW080 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50LPW080 @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M50LPW080 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50LPW080 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50LPW116 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2030
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M50LPW116 @TSOP40]
protocol_id=0x50
variant=0x00
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x2030
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[M5M27C102K @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x1002068
package_details=0x28000000
write_unlock=0x3e
fuses=NULL

[M5M27C128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4020
opts2=0x00
opts3=0x1f4
opts4=0x48
package_details=0x1c000000
write_unlock=0x0d
fuses=NULL

[M5M27C202K @DIP40]
protocol_id=0x39
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1c000b00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x1002068
package_details=0x28000000
write_unlock=0x3e
fuses=NULL

[M5M27C202K @SOP40]
protocol_id=0x39
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x1c000b00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x1002068
package_details=0xa8000000
write_unlock=0x3e
fuses=NULL

[M5M27C256K @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x1f4
opts4=0x68
package_details=0x1c000000
write_unlock=0x0d
fuses=NULL

[M5M28F101 @DIP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1cd0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M5M28F101 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1cd0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M5M28F101 @SOIC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1cd0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[M5M28F101 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1cd0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M5M28F101A @DIP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1cd0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[M5M28F101A @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1cd0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[M5M28F101A @SOIC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1cd0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[M5M28F101A @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1cd0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[M5M29FB800 @SOP44]
protocol_id=0x52
variant=0x11
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c1c5e5e
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M5M29FB800 @TSOP48]
protocol_id=0x52
variant=0x11
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c1c5e5e
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M5M29FT800 @SOP44]
protocol_id=0x52
variant=0x11
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c1c5d5d
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[M5M29FT800 @TSOP48]
protocol_id=0x52
variant=0x11
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c1c5d5d
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M5M29GB160 @TSOP48]
protocol_id=0x52
variant=0x01
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c00a100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M5M29GB320 @TSOP48]
protocol_id=0x52
variant=0x01
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c002100
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M5M29GT160 @TSOP48]
protocol_id=0x52
variant=0x01
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c00a000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M5M29GT320 @TSOP48]
protocol_id=0x52
variant=0x01
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c002000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M5M29KB331 @TSOP48]
protocol_id=0x52
variant=0x01
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c003900
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M5M29KT331 @TSOP48]
protocol_id=0x52
variant=0x01
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1c003800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[M8720]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x58
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[M8720 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x58
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[M87C257 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2080
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M87C257 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2080
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[M87C257 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2080
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M87C257 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2080
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[M93C06(x16)]
protocol_id=0x02
variant=0x09
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C06(x16)]
protocol_id=0x02
variant=0x09
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C06(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C06(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C06(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C06(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C06(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C06(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C46(x16) @MSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C46(x8) @MSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46R(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C46R(x16) @MSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46R(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46R(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46R(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C46R(x8) @MSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46R(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46R(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46W(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C46W(x16) @MSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46W(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46W(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46W(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C46W(x8) @MSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46W(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C46W(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C56(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C56(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56R(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C56R(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56R(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56R(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56R(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C56R(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56R(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56R(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56W(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C56W(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56W(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56W(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56W(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C56W(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56W(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C56W(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C66(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C66(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66R(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C66R(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66R(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66R(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66R(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C66R(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66R(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66R(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66W(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C66W(x16) @MSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66W(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66W(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66W(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C66W(x8) @MSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66W(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C66W(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C76(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C76(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76R(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C76R(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76R(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76R(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76R(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C76R(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76R(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76R(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76W(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C76W(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76W(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76W(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76W(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C76W(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76W(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C76W(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C86(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C86(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86R(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C86R(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86R(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86R(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86R(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C86R(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86R(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86R(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86W(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C86W(x16) @MSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86W(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86W(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86W(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93C86W(x8) @MSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86W(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93C86W(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93S46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93S46 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S46 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S46 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S46 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S46R]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93S46R @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S46R @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S46W]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93S46W @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S46W @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S56]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93S56 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S56 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S56R]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93S56R @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S56R @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S56W]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93S56W @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S56W @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S66]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93S66 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S66 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S66R]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93S66R @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S66R @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S66W]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[M93S66W @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M93S66W @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[M95010]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95010 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95010 @TSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95010R]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95010R @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95010R @TSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95010W]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95010W @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95010W @TSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95020]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95020 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95020 @TSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95020R]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95020R @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95020R @TSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95020W]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95020W @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95020W @TSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95040 @TSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95040R]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95040R @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95040R @TSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95040W]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95040W @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95040W @TSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95080 @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95080R]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95080R @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95080R @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95080W]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95080W @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95080W @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95128]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M95128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95128 @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95128R]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M95128R @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95128R @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95128W]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M95128W @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95128W @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95160 @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95160R]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95160R @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95160R @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95160W]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95160W @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95160W @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95256]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M95256 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95256 @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95256R]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M95256R @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95256R @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95256W]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[M95256W @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95256W @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95320]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95320 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95320 @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95320R]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95320R @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95320R @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95320W]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95320W @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95320W @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95512R @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95512R @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95512W @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95512W @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[M95640]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95640 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95640 @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95640R]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95640R @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95640R @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95640W]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[M95640W @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95640W @TSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95M01R @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x2710
opts4=0x404210
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95M01R @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x2710
opts4=0x404210
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95M01W @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x2710
opts4=0x404210
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[M95M01W @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x2710
opts4=0x404210
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MAX24A02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MAX24A02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MAX24A02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MAX24A04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MAX24A04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MAX24A04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MAX24A08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MAX24A08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MAX24A08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MAX24A16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MAX24A16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MAX24A16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MBM27128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4020
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[MBM27128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4020
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[MBM2716 @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x1f4
opts4=0x48
package_details=0x18000000
write_unlock=0x0d
fuses=NULL

[MBM27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[MBM27256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[MBM2732 @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[MBM2732A @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[MBM2764 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[MBM2764 @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[MBM27C1001]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x4e5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[MBM27C1001 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x4e5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MBM27C1001 @SO32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x4e5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xa0000000
write_unlock=0x05
fuses=NULL

[MBM27C1001 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x4e5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[MBM27C1024 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x4006400
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[MBM27C128P @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4020
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[MBM27C128P @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4020
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MBM27C2001]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[MBM27C2001 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MBM27C2001 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[MBM27C2048 @DIP40]
protocol_id=0x39
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[MBM27C256A @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[MBM27C256A @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MBM27C32 @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[MBM27C32A @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[MBM27C4001]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x4f4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[MBM27C4001 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x4f4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MBM27C4001 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x4f4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[MBM27C4096 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x4007500
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[MBM27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[MBM27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MBM27C64 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[MBM27C64 @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MBM28F010]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x48f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MBM28F010 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x48f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MBM28F010 @SOIC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x48f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xa0000000
write_unlock=0x03
fuses=NULL

[MBM28F010 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x48f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MBM29DL161BD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL161BD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL161BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL161BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL161TD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL161TD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL161TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL161TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL162BD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL162BD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL162BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL162BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL162TD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL162TD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL162TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL162TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002d22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL163BD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL163BD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL163BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL163BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL163TD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL163TD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL163TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL163TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL164BD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL164BD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL164BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL164BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL164TD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL164TD @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL164TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL164TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL321BD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL321BD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL321BE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL321BE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL321TD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL321TD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL321TE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL321TE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL322BD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL322BD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL322BE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL322BE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL322TD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL322TD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL322TE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL322TE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL323BD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL323BD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL323BE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL323BE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL323BF @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL323BF @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL323TD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL323TD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL323TE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL323TE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL323TF @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL323TF @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL324BD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL324BD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL324BE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL324BE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL324TD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL324TD @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL324TE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL324TE @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL32BF @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL32BF @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL32TF @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL32TF @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL34BF @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL34BF @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL34TF @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL34TF @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL400BC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL400BC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL400BC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL400BC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL400TC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL400TC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL400TC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL400TC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4000c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL640D @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL640D @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL640E @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL640E @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL800BA @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL800BA @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL800BA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL800BA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL800BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL800BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL800TA @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL800TA @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29DL800TA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29DL800TA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004a22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F002B]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x434
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[MBM29F002B]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x434
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[MBM29F002B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x434
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29F002B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x434
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29F002B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x434
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29F002B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x434
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29F002SB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x434
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29F002SB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x434
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29F002ST @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29F002ST @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29F002T]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[MBM29F002T]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[MBM29F002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29F002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29F002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29F002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29F033C @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4d4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29F033C @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4d4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29F040]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[MBM29F040]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[MBM29F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[MBM29F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[MBM29F040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[MBM29F040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[MBM29F040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[MBM29F040A @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[MBM29F040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[MBM29F040A @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[MBM29F040C @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[MBM29F040C @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[MBM29F040C @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[MBM29F040C @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[MBM29F160BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F160BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F160TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d222
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F160TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d222
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F200AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F200AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F200AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F200AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F200AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F200AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F200AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F200AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F200B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F200B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F200B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F200B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F200BC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F200BC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F200BC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F200BC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F200T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F200T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F200T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F200T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F200TC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F200TC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F200TC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F200TC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F400AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F400AB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F400AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F400AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F400AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F400AT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F400AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F400AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F400BC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F400BC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F400BC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F400BC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F400TC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F400TC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F400TC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F400TC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F800BA @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F800BA @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F800BA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F800BA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F800BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F800BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F800TA @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F800TA @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29F800TA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29F800TA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV001B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x46d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29LV001B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x46d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29LV001B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x46d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29LV001B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x46d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29LV001BB @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x46d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29LV001BB @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x46d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29LV001BB @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x46d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29LV001BB @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x46d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29LV001BC @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x46d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29LV001BC @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x46d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29LV001BC @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x46d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29LV001BC @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x46d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29LV001BT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29LV001BT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29LV001BT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29LV001BT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29LV001T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29LV001T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29LV001T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29LV001T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29LV001TC @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29LV001TC @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MBM29LV001TC @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29LV001TC @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4ed
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MBM29LV002B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4c2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV002B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4c2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV002BC @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4c2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV002BC @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4c2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV002T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x440
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV002T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x440
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV002TC @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x440
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV002TC @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x440
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV004B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV004B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV004BB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV004BB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV004BC @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV004BC @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV004BT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV004BT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV004T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV004T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV004TC @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV004TC @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV008B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x437
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV008B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x437
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV008BA @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x437
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV008BA @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x437
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV008BB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x437
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV008BB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x437
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV008BT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x43e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV008BT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x43e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV008T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x43e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV008T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x43e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV008TA @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x43e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV008TA @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x43e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV016B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x44c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV016B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x44c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV016T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4c7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV016T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4c7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV017 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV017 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV017B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV017B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV017E @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV017E @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MBM29LV160B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV160B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV160BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV160BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV160BM @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV160BM @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV160T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV160T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV160TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV160TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV160TM @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV160TM @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV200B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV200B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV200B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV200B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV200BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV200BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV200BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV200BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV200BC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV200BC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV200BC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV200BC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400bf22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV200BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV200BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV200BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV200BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV200T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV200T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV200T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV200T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV200TC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV200TC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV200TC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV200TC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV320B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV320B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV320T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV320T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV400BC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV400BC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV400BC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV400BC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV400TC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV400TC @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV400TC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV400TC @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV650UE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV650UE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV651UE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV651UE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400d722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800BA @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800BA @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800BA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800BA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800BE @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800BE @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800BE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800TA @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800TA @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800TA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800TA @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800TE @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800TE @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MBM29LV800TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MBM29LV800TE @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x400da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MC24LC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MC24LC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MC24LC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MC24LC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MC24LC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MC24LC04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MC24LC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MC24LC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MC24LC08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MC24LC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MC24LC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MC24LC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MM24C01-3]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MM24C01-3 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MM24C02-3]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MM24C02-3 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MM24C04-3]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MM24C04-3 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MM24C08-2/3]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MM24C08-2/3 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MM24C16-2/3]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MM24C16-2/3 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MM24C32-2/3]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MM24C32-2/3 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MM24C64-2/3]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MM24C64-2/3 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MM93C46-3G @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[MM93C46-3GR @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[MM93C46-3P]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[MM93C56-3G @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[MM93C56-3GR @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[MM93C56-3P]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[MM93C66-3G @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[MM93C66-3GR @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[MM93C66-3P]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[MS25X10 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MS25X10 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MS25X10 @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MS25X16 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MS25X16 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MS25X16 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MS25X20 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MS25X20 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MS25X20 @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MS25X32 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400030
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MS25X32 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MS25X32 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x400030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MS25X40 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MS25X40 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MS25X40 @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MS25X512 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MS25X512 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MS25X512 @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MS25X80 @DIP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MS25X80 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MS25X80 @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MSM27C201 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[MSM27C201 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MSM27C201 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MSM27C401 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[MSM27C401 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MSM27C401 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MSM27C512]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[MSM27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MSM27C512 @SOP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x9c000000
write_unlock=0x05
fuses=NULL

[MT28F002B1 @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F002B3-B @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8975
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F002B3-T @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8974
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F002B5-B @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8975
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F002B5-T @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8974
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F004B3-B @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8979
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F004B3-T @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8978
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F004B5-B @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8979
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F004B5-T @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8978
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F008B3-B @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F008B3-T @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F008B5-B @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F008B5-T @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F016S3 @TSOP40]
protocol_id=0x53
variant=0x20
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89aa
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F016S5 @TSOP40]
protocol_id=0x53
variant=0x20
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89aa
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MT28F200B3-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x802
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MT28F200B3-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MT28F200B3-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x802
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MT28F200B3-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MT28F200B5-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MT28F200B5-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MT28F200B5-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MT28F200B5-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MT28F400B3-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x842
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MT28F400B3-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MT28F400B3-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x842
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MT28F400B3-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MT28F400B5-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x840
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MT28F400B5-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MT28F400B5-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x840
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MT28F400B5-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MT28F800B3-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x942
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MT28F800B3-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MT28F800B3-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x942
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MT28F800B3-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MT28F800B5-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x940
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MT28F800B5-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MT28F800B5-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x940
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MT28F800B5-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x40
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MTV24C016]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MTV24C016 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MTV24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MTV24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MTV24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MTV24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MTV24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MTV24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MTV24LC016]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MTV24LC016 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MTV24LC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MTV24LC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MTV24LC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MTV24LC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MTV24LC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[MTV24LC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[MX25L1005]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L1005 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1005 @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1005A]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L1005A @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1005A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1005C @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1005C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1006E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1006E @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1021E]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0xc22211
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L1021E @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0xc22211
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1021E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0xc22211
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1025C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1026E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L12805D @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L12805D @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L12805D @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L12835E @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L12835E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L12836E @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L12836E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L12836E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L12845E @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L12845E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L12865E @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L12865E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L12865E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1605 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L1605 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1605A @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L1605A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1605D @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L1605D @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1606E]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L1606E @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L1606E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1606E @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1606E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1633E @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22415
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L1633E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22415
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1633E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22415
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1635D @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22415
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L1635D @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22415
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1635D @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22415
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1635D @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22415
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1635E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22515
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1636D @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22415
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L1636D @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22415
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1636D @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22415
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L1636E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22515
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L2005]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L2005 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L2005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L2005C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L2005C @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L2006E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L2006E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L2026C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L2026E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L2026E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L3205 @SOP16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L3205 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L3205A @SOP16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L3205A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L3205D @SOP16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L3205D @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L3206E]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L3206E @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L3206E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L3206E @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L3206E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L3225D @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25e16
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L3235D @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25e16
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L3235D @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25e16
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L3235D @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25e16
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L3236D @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25e16
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L3236D @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25e16
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L3236D @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25e16
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L3237D @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25e16
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L3237D @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25e16
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L4005]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L4005 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L4005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L4005 @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L4005A]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L4005A @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L4005A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L4005A @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L4005C]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L4005C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L4005C @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L4005C @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L4006E]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L4006E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L4006E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L4026E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L512]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L512 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L512 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L5121E]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0xc22210
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L5121E @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0xc22210
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L5121E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0xc22210
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L512A]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L512A @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L512A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L512C]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L512C @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L512C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L6405]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x400
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L6405 @16PIN]
protocol_id=0x03
variant=0x2a
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x400
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L6405D]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x400
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L6405D @16PIN]
protocol_id=0x03
variant=0x2a
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x400
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L6406E @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L6406E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L6406E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L6436E @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L6436E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L6436E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L6445E @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L6445E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L6445E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L6465E @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[MX25L6465E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L6465E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L8005]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L8005 @SON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L8005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L8005 @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L8006E]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25L8006E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L8006E @USON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L8006E @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L8035E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25L8036E @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25V4005]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25V4005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25V4005 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25V512]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25V512 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25V512 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25V8005]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[MX25V8005 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX25V8005 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[MX26C1000]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2d2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[MX26C1000 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2d2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX26C1000 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2d2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[MX26C2000]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2c3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[MX26C2000 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2c3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX26C2000 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2c3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[MX26C4000]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2c0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[MX26C4000 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2c0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX26C4000 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2c0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[MX26LV004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX26LV004B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX26LV004T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX26LV004T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX26LV008B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc237
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX26LV008T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc23e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX26LV040]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc24f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[MX26LV040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc24f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[MX26LV040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc24f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[MX26LV160B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX26LV160T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX26LV400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX26LV400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX26LV800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX26LV800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX27C1000 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc20e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[MX27C1000 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc20e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX27C1000 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc20e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[MX27C1000A @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2ca
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x0a
opts4=0x68
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX27C1000A @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2ca
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x0a
opts4=0x68
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX27C1000A @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2ca
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x0a
opts4=0x68
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX27C1024 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2001501
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x1002068
package_details=0x28000000
write_unlock=0x01
fuses=NULL

[MX27C2000 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc220
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[MX27C2000 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc220
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX27C2000 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc220
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[MX27C2000A @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2c3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x0a
opts4=0x68
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX27C2000A @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2c3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x0a
opts4=0x68
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX27C2000A @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2c3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x0a
opts4=0x68
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX27C2048 @DIP40]
protocol_id=0x39
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2002201
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x1002068
package_details=0x28000000
write_unlock=0x01
fuses=NULL

[MX27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc210
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[MX27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc210
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX27C4000 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc240
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[MX27C4000 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc240
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX27C4000 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc240
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[MX27C4000A @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2c0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x0a
opts4=0x68
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX27C4000A @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2c0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x0a
opts4=0x68
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX27C4000A @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2c0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x0a
opts4=0x68
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX27C4096 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2005101
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x1002068
package_details=0x28000000
write_unlock=0x01
fuses=NULL

[MX27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc291
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[MX27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc291
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX27C8000 @DIP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc280
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[MX27C8000 @PLCC32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc280
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MX27C8000 @TSOP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc280
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MX27C8000A @DIP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc202
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[MX27C8000A @PLCC32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc202
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[MX27C8000A @TSOP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc202
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x68
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[MX27L1000 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc20e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[MX27L1000 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc20e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX27L1000 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc20e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[MX27L2000 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc220
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[MX27L2000 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc220
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX27L2000 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc220
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[MX27L256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc210
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[MX27L256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc210
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX27L4000 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc240
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[MX27L4000 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc240
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX27L4000 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc240
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[MX27L4096 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc2005101
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x32
opts4=0x1002068
package_details=0x28000000
write_unlock=0x01
fuses=NULL

[MX27L512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc291
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[MX27L512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xc291
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[MX28F1000P]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc21a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0x20000000
write_unlock=0x74
fuses=NULL

[MX28F1000P @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc21a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0xff000000
write_unlock=0x74
fuses=NULL

[MX28F1000P @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc21a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0x00000005
write_unlock=0x74
fuses=NULL

[MX28F160C3B @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c388
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX28F160C3T @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c288
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX28F2000P]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0x20000000
write_unlock=0x74
fuses=NULL

[MX28F2000P @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0xff000000
write_unlock=0x74
fuses=NULL

[MX28F2000P @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc22a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0x00000005
write_unlock=0x74
fuses=NULL

[MX28F2000T]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc23c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x78
package_details=0x20000000
write_unlock=0x74
fuses=NULL

[MX28F2100B @TSOP48]
protocol_id=0x52
variant=0x44
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2002b00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX28F640C3B @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200cd88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX28F640C3T @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200cc88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F001B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc219
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F001B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc219
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F001B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc219
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F001T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc218
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F001T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc218
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F001T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc218
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F002B @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc234
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F002B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc234
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F002B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc234
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F002NB @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc234
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F002NB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc234
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F002NB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc234
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F002NT @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F002NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F002NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F002T @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F002T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F002T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F004B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc246
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc246
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F004B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc246
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F004T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc245
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F004T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc245
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F004T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc245
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F022B @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc237
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F022B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc237
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F022B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc237
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F022NB @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc237
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F022NB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc237
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F022NB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc237
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F022NT @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc236
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F022NT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc236
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F022NT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc236
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F022T @DIP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc236
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x38
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F022T @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc236
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x38
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F022T @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc236
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x38
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F040 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F040C @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29F040C @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29F040C @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29F080 @TSOP40]
protocol_id=0x53
variant=0x68
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2d5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29F100B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200df22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F100B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200df22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F100T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200d922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F100T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200d922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F200B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F200B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F200CB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F200CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F200CT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F200CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F200T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F200T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005122
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F400CB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F400CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ab22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F400CT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F400CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2002322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F800CB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F800CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F800CT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F800CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29F800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29F800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200d622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV002CB @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29LV002CB @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29LV002CT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc259
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29LV002CT @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc259
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29LV002NCB @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29LV002NCB @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc25a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29LV002NCT @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc259
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[MX29LV002NCT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc259
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29LV004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29LV004B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29LV004B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29LV004CB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29LV004CT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29LV004T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29LV004T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x09
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29LV004T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2b5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29LV008B @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc237
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29LV008BB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc237
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29LV008BT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc23e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29LV008CB @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc237
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29LV008CT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc23e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29LV008T @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc23e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29LV017AT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29LV017BT @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[MX29LV040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc24f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29LV040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc24f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29LV040C @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc24f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[MX29LV040C @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc24f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[MX29LV160AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV160AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV160B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV160BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV160BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV160CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV160CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV160DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV160DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV160EB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV160ET @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV160T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320AB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320AT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320DB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320DT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320EB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a822
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320ET @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320MB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320MT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV320T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200a722
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV400B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29LV400B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV400BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29LV400BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV400BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29LV400BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV400CB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29LV400CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV400CT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29LV400CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV400T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29LV400T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV640BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV640BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV640EB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200cb22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV640ET @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200c922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV640MB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV640MT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV800B @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29LV800B @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV800BB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29LV800BB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV800BT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29LV800BT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV800CB @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29LV800CB @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc2005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV800CT @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29LV800CT @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[MX29LV800T @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[MX29LV800T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xc200da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[N25S10]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[N25S10 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[N25S10 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[N25S16]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[N25S16 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[N25S16 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[N25S20]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[N25S20 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[N25S20 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[N25S32]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[N25S32 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[N25S32 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[N25S40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[N25S40 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[N25S40 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[N25S80]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[N25S80 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[N25S80 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xd53014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[N28F001BX-B @PLCC32]
protocol_id=0x40
variant=0x11
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8995
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[N28F001BX-T @PLCC32]
protocol_id=0x40
variant=0x10
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8994
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[N28F010 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[N28F020 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89bd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[N28F256A @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[N28F512 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[N82802AB @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89ad
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[N82802AC @PLCC32]
protocol_id=0x50
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89ac
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[NM24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C02L]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C02L]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C02L @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C02L @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C02L @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C02L @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C03]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C03]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C03 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C03 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C03 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C03 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C05]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C05]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C05 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C05 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C05 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C05 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C09]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C09]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C09 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C09 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C09 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C09 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C17]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C17]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C17 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C17 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C17 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C17 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C65]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C65]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[NM24C65 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C65 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C65 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM24C65 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[NM27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27C020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27C020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27C020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27C040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27C040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27C040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27C128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27C128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27C128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C210 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f00d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[NM27C210 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f00d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[NM27C240 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f00ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[NM27C240 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f00ee00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[NM27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C64Q @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8fc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27C64Q @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8fc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27C64Q @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8fc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27C64Q @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8fc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LC010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27LC010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27LC010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LC010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LC010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27LC010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27LC256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27LC256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27LC256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LC256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LC512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27LC512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27LC512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LC512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LC64 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8fc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27LC64 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8fc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27LC64 @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8fc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LC64 @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8fc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LV010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27LV010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27LV010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LV010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LV010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27LV010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27LV020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27LV020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27LV020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LV020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LV020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27LV020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27LV040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27LV040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27LV040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LV040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LV040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27LV040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27LV210 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f00d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[NM27LV210 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f00d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[NM27LV512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27LV512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27LV512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27LV512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27P010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27P010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27P010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27P010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27P010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27P010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27P020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27P020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27P020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27P020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27P020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27P020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27P040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27P040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NM27P040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27P040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27P040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27P040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NM27P210 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f00d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[NM27P210 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f00d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[NM27P512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27P512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NM27P512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM27P512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NM93C06(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C06(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C46 @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C46 @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C46A(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C46A(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C46A(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C46A(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C46A(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C46A(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C46A(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C46A(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C46A(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C46A(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C46A(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C46A(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C56 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C56 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C56 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C56 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C56A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C56A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C56A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C56A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C56A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C56A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C56A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C56A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C56A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C56A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C56A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C56A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C66 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C66 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C66 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C66 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C66A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C66A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C66A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C66A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C66A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C66A(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C66A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C66A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C66A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C66A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C66A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C66A(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C76]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C76]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C76 @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C76 @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C76 @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C76 @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C76A(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C76A(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C76A(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C76A(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C76A(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C76A(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C76A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C76A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C76A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C76A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C76A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C76A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C86]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C86]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C86 @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C86 @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C86 @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C86 @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C86A(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C86A(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C86A(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C86A(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C86A(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C86A(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C86A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C86A(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93C86A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C86A(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C86A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93C86A(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS06]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93CS06]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93CS06 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS06 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS06 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS06 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93CS46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93CS46 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS46 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS46 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS46 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS56]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93CS56]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93CS56 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS56 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS56 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS56 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS66]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93CS66]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NM93CS66 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS66 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS66 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NM93CS66 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC2732 @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x1f4
opts4=0x48
package_details=0x18000000
write_unlock=0x0d
fuses=NULL

[NMC2732 @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x1f4
opts4=0x48
package_details=0x18000000
write_unlock=0x0d
fuses=NULL

[NMC27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NMC27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[NMC27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NMC27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[NMC27C1024 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f00d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[NMC27C1024 @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f00d600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[NMC27C128B @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C128B @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C128B @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C128B @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C128C @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C128C @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C128C @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C128C @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f83
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C16 @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[NMC27C16 @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[NMC27C16B @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[NMC27C16B @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[NMC27C16Q @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[NMC27C16Q @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[NMC27C256B @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C256B @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C256B @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C256B @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C256Q @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C256Q @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C256Q @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C256Q @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C32B @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[NMC27C32B @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x48
package_details=0x18000000
write_unlock=0x3e
fuses=NULL

[NMC27C512A @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C512A @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C512A @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C512A @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C512Q @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C512Q @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C512Q @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C512Q @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C64Q @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8fc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C64Q @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8fc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC27C64Q @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8fc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC27C64Q @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8fc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC87C257Q @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC87C257Q @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC87C257Q @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC87C257Q @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC87C257V @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC87C257V @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[NMC87C257V @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC87C257V @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8f04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[NMC93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93C46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C46 @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C46 @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C46A]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93C46A]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93C46A @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C46A @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C46A @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C46A @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93C56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93C56 @SOIC14]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x8e000000
write_unlock=0x03
fuses=NULL

[NMC93C56 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C56 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C56 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C56 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93C66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93C66 @SOIC14]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x8e000000
write_unlock=0x03
fuses=NULL

[NMC93C66 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C66 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C66 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C66 @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93C86A]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93C86A @SOIC14]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x8e000000
write_unlock=0x03
fuses=NULL

[NMC93C86A @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS06]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93CS06]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93CS06 @SOIC14]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x8e000000
write_unlock=0x03
fuses=NULL

[NMC93CS06 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS06 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS06 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS06 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93CS46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93CS46 @SOIC14]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x8e000000
write_unlock=0x03
fuses=NULL

[NMC93CS46 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS46 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS46 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS46 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS56]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93CS56]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93CS56 @SOIC14]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x8e000000
write_unlock=0x03
fuses=NULL

[NMC93CS56 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS56 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS56 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS56 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS66]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93CS66]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[NMC93CS66 @SOIC14]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x8e000000
write_unlock=0x03
fuses=NULL

[NMC93CS66 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS66 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS66 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NMC93CS66 @TSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[NX25P10 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[NX25P10 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[NX25P16 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[NX25P16 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[NX25P16 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[NX25P20 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[NX25P20 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[NX25P32 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[NX25P32 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[NX25P32 @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[NX25P40 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[NX25P40 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[NX25P80 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[NX25P80 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[NX29F010 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[NX29F010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[NX29F010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[P27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8804
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[P27256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x8804
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[P28F001BX-B @DIP32]
protocol_id=0x40
variant=0x11
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8995
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[P28F001BX-T @DIP32]
protocol_id=0x40
variant=0x10
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8994
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[P28F010 @DIP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[P28F020 @DIP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89bd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[P28F256A @DIP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[P28F512 @DIP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[P439LV010 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[P439LV010 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7fa8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[P439LV040 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f29
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[P439LV040 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f29
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[P439LV080 @TSOP40]
protocol_id=0x53
variant=0x08
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[P439LV800 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x7f002000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[P87C51FA]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15b1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51FA]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15b1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51FA @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15b1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51FA @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15b1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51FB]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15b2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51FB]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15b2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51FB @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15b2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51FB @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15b2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51FC]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15b3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51FC]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15b3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51FC @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15b3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51FC @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15b3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51RA]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15ca
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51RA]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15ca
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51RA @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15ca
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51RA @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15ca
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51RB]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15cb
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51RB]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15cb
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51RB @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15cb
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51RB @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15cb
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51RC]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15cc
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51RC]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15cc
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51RC @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15cc
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51RC @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15cc
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51RD]
protocol_id=0x85
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15cd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51RD]
protocol_id=0x85
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15cd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51RD @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15cd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51RD @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x15cd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51U]
protocol_id=0x85
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51U]
protocol_id=0x85
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C51U @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C51U @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C52U]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C52U]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C52U @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C52U @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C54U]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C54U]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C54U @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C54U @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C58U]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C58U]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[P87C58U @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[P87C58U @PLCC44]
protocol_id=0x85
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x40
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x1e00
opts2=0x00
opts3=0x64
opts4=0x60c68
package_details=0xfd000000
write_unlock=0x05
fuses=NULL

[PA28F200B5B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[PA28F200B5T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[PA28F200BVB @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[PA28F200BVT @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[PA28F400B5B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[PA28F400B5T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[PA28F400BVB @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[PA28F400BVT @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[PA28F800B5B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[PA28F800B5T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[PCA24S08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x20
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x10
opts3=0x4e20
opts4=0x880
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[PCA24S08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x20
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x10
opts3=0x4e20
opts4=0x880
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[PCF8582C]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x08
opts3=0x186a0
opts4=0x80
package_details=0x08000000
write_unlock=0x1ff
fuses=NULL

[PCF8582C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x08
opts3=0x186a0
opts4=0x80
package_details=0x88000000
write_unlock=0x1ff
fuses=NULL

[PCF8594C]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x08
opts3=0x186a0
opts4=0x80
package_details=0x08000000
write_unlock=0x1ff
fuses=NULL

[PCF8594C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x08
opts3=0x186a0
opts4=0x80
package_details=0x88000000
write_unlock=0x1ff
fuses=NULL

[PCF8598C]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x08
opts3=0x186a0
opts4=0x80
package_details=0x08000000
write_unlock=0x1ff
fuses=NULL

[PCF8598C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x08
opts3=0x186a0
opts4=0x80
package_details=0x88000000
write_unlock=0x1ff
fuses=NULL

[PCT25LF020A @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[PCT25VF010A @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf49
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[PCT25VF016B @SOIC8]
protocol_id=0x03
variant=0x32
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf2541
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[PCT25VF020A @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[PCT25VF032B @SOIC8]
protocol_id=0x03
variant=0x32
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf254a
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[PCT25VF040A @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf44
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[PCT25VF040B @SOIC8]
protocol_id=0x03
variant=0x32
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf258d
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[PCT25VF080B @SOIC8]
protocol_id=0x03
variant=0x32
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf258e
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[PCT25VF512A @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf48
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[PIC16C54]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x1002300
package_details=0x12000000
write_unlock=0x01
fuses=NULL

[PIC16C54 @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x1002300
package_details=0x92000000
write_unlock=0x01
fuses=NULL

[PIC16C54A]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x13
opts4=0x1002300
package_details=0x12000000
write_unlock=0x02
fuses=NULL

[PIC16C54A @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x13
opts4=0x1002300
package_details=0x92000000
write_unlock=0x02
fuses=NULL

[PIC16C54B]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x1002300
package_details=0x12000000
write_unlock=0x01
fuses=NULL

[PIC16C54B @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x1002300
package_details=0x92000000
write_unlock=0x01
fuses=NULL

[PIC16C54C]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x15
opts4=0x1002300
package_details=0x12000000
write_unlock=0x03
fuses=NULL

[PIC16C54C @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x15
opts4=0x1002300
package_details=0x92000000
write_unlock=0x03
fuses=NULL

[PIC16C55]
protocol_id=0x67
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x19
opts4=0x1002300
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[PIC16C55 @SOIC28]
protocol_id=0x67
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x19
opts4=0x1002300
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[PIC16C55A]
protocol_id=0x67
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1a
opts4=0x1002300
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[PIC16C55A @SOIC28]
protocol_id=0x67
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1a
opts4=0x1002300
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[PIC16C56]
protocol_id=0x67
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1b
opts4=0x1002300
package_details=0x12000000
write_unlock=0x01
fuses=NULL

[PIC16C56 @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1b
opts4=0x1002300
package_details=0x92000000
write_unlock=0x01
fuses=NULL

[PIC16C56A]
protocol_id=0x67
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1c
opts4=0x1002300
package_details=0x12000000
write_unlock=0x96
fuses=NULL

[PIC16C56A @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1c
opts4=0x1002300
package_details=0x92000000
write_unlock=0x96
fuses=NULL

[PIC16C57]
protocol_id=0x67
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x1002300
package_details=0x1c000000
write_unlock=0x74
fuses=NULL

[PIC16C57 @SOIC28]
protocol_id=0x67
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x1002300
package_details=0x9c000000
write_unlock=0x74
fuses=NULL

[PIC16C57C]
protocol_id=0x67
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1f
opts4=0x1002300
package_details=0x1c000000
write_unlock=0x75
fuses=NULL

[PIC16C57C @SOIC28]
protocol_id=0x67
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1f
opts4=0x1002300
package_details=0x9c000000
write_unlock=0x75
fuses=NULL

[PIC16C58A]
protocol_id=0x67
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x22
opts4=0x1002300
package_details=0x12000000
write_unlock=0x01
fuses=NULL

[PIC16C58A @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x22
opts4=0x1002300
package_details=0x92000000
write_unlock=0x01
fuses=NULL

[PIC16C58B]
protocol_id=0x67
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x23
opts4=0x1002300
package_details=0x12000000
write_unlock=0x01
fuses=NULL

[PIC16C58B @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x23
opts4=0x1002300
package_details=0x92000000
write_unlock=0x01
fuses=NULL

[PIC16CR54A]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x16
opts4=0x1002300
package_details=0x12000000
write_unlock=0x03
fuses=NULL

[PIC16CR54A @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x16
opts4=0x1002300
package_details=0x92000000
write_unlock=0x03
fuses=NULL

[PIC16CR54B]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x17
opts4=0x1002300
package_details=0x12000000
write_unlock=0x01
fuses=NULL

[PIC16CR54B @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x17
opts4=0x1002300
package_details=0x92000000
write_unlock=0x01
fuses=NULL

[PIC16CR54C]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x18
opts4=0x1002300
package_details=0x12000000
write_unlock=0xa4
fuses=NULL

[PIC16CR54C @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x18
opts4=0x1002300
package_details=0x92000000
write_unlock=0xa4
fuses=NULL

[PIC16CR56A]
protocol_id=0x67
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1d
opts4=0x1002300
package_details=0x12000000
write_unlock=0x6d
fuses=NULL

[PIC16CR56A @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1d
opts4=0x1002300
package_details=0x92000000
write_unlock=0x6d
fuses=NULL

[PIC16CR57B]
protocol_id=0x67
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x20
opts4=0x1002300
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[PIC16CR57B @SOIC28]
protocol_id=0x67
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x20
opts4=0x1002300
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[PIC16CR57C]
protocol_id=0x67
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x21
opts4=0x1002300
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[PIC16CR57C @SOIC28]
protocol_id=0x67
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x21
opts4=0x1002300
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[PIC16CR58A]
protocol_id=0x67
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x24
opts4=0x1002300
package_details=0x12000000
write_unlock=0x01
fuses=NULL

[PIC16CR58A @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x24
opts4=0x1002300
package_details=0x92000000
write_unlock=0x01
fuses=NULL

[PIC16CR58B]
protocol_id=0x67
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x25
opts4=0x1002300
package_details=0x12000000
write_unlock=0x01
fuses=NULL

[PIC16CR58B @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x25
opts4=0x1002300
package_details=0x92000000
write_unlock=0x01
fuses=NULL

[PIC16LC54]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x1002300
package_details=0x12000000
write_unlock=0x01
fuses=NULL

[PIC16LC54 @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x1002300
package_details=0x92000000
write_unlock=0x01
fuses=NULL

[PIC16LC54A]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x13
opts4=0x1002300
package_details=0x12000000
write_unlock=0x02
fuses=NULL

[PIC16LC54A @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x13
opts4=0x1002300
package_details=0x92000000
write_unlock=0x02
fuses=NULL

[PIC16LC54C]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x15
opts4=0x1002300
package_details=0x12000000
write_unlock=0x03
fuses=NULL

[PIC16LC54C @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x15
opts4=0x1002300
package_details=0x92000000
write_unlock=0x03
fuses=NULL

[PIC16LC55]
protocol_id=0x67
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x19
opts4=0x1002300
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[PIC16LC55 @SOIC28]
protocol_id=0x67
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x19
opts4=0x1002300
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[PIC16LC56A]
protocol_id=0x67
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1c
opts4=0x1002300
package_details=0x12000000
write_unlock=0x96
fuses=NULL

[PIC16LC56A @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x1c
opts4=0x1002300
package_details=0x92000000
write_unlock=0x96
fuses=NULL

[PIC16LC58A]
protocol_id=0x67
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x22
opts4=0x1002300
package_details=0x12000000
write_unlock=0x01
fuses=NULL

[PIC16LC58A @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x22
opts4=0x1002300
package_details=0x92000000
write_unlock=0x01
fuses=NULL

[PIC16LC58B]
protocol_id=0x67
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x23
opts4=0x1002300
package_details=0x12000000
write_unlock=0x01
fuses=NULL

[PIC16LC58B @SOIC18]
protocol_id=0x67
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x23
opts4=0x1002300
package_details=0x92000000
write_unlock=0x01
fuses=NULL

[PIC18F2221]
protocol_id=0x64
variant=0x01
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe4
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x01
opts4=0x100330
package_details=0x1c000200
write_unlock=0x02
fuses=NULL

[PIC18F2221 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe4
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x01
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18F2221 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe4
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x01
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18F2321]
protocol_id=0x64
variant=0x01
code_memory_size=0x2000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe6
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x100330
package_details=0x1c000200
write_unlock=0x02
fuses=NULL

[PIC18F2321 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x2000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe6
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18F2321 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x2000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe6
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18F2410]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x7d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x100330
package_details=0x1c000200
write_unlock=0x03
fuses=NULL

[PIC18F2410 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x7d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18F2410 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x7d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18F242]
protocol_id=0x64
variant=0x11
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x138
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2f
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F242 @SOIC28]
protocol_id=0x64
variant=0x11
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x138
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2f
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2420]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x99
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x100330
package_details=0x1c000200
write_unlock=0x02
fuses=NULL

[PIC18F2420 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x99
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18F2420 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x99
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18F2423]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x05
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x11
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F2423 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x05
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x11
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2423 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x05
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x11
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2450]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x10
chip_id=0x33
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x15
opts4=0x100330
package_details=0x1c000200
write_unlock=0x03
fuses=NULL

[PIC18F2450 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x10
chip_id=0x33
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x15
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18F2450 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x10
chip_id=0x33
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x15
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18F2455]
protocol_id=0x64
variant=0x01
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x102
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x27
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F2455 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x102
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x27
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2455 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x102
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x27
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2458]
protocol_id=0x64
variant=0x01
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x83
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x17
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F2458 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x83
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x17
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2458 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x83
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x17
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F248]
protocol_id=0x64
variant=0x11
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x146
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x30
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F248 @SOIC28]
protocol_id=0x64
variant=0x11
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x146
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x30
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2480]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x103
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x28
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F2480 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x103
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x28
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2480 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x103
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x28
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F24J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x13c
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2d
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F24J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x5d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x31
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F24J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x112
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x37
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F2510]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x23
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x100330
package_details=0x1c000200
write_unlock=0x03
fuses=NULL

[PIC18F2510 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x23
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18F2510 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x23
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18F2515]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x91
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x100330
package_details=0x1c000200
write_unlock=0x03
fuses=NULL

[PIC18F2515 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x91
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18F2515 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x91
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18F252]
protocol_id=0x64
variant=0x11
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x5d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x31
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F252 @SOIC28]
protocol_id=0x64
variant=0x11
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x5d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x31
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2520]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x8c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x100330
package_details=0x1c000200
write_unlock=0x02
fuses=NULL

[PIC18F2520 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x8c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18F2520 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x8c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18F2523]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x30
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F2523 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x30
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2523 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x30
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2525]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1b
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F2525 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1b
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2525 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1b
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2550]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x104
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x29
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F2550 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x104
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x29
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2550 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x104
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x29
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2553]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x18
opts4=0x100330
package_details=0x1c000200
write_unlock=0xa4
fuses=NULL

[PIC18F2553 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x18
opts4=0x100330
package_details=0x9c000200
write_unlock=0xa4
fuses=NULL

[PIC18F2553 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x18
opts4=0x100330
package_details=0x9c000200
write_unlock=0xa4
fuses=NULL

[PIC18F258]
protocol_id=0x64
variant=0x11
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x5f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F258 @SOIC28]
protocol_id=0x64
variant=0x11
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x5f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2580]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x72
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x2a
opts4=0x100330
package_details=0x1c000200
write_unlock=0xe0
fuses=NULL

[PIC18F2580 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x72
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x2a
opts4=0x100330
package_details=0x9c000200
write_unlock=0xe0
fuses=NULL

[PIC18F2580 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x72
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x2a
opts4=0x100330
package_details=0x9c000200
write_unlock=0xe0
fuses=NULL

[PIC18F2585]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4b
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1f
opts4=0x100330
package_details=0x1c000200
write_unlock=0x75
fuses=NULL

[PIC18F2585 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4b
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1f
opts4=0x100330
package_details=0x9c000200
write_unlock=0x75
fuses=NULL

[PIC18F2585 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4b
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1f
opts4=0x100330
package_details=0x9c000200
write_unlock=0x75
fuses=NULL

[PIC18F25J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x13a
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2e
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F25J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x5f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F25J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x113
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x38
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F2610]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x85
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x100330
package_details=0x1c000200
write_unlock=0x03
fuses=NULL

[PIC18F2610 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x85
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18F2610 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x85
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18F2620]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x68
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1c
opts4=0x100330
package_details=0x1c000200
write_unlock=0x96
fuses=NULL

[PIC18F2620 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x68
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1c
opts4=0x100330
package_details=0x9c000200
write_unlock=0x96
fuses=NULL

[PIC18F2620 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x68
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1c
opts4=0x100330
package_details=0x9c000200
write_unlock=0x96
fuses=NULL

[PIC18F2680]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x49
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x20
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F2680 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x49
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x20
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2680 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x49
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x20
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2682]
protocol_id=0x64
variant=0x01
code_memory_size=0x14000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x23
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F2682 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x14000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x23
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2682 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x14000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x23
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2685]
protocol_id=0x64
variant=0x01
code_memory_size=0x18000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4e
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x24
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18F2685 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x18000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4e
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x24
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F2685 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x18000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4e
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x24
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18F26J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x7d
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x33
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F26J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x10c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x39
opts4=0x200230
package_details=0x00000200
write_unlock=0xcf
fuses=NULL

[PIC18F4221]
protocol_id=0x64
variant=0x02
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe0
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x03
opts4=0x100330
package_details=0x28000200
write_unlock=0x02
fuses=NULL

[PIC18F4321]
protocol_id=0x64
variant=0x02
code_memory_size=0x2000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe2
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18F4410]
protocol_id=0x64
variant=0x02
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x85
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18F442]
protocol_id=0x64
variant=0x12
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x7d
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x33
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18F4420]
protocol_id=0x64
variant=0x02
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x9a
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0f
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18F4423]
protocol_id=0x64
variant=0x02
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x31
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x13
opts4=0x100330
package_details=0x28000200
write_unlock=0x02
fuses=NULL

[PIC18F4450]
protocol_id=0x64
variant=0x02
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x1a
chip_id=0x82
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x16
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18F4455]
protocol_id=0x64
variant=0x02
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x76
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2b
opts4=0x100330
package_details=0x28000200
write_unlock=0xcf
fuses=NULL

[PIC18F4458]
protocol_id=0x64
variant=0x02
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x82
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x19
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18F448]
protocol_id=0x64
variant=0x12
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x6f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x34
opts4=0x100330
package_details=0x28000200
write_unlock=0xa6
fuses=NULL

[PIC18F4480]
protocol_id=0x64
variant=0x02
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x13e
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2c
opts4=0x100330
package_details=0x28000200
write_unlock=0x74
fuses=NULL

[PIC18F44J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x138
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2f
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F44J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x6f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x34
opts4=0x200230
package_details=0x00000200
write_unlock=0xa6
fuses=NULL

[PIC18F44J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x92
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x3a
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F4510]
protocol_id=0x64
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0xa2
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18F4515]
protocol_id=0x64
variant=0x02
code_memory_size=0xc000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x84
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0b
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18F452]
protocol_id=0x64
variant=0x12
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x90
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x35
opts4=0x100330
package_details=0x28000200
write_unlock=0x7f
fuses=NULL

[PIC18F4520]
protocol_id=0x64
variant=0x02
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0xa0
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x10
opts4=0x100330
package_details=0x28000200
write_unlock=0x02
fuses=NULL

[PIC18F4523]
protocol_id=0x64
variant=0x02
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x32
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18F4525]
protocol_id=0x64
variant=0x02
code_memory_size=0xc000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x69
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1d
opts4=0x100330
package_details=0x28000200
write_unlock=0x6d
fuses=NULL

[PIC18F4550]
protocol_id=0x64
variant=0x02
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x13c
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2d
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18F4553]
protocol_id=0x64
variant=0x02
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x83
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1a
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18F458]
protocol_id=0x64
variant=0x12
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x91
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x36
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18F4580]
protocol_id=0x64
variant=0x02
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x13a
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2e
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18F4585]
protocol_id=0x64
variant=0x02
code_memory_size=0xc000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x21
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18F45J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x146
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x30
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F45J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x90
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x35
opts4=0x200230
package_details=0x00000200
write_unlock=0x7f
fuses=NULL

[PIC18F45J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x114
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x3b
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F4610]
protocol_id=0x64
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x25
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18F4620]
protocol_id=0x64
variant=0x02
code_memory_size=0x10000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x47
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x100330
package_details=0x28000200
write_unlock=0x74
fuses=NULL

[PIC18F4680]
protocol_id=0x64
variant=0x02
code_memory_size=0x10000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4d
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x22
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18F4682]
protocol_id=0x64
variant=0x02
code_memory_size=0x14000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x100
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x25
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18F4685]
protocol_id=0x64
variant=0x02
code_memory_size=0x18000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x101
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x26
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18F46J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x91
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x36
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F46J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x115
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x3c
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F63J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0xe4
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x01
opts4=0x200230
package_details=0x00000200
write_unlock=0x02
fuses=NULL

[PIC18F63J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0xe6
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x200230
package_details=0x00000200
write_unlock=0x02
fuses=NULL

[PIC18F64J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0xe0
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x03
opts4=0x200230
package_details=0x00000200
write_unlock=0x02
fuses=NULL

[PIC18F64J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0xe2
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18F65J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x7d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18F65J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x23
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18F65J15(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xbff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x91
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18F65J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x85
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18F65J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x85
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18F66J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0xa2
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18F66J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x84
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0b
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18F66J15(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x17ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x25
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18F66J16(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x17ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x99
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x200230
package_details=0x00000200
write_unlock=0x02
fuses=NULL

[PIC18F66J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x8c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x200230
package_details=0x00000200
write_unlock=0x02
fuses=NULL

[PIC18F66J55(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x17ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x9a
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0f
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18F66J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0xa0
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x10
opts4=0x200230
package_details=0x00000200
write_unlock=0x02
fuses=NULL

[PIC18F66J93(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x05
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x11
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F67J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1fff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x30
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F67J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1fff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x31
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x13
opts4=0x200230
package_details=0x00000200
write_unlock=0x02
fuses=NULL

[PIC18F67J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1fff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x32
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F67J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1fff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x33
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x15
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18F67J93(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1fff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x82
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x16
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18F83J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x83
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x17
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F83J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x18
opts4=0x200230
package_details=0x00000200
write_unlock=0xa4
fuses=NULL

[PIC18F84J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x82
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x19
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F84J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x83
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1a
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F85J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1b
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F85J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x68
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1c
opts4=0x200230
package_details=0x00000200
write_unlock=0x96
fuses=NULL

[PIC18F85J15(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xbff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x69
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1d
opts4=0x200230
package_details=0x00000200
write_unlock=0x6d
fuses=NULL

[PIC18F85J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x47
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x200230
package_details=0x00000200
write_unlock=0x74
fuses=NULL

[PIC18F85J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4b
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1f
opts4=0x200230
package_details=0x00000200
write_unlock=0x75
fuses=NULL

[PIC18F86J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x49
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x20
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F86J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x21
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F86J15(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x17ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4d
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x22
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F86J16(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x17ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x23
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F86J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4e
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x24
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F86J55(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x17ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x100
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x25
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F86J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x101
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x26
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F86J93(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x102
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x27
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F87J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1fff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x103
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x28
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F87J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1fff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x104
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x29
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18F87J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1fff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x72
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x2a
opts4=0x200230
package_details=0x00000200
write_unlock=0xe0
fuses=NULL

[PIC18F87J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1fff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x76
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2b
opts4=0x200230
package_details=0x00000200
write_unlock=0xcf
fuses=NULL

[PIC18F87J93(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1fff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x13e
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2c
opts4=0x200230
package_details=0x00000200
write_unlock=0x74
fuses=NULL

[PIC18LF2221]
protocol_id=0x64
variant=0x01
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe4
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x01
opts4=0x100330
package_details=0x1c000200
write_unlock=0x02
fuses=NULL

[PIC18LF2221 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe4
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x01
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18LF2221 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe4
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x01
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18LF2321]
protocol_id=0x64
variant=0x01
code_memory_size=0x2000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe6
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x100330
package_details=0x1c000200
write_unlock=0x02
fuses=NULL

[PIC18LF2321 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x2000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe6
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18LF2321 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x2000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe6
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18LF2410]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x7d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x100330
package_details=0x1c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2410 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x7d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2410 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x7d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x05
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18LF242]
protocol_id=0x64
variant=0x11
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x138
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2f
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF242 @SOIC28]
protocol_id=0x64
variant=0x11
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x138
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2f
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2420]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x99
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x100330
package_details=0x1c000200
write_unlock=0x02
fuses=NULL

[PIC18LF2420 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x99
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18LF2420 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x99
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18LF2423]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x05
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x11
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2423 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x05
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x11
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2423 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x05
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x11
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2450]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x10
chip_id=0x33
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x15
opts4=0x100330
package_details=0x1c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2450 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x10
chip_id=0x33
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x15
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2450 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x10
chip_id=0x33
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x15
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2455]
protocol_id=0x64
variant=0x01
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x102
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x27
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2455 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x102
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x27
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2455 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x102
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x27
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2458]
protocol_id=0x64
variant=0x01
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x83
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x17
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2458 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x83
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x17
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2458 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x83
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x17
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF248]
protocol_id=0x64
variant=0x11
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x146
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x30
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF248 @SOIC28]
protocol_id=0x64
variant=0x11
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x146
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x30
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2480]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x103
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x28
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2480 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x103
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x28
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2480 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x103
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x28
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF24J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x13c
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2d
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF24J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x5d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x31
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF24J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x112
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x37
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF2510]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x23
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x100330
package_details=0x1c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2510 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x23
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2510 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x23
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2515]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x91
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x100330
package_details=0x1c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2515 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x91
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2515 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x91
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18LF252]
protocol_id=0x64
variant=0x11
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x5d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x31
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF252 @SOIC28]
protocol_id=0x64
variant=0x11
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x5d
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x31
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2520]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x8c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x100330
package_details=0x1c000200
write_unlock=0x02
fuses=NULL

[PIC18LF2520 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x8c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18LF2520 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x8c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0e
opts4=0x100330
package_details=0x9c000200
write_unlock=0x02
fuses=NULL

[PIC18LF2523]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x30
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2523 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x30
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2523 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x30
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x12
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2525]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1b
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2525 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1b
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2525 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1b
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2550]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x104
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x29
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2550 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x104
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x29
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2550 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x104
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x29
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2553]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x18
opts4=0x100330
package_details=0x1c000200
write_unlock=0xa4
fuses=NULL

[PIC18LF2553 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x18
opts4=0x100330
package_details=0x9c000200
write_unlock=0xa4
fuses=NULL

[PIC18LF2553 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x18
opts4=0x100330
package_details=0x9c000200
write_unlock=0xa4
fuses=NULL

[PIC18LF258]
protocol_id=0x64
variant=0x11
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x5f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF258 @SOIC28]
protocol_id=0x64
variant=0x11
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x5f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2580]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x72
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x2a
opts4=0x100330
package_details=0x1c000200
write_unlock=0xe0
fuses=NULL

[PIC18LF2580 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x72
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x2a
opts4=0x100330
package_details=0x9c000200
write_unlock=0xe0
fuses=NULL

[PIC18LF2580 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x72
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x2a
opts4=0x100330
package_details=0x9c000200
write_unlock=0xe0
fuses=NULL

[PIC18LF2585]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4b
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1f
opts4=0x100330
package_details=0x1c000200
write_unlock=0x75
fuses=NULL

[PIC18LF2585 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4b
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1f
opts4=0x100330
package_details=0x9c000200
write_unlock=0x75
fuses=NULL

[PIC18LF2585 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0xc000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4b
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1f
opts4=0x100330
package_details=0x9c000200
write_unlock=0x75
fuses=NULL

[PIC18LF25J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x13a
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2e
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF25J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x5f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF25J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x113
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x38
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF2610]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x85
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x100330
package_details=0x1c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2610 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x85
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2610 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x85
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x100330
package_details=0x9c000200
write_unlock=0x03
fuses=NULL

[PIC18LF2620]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x68
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1c
opts4=0x100330
package_details=0x1c000200
write_unlock=0x96
fuses=NULL

[PIC18LF2620 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x68
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1c
opts4=0x100330
package_details=0x9c000200
write_unlock=0x96
fuses=NULL

[PIC18LF2620 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x68
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1c
opts4=0x100330
package_details=0x9c000200
write_unlock=0x96
fuses=NULL

[PIC18LF2680]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x49
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x20
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2680 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x49
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x20
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2680 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x10000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x49
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x20
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2682]
protocol_id=0x64
variant=0x01
code_memory_size=0x14000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x23
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2682 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x14000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x23
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2682 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x14000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x23
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2685]
protocol_id=0x64
variant=0x01
code_memory_size=0x18000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4e
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x24
opts4=0x100330
package_details=0x1c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2685 @SOIC28]
protocol_id=0x64
variant=0x01
code_memory_size=0x18000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4e
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x24
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF2685 @SSOP28]
protocol_id=0x64
variant=0x01
code_memory_size=0x18000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4e
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x24
opts4=0x100330
package_details=0x9c000200
write_unlock=0x01
fuses=NULL

[PIC18LF26J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x7d
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x33
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF26J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x10c
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x39
opts4=0x200230
package_details=0x00000200
write_unlock=0xcf
fuses=NULL

[PIC18LF4221]
protocol_id=0x64
variant=0x02
code_memory_size=0x1000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe0
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x03
opts4=0x100330
package_details=0x28000200
write_unlock=0x02
fuses=NULL

[PIC18LF4321]
protocol_id=0x64
variant=0x02
code_memory_size=0x2000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x08
chip_id=0xe2
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18LF4410]
protocol_id=0x64
variant=0x02
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x85
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18LF442]
protocol_id=0x64
variant=0x12
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x7d
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x33
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18LF4420]
protocol_id=0x64
variant=0x02
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x9a
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0f
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18LF4423]
protocol_id=0x64
variant=0x02
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x31
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x13
opts4=0x100330
package_details=0x28000200
write_unlock=0x02
fuses=NULL

[PIC18LF4450]
protocol_id=0x64
variant=0x02
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x1a
chip_id=0x82
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x16
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18LF4455]
protocol_id=0x64
variant=0x02
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x76
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2b
opts4=0x100330
package_details=0x28000200
write_unlock=0xcf
fuses=NULL

[PIC18LF4458]
protocol_id=0x64
variant=0x02
code_memory_size=0x6000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x82
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x19
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18LF448]
protocol_id=0x64
variant=0x12
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x6f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x34
opts4=0x100330
package_details=0x28000200
write_unlock=0xa6
fuses=NULL

[PIC18LF4480]
protocol_id=0x64
variant=0x02
code_memory_size=0x4000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x13e
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2c
opts4=0x100330
package_details=0x28000200
write_unlock=0x74
fuses=NULL

[PIC18LF44J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x138
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2f
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF44J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x6f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x34
opts4=0x200230
package_details=0x00000200
write_unlock=0xa6
fuses=NULL

[PIC18LF44J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x92
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x3a
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF4510]
protocol_id=0x64
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0xa2
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18LF4515]
protocol_id=0x64
variant=0x02
code_memory_size=0xc000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x84
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0b
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18LF452]
protocol_id=0x64
variant=0x12
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x90
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x35
opts4=0x100330
package_details=0x28000200
write_unlock=0x7f
fuses=NULL

[PIC18LF4520]
protocol_id=0x64
variant=0x02
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0xa0
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x10
opts4=0x100330
package_details=0x28000200
write_unlock=0x02
fuses=NULL

[PIC18LF4523]
protocol_id=0x64
variant=0x02
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x32
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18LF4525]
protocol_id=0x64
variant=0x02
code_memory_size=0xc000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x69
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1d
opts4=0x100330
package_details=0x28000200
write_unlock=0x6d
fuses=NULL

[PIC18LF4550]
protocol_id=0x64
variant=0x02
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x13c
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2d
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18LF4553]
protocol_id=0x64
variant=0x02
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x83
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1a
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18LF458]
protocol_id=0x64
variant=0x12
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x91
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x36
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18LF4580]
protocol_id=0x64
variant=0x02
code_memory_size=0x8000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x13a
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x2e
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18LF4585]
protocol_id=0x64
variant=0x02
code_memory_size=0xc000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4f
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x21
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18LF45J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x146
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x30
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF45J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x90
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x35
opts4=0x200230
package_details=0x00000200
write_unlock=0x7f
fuses=NULL

[PIC18LF45J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x114
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x3b
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF4610]
protocol_id=0x64
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x25
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x100330
package_details=0x28000200
write_unlock=0x03
fuses=NULL

[PIC18LF4620]
protocol_id=0x64
variant=0x02
code_memory_size=0x10000
data_memory_size=0x100
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x47
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1e
opts4=0x100330
package_details=0x28000200
write_unlock=0x74
fuses=NULL

[PIC18LF4680]
protocol_id=0x64
variant=0x02
code_memory_size=0x10000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4d
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x22
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18LF4682]
protocol_id=0x64
variant=0x02
code_memory_size=0x14000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x100
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x25
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18LF4685]
protocol_id=0x64
variant=0x02
code_memory_size=0x18000
data_memory_size=0x400
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x101
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x26
opts4=0x100330
package_details=0x28000200
write_unlock=0x01
fuses=NULL

[PIC18LF46J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x91
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x36
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF46J50(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x115
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x3c
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF63J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0xe4
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x01
opts4=0x200230
package_details=0x00000200
write_unlock=0x02
fuses=NULL

[PIC18LF63J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0xe6
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x200230
package_details=0x00000200
write_unlock=0x02
fuses=NULL

[PIC18LF64J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0xe0
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x03
opts4=0x200230
package_details=0x00000200
write_unlock=0x02
fuses=NULL

[PIC18LF64J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0xe2
chip_id_size=0x02
chip_id_shift=0x04
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18LF65J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x23
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x06
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18LF65J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x85
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x09
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18LF66J10(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0xfff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0xa2
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x200230
package_details=0x00000200
write_unlock=0x03
fuses=NULL

[PIC18LF83J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x83
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x17
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF83J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x1ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x88
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x18
opts4=0x200230
package_details=0x00000200
write_unlock=0xa4
fuses=NULL

[PIC18LF84J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x82
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x19
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF84J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x3ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x83
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1a
opts4=0x200230
package_details=0x00000200
write_unlock=0x01
fuses=NULL

[PIC18LF85J11(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x68
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1c
opts4=0x200230
package_details=0x00000200
write_unlock=0x96
fuses=NULL

[PIC18LF85J90(ISP)]
protocol_id=0x62
variant=0x00
code_memory_size=0x7ff8
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x4b
chip_id_size=0x02
chip_id_shift=0x05
opts1=0x00
opts2=0x00
opts3=0x1f
opts4=0x200230
package_details=0x00000200
write_unlock=0x75
fuses=NULL

[PM25LD010]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD010]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD010 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD010 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD010 @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD010 @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD010 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD010 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD010C]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD010C]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD010C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD010C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD010C @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD010C @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD010C @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD010C @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD020]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD020]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD020 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD020 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD020 @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD020 @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD020 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD020 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD020C]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD020C]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD020C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD020C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD020C @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD020C @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD020C @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD020C @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD040]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD040]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD040 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD040 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD040 @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD040 @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD040 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD040 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD040C]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD040C]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD040C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD040C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD040C @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD040C @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD040C @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD040C @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD256C]
protocol_id=0x03
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD256C]
protocol_id=0x03
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD256C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD256C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD256C @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD256C @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD256C @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD256C @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD512]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD512]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD512 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD512 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD512 @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD512 @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD512 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD512 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD512C]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD512C]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LD512C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD512C @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD512C @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD512C @TSSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD512C @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LD512C @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV010]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV010]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV010 @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV010 @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV010 @WSON8]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV010 @WSON8]
protocol_id=0x03
variant=0x06
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV010A]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV010A]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV010A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV010A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV010A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV010A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV016B]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d14
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV016B]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d14
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV016B @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d14
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV016B @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d14
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV016B @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d14
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV016B @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d14
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV020]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV020]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV020 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV020 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV020 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV020 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV040]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV040]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV040 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV040 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV040 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV040 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV080B]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV080B]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV080B @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV080B @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV080B @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV080B @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV512]
protocol_id=0x03
variant=0x06
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV512]
protocol_id=0x03
variant=0x06
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV512 @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV512 @SOP8]
protocol_id=0x03
variant=0x06
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV512 @WSON8]
protocol_id=0x03
variant=0x06
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV512 @WSON8]
protocol_id=0x03
variant=0x06
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV512A]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV512A]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25LV512A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV512A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV512A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25LV512A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d7b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25WD020]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d32
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25WD020]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d32
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25WD020 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d32
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25WD020 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d32
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25WD020 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d32
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25WD020 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d32
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25WD040]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d33
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25WD040]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d33
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[PM25WD040 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d33
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25WD040 @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d33
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25WD040 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d33
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM25WD040 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d33
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[PM29F002B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[PM29F002B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[PM29F002B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[PM29F002B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[PM29F002T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[PM29F002T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[PM29F002T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[PM29F002T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[PM29F004B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[PM29F004B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[PM29F004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[PM29F004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d2e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[PM29F004T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[PM29F004T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[PM29F004T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[PM29F004T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[PM39F010 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[PM39F010 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[PM39F010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39F010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39F010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39F010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39F020 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d4d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[PM39F020 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d4d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[PM39F020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d4d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39F020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d4d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39F020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d4d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39F020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d4d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39F040 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d4e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[PM39F040 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d4e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[PM39F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d4e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d4e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39F040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d4e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39F040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d4e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39LV010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39LV010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39LV010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39LV010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39LV020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39LV020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39LV020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39LV020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39LV040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d3e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39LV040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d3e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39LV040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d3e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39LV040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d3e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39LV512 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39LV512 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM39LV512 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM39LV512 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d1b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM49FL002T @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d6d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM49FL002T @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d6d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM49FL002T @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d6d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM49FL002T @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d6d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM49FL004T @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d6e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM49FL004T @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d6e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM49FL004T @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d6e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM49FL004T @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d6e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM49FL008T @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d6f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM49FL008T @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d6f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM49FL008T @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d6f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM49FL008T @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9d6f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM49LP002T @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM49LP002T @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[PM49LP002T @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PM49LP002T @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[PT28C010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x58
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[PT28C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x58
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[PT28C020]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x58
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[PT28C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x58
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[PT28C040]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x58
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[PT28C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x58
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[PTK24A02T]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[PTK24A02T @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[PTK24A04T]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[PTK24A04T @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[PTK24A08T]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[PTK24A08T @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[PTK24A16T]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[PTK24A16T @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[QB25F016S33B]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x898911
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[QB25F160S33B @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x898911
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[QB25F320S33B @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x898912
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[QB25F640S33B @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x898913
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[QH25F016S33B]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x898911
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[QH25F160S33B @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x898911
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[QH25F320S33B @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x898912
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[QH25F640S33B @SOP16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x898913
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404030
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[R1EX24002A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[R1EX24002A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[R1EX24004A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[R1EX24004A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[R1EX24008A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[R1EX24008A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[R1EX24016A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[R1EX24016A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[R1EX24032A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[R1EX24032A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[R1EX24064A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[R1EX24064A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[R1EX24128A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400000
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[R1EX24128A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400000
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[R1EX24128B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400000
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[R1EX24128B @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400000
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[R1EX24256A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400000
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[R1EX24256A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400000
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[R1EX24256B @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400000
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[R1EX24256B @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x1770
opts4=0x400000
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[R1EX24512A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX24512A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX25002A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX25002A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX25004A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX25004A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX25008A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX25008A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX25016A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX25016A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX25032A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX25032A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX25064A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[R1EX25064A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[RM24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RM24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RM24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RM24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RM24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RM24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RT24A02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[RT24A02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RT24A02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RT24A04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[RT24A04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RT24A04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RT24A08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[RT24A08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RT24A08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RT24A16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[RT24A16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RT24A16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[RT93C46B(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[RT93C46B(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[RT93C46B(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[RT93LC46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[RT93LC46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[RT93LC46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[RT93LC46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[RT93LC46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[RT93LC46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-24C01A]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24C01A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C01B]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24C01B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C01C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C01C @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24C02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C02B]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24C02B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C02C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C02C @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24C04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C04B]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24C04B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C08A]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24C08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C08C @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C08C @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24C16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C16A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C32C @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C32C @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24C64C @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S-24C64C @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S-24CS01A]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24CS01A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24CS01A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24CS02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24CS02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24CS02A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24CS04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24CS04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24CS04A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24CS08A]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24CS08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24CS08A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24CS16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S-24CS16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24CS16A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24CS32A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24CS32A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-24CS64A @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S-24CS64A @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S-25A010A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A010A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A020A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A020A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A040A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A040A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A080A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A080A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A160A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A160A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A320A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A320A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A640A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25A640A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C010A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C010A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C020A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C020A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C040A @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C040A @TSSOP8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C080A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C080A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C160A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C160A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C320A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C320A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C640A @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-25C640A @TSSOP8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S-29130A(DFJA) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29130A(DP)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-29130A(FJ) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29131A(DP)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-29131A(FJ) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29220A(DFJA) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29220A(DP)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-29220A(FJ) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29221A(DP)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-29221A(FJ) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29230A(DFJA) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29230A(DP)]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-29230A(FJ) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29231A(DP)]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-29231A(FJ) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29330A(DFE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29330A(DFJA) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29330A(DP)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-29330A(FE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29330A(FJ) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29330A(FS) @SSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29331A(DFE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29331A(DP)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-29331A(FE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29331A(FJ) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29331A(FS) @SSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29L130A(DFE) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29L130A(FE) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29L130A(FS) @SSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29L131A(DFE) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29L131A(FE) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29L131A(FS) @SSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29L220A(DFE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29L220A(FE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29L220A(FS) @SSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29L221A(DFE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29L221A(FE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29L221A(FS) @SSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U130A(DFE) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U130A(FE) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U130A(FS) @SSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U131A(DFE) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U131A(FE) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U131A(FS) @SSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U220A(DFE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U220A(FE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U220A(FS) @SSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U221A(DFE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U221A(FE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U221A(FS) @SSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U330A(DFE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U330A(FE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U330A(FS) @SSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U331A(DFE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U331A(FE) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x202
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29U331A(FS) @SSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29Z330A(DFJA) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29Z330A(FS) @SSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29Z430A(DFJA) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-29Z430A(FS) @SSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93A46A @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93A56A @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93A66A @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93A86A @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C46A(DFJ) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C46A(DP)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-93C46A(FJ) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C46A(FT) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C46B(DFJ) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C46B(DP)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-93C46B(FJ) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C46B(FT) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C56A(DFJ) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C56A(DP)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-93C56A(FJ) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C56A(FT) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C56B(DFJ) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C56B(DP)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-93C56B(FJ) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C56B(FT) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C66A(DFJ) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C66A(DP)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-93C66A(FJ) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C66A(FT) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C66B(DFJ) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C66B(DP)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-93C66B(FJ) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C66B(FT) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C76A(DFJ) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C76A(DP)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-93C76A(FJ) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C76A(FT) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C86A(DFJ) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C86A(DP)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S-93C86A(FJ) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C86A(FT) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C86B @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93C86B @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93L46A(D0I) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93L46A(R0I) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93L56A(D0I) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93L56A(R0I) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93L66A(D0I) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93L66A(R0I) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93L76A(D0I) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S-93L76A(R0I) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S24H45]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S24H45 @SOP8]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S24S45]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S24S45 @SOP8]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S24VP02P]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S24VP02S @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S24VP04P]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S24VP04S @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S24VP08P]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S24VP08S @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S24VP16P]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S24VP16S @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S25FL001D @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1770
opts4=0x404210
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[S25FL001D @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1770
opts4=0x404210
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[S25FL002D @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1770
opts4=0x404210
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[S25FL002D @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1770
opts4=0x404210
package_details=0x88000000
write_unlock=0x9a
fuses=NULL

[S25FL004A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10212
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL004A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10212
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL004D @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL004D @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL004K @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL004K @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL008A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10213
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL008A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10213
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL008D @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL008D @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL008K @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL008K @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL016A @SOIC16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10214
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL016A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10214
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL016K @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL016K @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL032A @SOIC16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL032A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL032K @SOIC16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL032K @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL032P @SOIC16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL032P @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10215
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL040A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10212
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL040A @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10212
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL040A(BOT) @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10226
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL040A(BOT) @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10226
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL040A(TOP) @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10225
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL040A(TOP) @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10225
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL064A @SOIC16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10216
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL064A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10216
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL064K @SOIC16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL064K @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL064P @SOIC16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10216
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL064P @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x10216
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL128K @SOIC16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL128K @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL128P(256KB) @SOIC16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x12018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL128P(256KB) @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x12018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL128P(64KB) @SOIC16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x12018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL128P(64KB) @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x12018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL128S(256KB) @SOIC16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x12018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL128S(256KB) @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x12018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S25FL128S(512KB) @SOIC16]
protocol_id=0x03
variant=0x2a
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x12018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[S25FL128S(512KB) @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x12018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[S29AL004D55MAI01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D55MAI02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D55MANR1 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D55MANR2 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D55MFI01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D55MFI02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D55MFNR1 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D55MFNR2 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D55TAI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D55TAI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D55TANR1 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D55TANR2 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D55TFI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D55TFI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D55TFNR1 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D55TFNR2 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D70MAI01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D70MAI02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D70MAN01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D70MAN02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D70MFI01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D70MFI02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D70MFN01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D70MFN02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D70TAI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D70TAI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D70TAN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D70TAN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D70TFI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D70TFI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D70TFN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D70TFN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D90MAI01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D90MAI02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D90MAN01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D90MAN02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D90MFI01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D90MFI02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D90MFN01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D90MFN02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL004D90TAI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D90TAI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D90TAN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D90TAN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D90TFI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D90TFI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D90TFN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100b922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL004D90TFN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100ba22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D55MAIR1 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D55MAIR2 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D55MFIR1 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D55MFIR2 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D55TAIR1 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D55TAIR2 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D55TFIR1 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D55TFIR2 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D60MAI01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D60MAI02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D60MAN01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D60MAN02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D60MFI01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D60MFI02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D60MFN01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D60MFN02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D60TAI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D60TAI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D60TAN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D60TAN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D60TFI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D60TFI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D60TFN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D60TFN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D70MAI01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D70MAI02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D70MAN01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D70MAN02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D70MFI01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D70MFI02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D70MFN01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D70MFN02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D70TAI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D70TAI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D70TAN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D70TAN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D70TFI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D70TFI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D70TFN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D70TFN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D90MAI01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D90MAI02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D90MAN01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D90MAN02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D90MFI01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D90MFI02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D90MFN01 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D90MFN02 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[S29AL008D90TAI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D90TAI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D90TAN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D90TAN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D90TFI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D90TFI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D90TFN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008D90TFN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008J55TFIR1 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008J55TFIR2 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008J55TFNR1 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008J55TFNR2 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008J70TFI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008J70TFI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008J70TFI03 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008J70TFI04 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008J70TFN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100da22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL008J70TFN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005b22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D70TAI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D70TAI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D70TAN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D70TAN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D70TFI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D70TFI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D70TFN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D70TFN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D90TAI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D90TAI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D90TAN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D90TAN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D90TFI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D90TFI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D90TFN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016D90TFN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016J55TFIR1 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016J55TFIR2 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016J55TFNR1 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016J55TFNR2 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016J70TFI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016J70TFI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016J70TFI03 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016J70TFI04 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016J70TFN01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016J70TFN02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M10TAI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M10TAI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M10TAIR1 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M10TAIR2 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M10TFI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M10TFI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M10TFIR1 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M10TFIR2 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M90TAI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M90TAI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M90TAIR1 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M90TAIR2 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M90TFI01 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M90TFI02 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M90TFIR1 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100c422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL016M90TFIR2 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1004922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL032D70TAI00 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29AL032D70TAI03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL032D70TAI04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL032D70TFI00 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29AL032D70TFI03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL032D70TFI04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL032D90TAI00 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29AL032D90TAI03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL032D90TAI04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL032D90TAN00 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29AL032D90TAN03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL032D90TAN04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL032D90TFI00 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29AL032D90TFI03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL032D90TFI04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL032D90TFN00 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29AL032D90TFN03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29AL032D90TFN04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x100f922
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29C31001B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[S29C31001B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[S29C31001B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[S29C31001T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[S29C31001T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[S29C31001T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[S29C31002B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[S29C31002B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[S29C31002B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[S29C31002T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[S29C31002T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[S29C31002T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[S29C31004B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4073
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[S29C31004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4073
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[S29C31004B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4073
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[S29C31004T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4063
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[S29C31004T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4063
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[S29C31004T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4063
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[S29C51001B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[S29C51001B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[S29C51001B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[S29C51001T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4001
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[S29C51001T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4001
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[S29C51001T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4001
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[S29C51002B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[S29C51002B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[S29C51002B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[S29C51002T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[S29C51002T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[S29C51002T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[S29C51004B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[S29C51004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[S29C51004B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[S29C51004T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[S29C51004T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[S29C51004T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[S29GL016A10TAI01 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL016A10TAI02 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL016A10TAIR1 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL016A10TAIR2 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL016A10TFI01 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL016A10TFI02 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL016A10TFIR1 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL016A10TFIR2 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL016A90TAIR1 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL016A90TAIR2 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL016A90TFIR1 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL016A90TFIR2 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032A10TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032A10TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032A10TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032A10TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032A11TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032A11TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032A11TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032A11TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032A90TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032A90TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032A90TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032A90TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M10TAIR0 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x17e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29GL032M10TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M10TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M10TBIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M10TBIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M10TCIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M10TCIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M10TFIR0 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x17e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29GL032M10TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M10TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M11TAIR0 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x17e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29GL032M11TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M11TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M11TBIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M11TBIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M11TCIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M11TCIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M11TFIR0 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x17e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29GL032M11TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M11TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M90TACR0 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x17e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29GL032M90TACR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M90TACR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M90TAIR0 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x17e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29GL032M90TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M90TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M90TBIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M90TBIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M90TCIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M90TCIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M90TFCR0 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x17e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29GL032M90TFCR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M90TFCR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M90TFIR0 @TSOP40]
protocol_id=0x53
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x17e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[S29GL032M90TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032M90TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N70TAI03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N70TAI04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N70TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N70TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N70TFI03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N70TFI04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N70TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N70TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N90TAI03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N90TAI04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N90TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N90TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N90TFI03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N90TFI04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N90TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL032N90TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A10TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A10TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A10TAIR6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A10TAIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A10TAIR8 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A10TAIR9 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A10TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A10TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A10TFIR6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A10TFIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A10TFIR8 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A10TFIR9 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A11TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A11TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A11TAIR6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A11TAIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A11TAIR8 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A11TAIR9 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A11TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A11TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A11TFIR6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A11TFIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A11TFIR8 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A11TFIR9 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A90TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A90TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A90TAIR6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A90TAIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A90TAIR8 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A90TAIR9 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A90TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A90TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A90TFIR6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A90TFIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A90TFIR8 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064A90TFIR9 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TAIR0 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TAIR6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TAIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TBIR2 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TBIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TCIR2 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TCIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TFIR0 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TFIR6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M10TFIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TAIR0 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TAIR6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TAIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TBIR2 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TBIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TCIR2 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TCIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TFIR0 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TFIR6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M11TFIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TAIR0 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TAIR6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TAIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TBIR2 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TBIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TCIR2 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TCIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TFIR0 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TFIR6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064M90TFIR7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N11TAIV6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N11TAIV7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N11TFIV6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N11TFIV7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TAI03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TAI04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TAI06 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TAI07 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TAIR6 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TAIR7 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TFI03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TFI04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TFI06 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TFI07 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TFIR6 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N70TFIR7 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TAI03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TAI04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TAI06 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TAI07 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TAIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TAIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TAIR6 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TAIR7 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TAIV6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TAIV7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TFI03 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TFI04 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TFI06 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TFI07 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TFIR3 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TFIR4 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TFIR6 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TFIR7 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TFIV6 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29GL064N90TFIV7 @TSOP48]
protocol_id=0x52
variant=0x28
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TAI01 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TAI02 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TAI21 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TAI22 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TAI31 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TAI32 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TAI41 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TAI42 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TFI01 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TFI02 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TFI21 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TFI22 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TFI31 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TFI32 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TFI41 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H60TFI42 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TAI01 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TAI02 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TAI21 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TAI22 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TAI31 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TAI32 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TAI41 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TAI42 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TFI01 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TFI02 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TFI21 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TFI22 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TFI31 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TFI32 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TFI41 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H70TFI42 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TAI01 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TAI02 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TAI21 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TAI22 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TAI31 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TAI32 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TAI41 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TAI42 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TFI01 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TFI02 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TFI21 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TFI22 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TFI31 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TFI32 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TFI41 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032H90TFI42 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J60TFI01 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J60TFI02 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J60TFI21 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J60TFI22 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J60TFI31 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J60TFI32 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J60TFI41 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J60TFI42 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J70TFI01 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J70TFI02 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J70TFI21 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J70TFI22 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005622
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J70TFI31 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005022
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J70TFI32 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005322
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J70TFI41 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005c22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL032J70TFI42 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1005f22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL064H55TAI00 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL064H55TFI00 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL064H60TAI00 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL064H60TFI00 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL064H70TAI00 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL064H70TFI00 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL064H90TAI00 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL064H90TFI00 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL064J55TFI00 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL064J60TFI00 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S29JL064J70TFI00 @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1007e22
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[S524A40X10]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524A40X10 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A40X10 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A40X11]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524A40X11 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A40X11 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A40X20]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524A40X20 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A40X20 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A40X21]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524A40X21 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A40X21 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A40X40]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524A40X40 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A40X40 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A40X41]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524A40X41 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A40X41 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A60X51]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524A60X51 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A60X51 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A60X81]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524A60X81 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524A60X81 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524AB0X91]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524AB0X91 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524AB0X91 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524AB0XB1]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524AB0XB1 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524AB0XB1 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524AD0XD1]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524AD0XD1 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524AD0XD1 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524AD0XF1]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524AD0XF1 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524AD0XF1 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x40
opts3=0x2710
opts4=0x400000
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C20D10]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524C20D10 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C20D10 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C20D11]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524C20D11 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C20D11 @TSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C20D20]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524C20D20 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C20D20 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C20D21]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524C20D21 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C20D21 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C80D40]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524C80D40 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C80D40 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C80D41]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524C80D41 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C80D41 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C80D80]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524C80D80 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C80D80 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C80D81]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524C80D81 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524C80D81 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524L50D51]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524L50D51 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524L50D51 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524L50X51]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524L50X51 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524L50X51 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524LB0X91]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524LB0X91 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524LB0X91 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524LB0XB1]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[S524LB0XB1 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S524LB0XB1 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[S93462]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S93462 @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S93463]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S93463 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S93662]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S93662 @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S93663]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S93664 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S93VP462]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S93VP462 @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S93VP463]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S93VP463 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S93VP662]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S93VP662 @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S93VP663]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S93VP664 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S93WD462]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S93WD462 @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S93WD463]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S93WD463 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S93WD662]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S93WD662 @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[S93WD663]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[S93WD664 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[SA24C1024]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[SA24C1024 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[SA24C512]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[SA24C512 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x400000
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[SA25C1024H]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SA25C1024H @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SA25C1024L]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SA25C1024L @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SA25C512H]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[SA25C512H @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[SA25C512L]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[SA25C512L @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[SLA24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLA24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLA24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLA24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLA24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLA24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLA24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLA24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLA24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLA24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLA24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLA24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLA24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[SLA24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[SLA25010]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLA25010 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLA25020]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLA25020 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLA25040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLA25040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLA25080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[SLA25080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[SLA25160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[SLA25160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[SLA25320]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[SLA25320 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[SLE24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLE24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLE24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLE24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLE24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLE24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLE24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLE24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLE24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLE24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLE24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLE24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLE24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[SLE24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[SLE25010]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLE25010 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLE25020]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLE25020 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLE25040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SLE25040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x404200
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SLE25080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[SLE25080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[SLE25160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[SLE25160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[SLE25320]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[SLE25320 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[SM24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SM24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SM24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SM24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SM24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SM24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SM24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SM24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SM39R08A2 @ICP only]
protocol_id=0x89
variant=0x10
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0xa00218
package_details=0x00000300
write_unlock=0x02
fuses=NULL

[SM39R12A2 @ICP only]
protocol_id=0x89
variant=0x10
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0xa00218
package_details=0x00000300
write_unlock=0x02
fuses=NULL

[SM39R16A2 @ICP only]
protocol_id=0x89
variant=0x10
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x200218
package_details=0x00000300
write_unlock=0x02
fuses=NULL

[SM39R2051 @ICP only]
protocol_id=0x89
variant=0x10
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0xa00218
package_details=0x00000300
write_unlock=0x02
fuses=NULL

[SM39R4051 @ICP only]
protocol_id=0x89
variant=0x10
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x200218
package_details=0x00000300
write_unlock=0x02
fuses=NULL

[SM59128C]
protocol_id=0x88
variant=0x03
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x5dc
opts4=0x40658
package_details=0x28000000
write_unlock=0x01
fuses=NULL

[SM59128C @PLCC44]
protocol_id=0x88
variant=0x03
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x5dc
opts4=0x40658
package_details=0xfd000000
write_unlock=0x01
fuses=NULL

[SM59264C]
protocol_id=0x88
variant=0x03
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x5dc
opts4=0x40658
package_details=0x28000000
write_unlock=0x01
fuses=NULL

[SM59264C @PLCC44]
protocol_id=0x88
variant=0x03
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x5dc
opts4=0x40658
package_details=0xfd000000
write_unlock=0x01
fuses=NULL

[SM5964AC]
protocol_id=0x88
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x898
opts4=0x40658
package_details=0x28000000
write_unlock=0x1a2
fuses=NULL

[SM5964AC @PLCC44]
protocol_id=0x88
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x898
opts4=0x40658
package_details=0xfd000000
write_unlock=0x1a2
fuses=NULL

[SM5964AL]
protocol_id=0x88
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x898
opts4=0x40658
package_details=0x28000000
write_unlock=0x1a2
fuses=NULL

[SM5964AL @PLCC44]
protocol_id=0x88
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x898
opts4=0x40658
package_details=0xfd000000
write_unlock=0x1a2
fuses=NULL

[SM5964C]
protocol_id=0x88
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x320
opts4=0x40658
package_details=0x28000000
write_unlock=0x15
fuses=NULL

[SM5964C @PLCC44]
protocol_id=0x88
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x320
opts4=0x40658
package_details=0xfd000000
write_unlock=0x15
fuses=NULL

[SM59D03G2C]
protocol_id=0x89
variant=0x02
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000400
write_unlock=0x02
fuses=NULL

[SM59D03G2C @PLCC44]
protocol_id=0x89
variant=0x02
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000400
write_unlock=0x02
fuses=NULL

[SM59D03G2L]
protocol_id=0x89
variant=0x02
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000400
write_unlock=0x02
fuses=NULL

[SM59D03G2L @PLCC44]
protocol_id=0x89
variant=0x02
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000400
write_unlock=0x02
fuses=NULL

[SM59D04G2C]
protocol_id=0x89
variant=0x02
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0x28000400
write_unlock=0x02
fuses=NULL

[SM59D04G2C @PLCC44]
protocol_id=0x89
variant=0x02
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0xfd000400
write_unlock=0x02
fuses=NULL

[SM59D04G2L]
protocol_id=0x89
variant=0x02
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0x28000400
write_unlock=0x02
fuses=NULL

[SM59D04G2L @PLCC44]
protocol_id=0x89
variant=0x02
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0xfd000400
write_unlock=0x02
fuses=NULL

[SM59R02A1C]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R02A1C @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R02A1L]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R02A1L @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R02A2C]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R02A2C @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R02A2L]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R02A2L @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R03A1C]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R03A1C @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R03A1L]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R03A1L @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R03A2C]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R03A2C @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R03A2L]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R03A2L @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R04A1C]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R04A1C @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R04A1L]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R04A1L @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R04A2C]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R04A2C @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R04A2L]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R04A2L @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R05A3C]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R05A3C @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R05A3L]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R05A3L @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R05A5C]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R05A5C @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R05A5L]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R05A5L @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R05G6]
protocol_id=0x89
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R05G6 @PLCC44]
protocol_id=0x89
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R09A3C]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R09A3C @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R09A3L]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R09A3L @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R09A5C]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R09A5C @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R09A5L]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R09A5L @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R09G6]
protocol_id=0x89
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R09G6 @PLCC44]
protocol_id=0x89
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x900218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R16A3C]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R16A3C @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R16A3L]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R16A3L @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R16A5C]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R16A5C @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R16A5L]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R16A5L @PLCC44]
protocol_id=0x89
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM59R16G6]
protocol_id=0x89
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0x28000300
write_unlock=0x02
fuses=NULL

[SM59R16G6 @PLCC44]
protocol_id=0x89
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x100218
package_details=0xfd000300
write_unlock=0x02
fuses=NULL

[SM79108C]
protocol_id=0x88
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM79108C @PLCC44]
protocol_id=0x88
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM79108L]
protocol_id=0x88
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM79108L @PLCC44]
protocol_id=0x88
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM79164C]
protocol_id=0x88
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM79164C @PLCC44]
protocol_id=0x88
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM79164L]
protocol_id=0x88
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM79164L @PLCC44]
protocol_id=0x88
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM894051C]
protocol_id=0x75
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x410
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[SM894051C @SOIC20]
protocol_id=0x75
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x410
package_details=0x94000000
write_unlock=0x02
fuses=NULL

[SM894051L]
protocol_id=0x75
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x410
package_details=0x14000000
write_unlock=0x02
fuses=NULL

[SM894051L @SOIC20]
protocol_id=0x75
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x42
opts2=0x00
opts3=0x00
opts4=0x410
package_details=0x94000000
write_unlock=0x02
fuses=NULL

[SM89516AC]
protocol_id=0x88
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM89516AC @PLCC44]
protocol_id=0x88
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM89516AL]
protocol_id=0x88
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM89516AL @PLCC44]
protocol_id=0x88
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM8951AC]
protocol_id=0x88
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM8951AC @PLCC44]
protocol_id=0x88
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM8951AL]
protocol_id=0x88
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM8951AL @PLCC44]
protocol_id=0x88
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM8951BC]
protocol_id=0x88
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM8951BC @PLCC44]
protocol_id=0x88
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM8951BL]
protocol_id=0x88
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM8951BL @PLCC44]
protocol_id=0x88
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM8952AC]
protocol_id=0x88
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM8952AC @PLCC44]
protocol_id=0x88
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM8952AL]
protocol_id=0x88
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM8952AL @PLCC44]
protocol_id=0x88
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM8954A @PLCC44]
protocol_id=0x88
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM8954AC]
protocol_id=0x88
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM8954AC @PLCC44]
protocol_id=0x88
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM8954AL]
protocol_id=0x88
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM8958AC]
protocol_id=0x88
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM8958AC @PLCC44]
protocol_id=0x88
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SM8958AL]
protocol_id=0x88
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SM8958AL @PLCC44]
protocol_id=0x88
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x40458
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SMJ27C010A @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97d6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[SMJ27C010A @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97d6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[SMJ27C010A @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97d6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[SMJ27C040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9750
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[SMJ27C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9750
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[SMJ27C040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9750
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[SMJ27C128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9783
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[SMJ27C128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9783
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[SMJ27C128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9783
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[SMJ27C128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9783
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[SMJ27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9704
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[SMJ27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9704
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[SMJ27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9704
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[SMJ27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9704
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[SMJ27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9785
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[SMJ27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9785
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[SMJ27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9785
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[SMJ27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9785
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[SST25LF020A]
protocol_id=0x03
variant=0x46
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SST25LF020A @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25LF020A @WSON8]
protocol_id=0x03
variant=0x46
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25LF040A]
protocol_id=0x03
variant=0x46
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf44
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SST25LF040A @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf44
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25LF040A @WSON8]
protocol_id=0x03
variant=0x46
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf44
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25LF080A]
protocol_id=0x03
variant=0x46
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf80
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SST25LF080A @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf80
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25LF080A @WSON8]
protocol_id=0x03
variant=0x46
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf80
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF010]
protocol_id=0x03
variant=0x46
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf49
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SST25VF010 @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf49
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF010 @WSON8]
protocol_id=0x03
variant=0x46
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf49
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF010A]
protocol_id=0x03
variant=0x46
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf49
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SST25VF010A @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf49
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF010A @WSON8]
protocol_id=0x03
variant=0x46
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf49
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF016B]
protocol_id=0x03
variant=0x32
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf2541
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[SST25VF016B @SOIC8]
protocol_id=0x03
variant=0x32
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf2541
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[SST25VF016B @WSON8]
protocol_id=0x03
variant=0x32
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf2541
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[SST25VF020]
protocol_id=0x03
variant=0x46
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SST25VF020 @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF020 @WSON8]
protocol_id=0x03
variant=0x46
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF020A]
protocol_id=0x03
variant=0x46
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SST25VF020A @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF020A @WSON8]
protocol_id=0x03
variant=0x46
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf43
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF020B]
protocol_id=0x03
variant=0x32
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf258c
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[SST25VF020B @SOIC8]
protocol_id=0x03
variant=0x32
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf258c
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[SST25VF020B @WSON8]
protocol_id=0x03
variant=0x32
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf258c
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[SST25VF032B]
protocol_id=0x03
variant=0x32
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf254a
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[SST25VF032B @SOIC8]
protocol_id=0x03
variant=0x32
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf254a
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[SST25VF032B @WSON8]
protocol_id=0x03
variant=0x32
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf254a
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[SST25VF040]
protocol_id=0x03
variant=0x46
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf44
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SST25VF040 @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf44
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF040 @WSON8]
protocol_id=0x03
variant=0x46
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf44
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF040A]
protocol_id=0x03
variant=0x46
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf44
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SST25VF040A @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf44
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF040A @WSON8]
protocol_id=0x03
variant=0x46
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf44
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF040B]
protocol_id=0x03
variant=0x32
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf258d
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[SST25VF040B @SOIC8]
protocol_id=0x03
variant=0x32
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf258d
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[SST25VF040B @WSON8]
protocol_id=0x03
variant=0x32
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf258d
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[SST25VF080B]
protocol_id=0x03
variant=0x32
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf258e
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[SST25VF080B @SOIC8]
protocol_id=0x03
variant=0x32
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf258e
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[SST25VF080B @WSON8]
protocol_id=0x03
variant=0x32
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf258e
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x0a
opts4=0x30
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[SST25VF512]
protocol_id=0x03
variant=0x46
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf48
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SST25VF512 @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf48
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF512 @WSON8]
protocol_id=0x03
variant=0x46
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf48
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF512A]
protocol_id=0x03
variant=0x46
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf48
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[SST25VF512A @SOIC8]
protocol_id=0x03
variant=0x46
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf48
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST25VF512A @WSON8]
protocol_id=0x03
variant=0x46
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf48
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x14
opts4=0x30
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[SST27SF010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST27SF010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST27SF010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST27SF020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST27SF020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST27SF020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST27SF256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0xbfa3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[SST27SF256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0xbfa3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST27SF512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[SST27SF512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST27VF010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST27VF010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST27VF010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST27VF020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfaa
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST27VF020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfaa
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST27VF020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfaa
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST27VF256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0xbfa7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[SST27VF256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0xbfa7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST27VF512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[SST27VF512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfa8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x14
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST28LF040]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST28LF040 @PLCC32]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST28LF040 @TSOP32]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST28LF040A]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST28LF040A @PLCC32]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST28LF040A @TSOP32]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST28SF040]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST28SF040 @PLCC32]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST28SF040 @TSOP32]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST28SF040A]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST28SF040A @PLCC32]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST28SF040A @TSOP32]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST28VF040]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST28VF040 @PLCC32]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST28VF040 @TSOP32]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST28VF040A]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST28VF040A @PLCC32]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST28VF040A @TSOP32]
protocol_id=0x40
variant=0x12
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST29EE010]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST29EE010 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST29EE010 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf07
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST29EE020]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf10
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST29EE020 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf10
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST29EE020 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf10
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST29EE512]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf5d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[SST29EE512 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf5d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[SST29EE512 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf5d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[SST29LE010]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29LE010 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29LE010 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29LE020]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29LE020 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29LE020 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29LE512]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29LE512 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29LE512 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29SF010]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29SF010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29SF010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf22
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29SF020]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf24
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29SF020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf24
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29SF020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf24
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29SF040]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29SF040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29SF040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf13
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29SF512]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29SF512 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29SF512 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf20
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29VE010]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29VE010 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29VE010 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29VE020]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29VE020 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29VE020 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf12
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29VE512]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29VE512 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29VE512 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xbf3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29VF010]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf23
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29VF010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf23
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29VF010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf23
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29VF020]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf25
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29VF020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf25
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29VF020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf25
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29VF040]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf14
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29VF040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf14
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29VF040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf14
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST29VF512]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST29VF512 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST29VF512 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf21
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST36VF1601 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf006127
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST36VF1602 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf006227
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST36VF3203 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf005473
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST36VF3204 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf005373
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST37VF010]
protocol_id=0x32
variant=0x04
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfc5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x2202
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST37VF010 @PLCC32]
protocol_id=0x32
variant=0x04
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfc5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x2202
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST37VF010 @TSOP32]
protocol_id=0x32
variant=0x04
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfc5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x2202
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST37VF020]
protocol_id=0x32
variant=0x04
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfc6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x2202
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST37VF020 @PLCC32]
protocol_id=0x32
variant=0x04
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfc6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x2202
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST37VF020 @TSOP32]
protocol_id=0x32
variant=0x04
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfc6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x2202
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST37VF040]
protocol_id=0x32
variant=0x04
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x2202
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST37VF040 @PLCC32]
protocol_id=0x32
variant=0x04
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x2202
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST37VF040 @TSOP32]
protocol_id=0x32
variant=0x04
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfc2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x2202
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST37VF512]
protocol_id=0x32
variant=0x04
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfc4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x2202
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST37VF512 @PLCC32]
protocol_id=0x32
variant=0x04
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfc4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x2202
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST37VF512 @TSOP32]
protocol_id=0x32
variant=0x04
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfc4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x2202
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39LF010 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39LF010 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39LF016 @TSOP40]
protocol_id=0x53
variant=0x08
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[SST39LF020 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39LF020 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39LF040 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39LF040 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39LF080 @TSOP40]
protocol_id=0x53
variant=0x08
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[SST39LF160 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf008227
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39LF200A @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf008927
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39LF400A @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf008027
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39LF512 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39LF512 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39LF800A @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf008127
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39LH010]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39LH010 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39LH010 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39LH020]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39LH020 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39LH020 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39LH040]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39LH040 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39LH040 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39LH512]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39LH512 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39LH512 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39SF010]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39SF010 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39SF010 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39SF010A]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39SF010A @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39SF010A @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39SF020]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39SF020 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39SF020 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39SF020A]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39SF020A @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39SF020A @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39SF040]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39SF040 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39SF040 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39SF512]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39SF512 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39SF512 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39SF512A]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39SF512A @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39SF512A @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfb4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39VF010]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39VF010 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39VF010 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39VF016 @TSOP40]
protocol_id=0x53
variant=0x08
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd9
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[SST39VF020]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39VF020 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39VF020 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39VF040]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39VF040 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39VF040 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39VF040A]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39VF040A @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39VF040A @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39VF080 @TSOP40]
protocol_id=0x53
variant=0x08
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[SST39VF088 @TSOP48]
protocol_id=0x55
variant=0x00
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x2078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39VF160 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf008227
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39VF1601 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf004b23
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39VF1602 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf004a23
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39VF200A @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf008927
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39VF320 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf008327
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39VF3201 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf005b23
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39VF3202 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf005a23
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39VF400A @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf008027
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39VF512]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[SST39VF512 @PLCC32]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST39VF512 @TSOP32]
protocol_id=0x36
variant=0x01
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbfd4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST39VF6401 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf006b23
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39VF6402 @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf006a23
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST39VF800A @TSOP48]
protocol_id=0x52
variant=0x08
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf008127
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[SST49LF002A @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf57
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF002A @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf57
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF002B @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf57
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF002B @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf57
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF003A @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf1b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x800038
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF003A @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf1b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x800038
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF004 @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf58
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF004 @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf58
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF004A @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf60
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF004A @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf60
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF004B @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf60
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF004B @TSOP40]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf60
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[SST49LF004C @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf54
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF004C @TSOP40]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf54
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[SST49LF008A @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf5a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF008A @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf5a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF008A @TSOP40]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf5a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[SST49LF008C @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf59
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF008C @TSOP40]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf59
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[SST49LF020 @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf61
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF020 @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf61
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF020A @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf52
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF020A @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf52
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF030A @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x800038
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF030A @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x800038
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF040 @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf51
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF040 @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf51
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF040A @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF040A @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF040B @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF040B @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF080 @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF080 @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST49LF080A @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf5b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[SST49LF080A @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xbf5b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[SST89C54]
protocol_id=0x86
variant=0x01
code_memory_size=0x4000
data_memory_size=0x1000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbfe4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0xf000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89C54 @PLCC44]
protocol_id=0x86
variant=0x01
code_memory_size=0x4000
data_memory_size=0x1000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbfe4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0xf000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89C58]
protocol_id=0x86
variant=0x01
code_memory_size=0x8000
data_memory_size=0x1000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbfe2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0xf000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89C58 @PLCC44]
protocol_id=0x86
variant=0x01
code_memory_size=0x8000
data_memory_size=0x1000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbfe2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0xf000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89E516RD]
protocol_id=0x86
variant=0x03
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf93
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89E516RD @PLCC44]
protocol_id=0x86
variant=0x03
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf93
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89E516RD2]
protocol_id=0x86
variant=0x03
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf93
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89E516RD2 @PLCC44]
protocol_id=0x86
variant=0x03
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf93
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89E52RD]
protocol_id=0x86
variant=0x02
code_memory_size=0x2000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89E52RD @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x2000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89E52RD2]
protocol_id=0x86
variant=0x02
code_memory_size=0x2000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89E52RD2 @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x2000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89E54RD]
protocol_id=0x86
variant=0x02
code_memory_size=0x4000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89E54RD @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x4000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89E54RD2]
protocol_id=0x86
variant=0x02
code_memory_size=0x4000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89E54RD2 @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x4000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9f
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89E554]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x400
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89E554 @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x400
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89E554RC]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf99
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89E554RC @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf99
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89E564]
protocol_id=0x86
variant=0x05
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf93
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x300
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89E564 @PLCC44]
protocol_id=0x86
variant=0x05
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf93
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x300
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89E564RD]
protocol_id=0x86
variant=0x05
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf91
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89E564RD @PLCC44]
protocol_id=0x86
variant=0x05
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf91
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89E58RD]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89E58RD @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89E58RD2]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89E58RD2 @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x200
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89F54]
protocol_id=0x86
variant=0x00
code_memory_size=0x4000
data_memory_size=0x1000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbfe3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0xf000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89F54 @PLCC44]
protocol_id=0x86
variant=0x00
code_memory_size=0x4000
data_memory_size=0x1000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbfe3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0xf000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89F58]
protocol_id=0x86
variant=0x00
code_memory_size=0x8000
data_memory_size=0x1000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbfe1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0xf000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89F58 @PLCC44]
protocol_id=0x86
variant=0x00
code_memory_size=0x8000
data_memory_size=0x1000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbfe1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0xf000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89V516RD]
protocol_id=0x86
variant=0x03
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf92
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89V516RD @PLCC44]
protocol_id=0x86
variant=0x03
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf92
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89V516RD2]
protocol_id=0x86
variant=0x03
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf92
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89V516RD2 @PLCC44]
protocol_id=0x86
variant=0x03
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf92
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89V52RD]
protocol_id=0x86
variant=0x02
code_memory_size=0x2000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89V52RD @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x2000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89V52RD2]
protocol_id=0x86
variant=0x02
code_memory_size=0x2000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89V52RD2 @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x2000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89V54RD]
protocol_id=0x86
variant=0x02
code_memory_size=0x4000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89V54RD @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x4000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89V54RD2]
protocol_id=0x86
variant=0x02
code_memory_size=0x4000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89V54RD2 @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x4000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89V554]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x402
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89V554 @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x402
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89V554RC]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf98
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89V554RC @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf98
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89V56 @PLCC44]
protocol_id=0x86
variant=0x05
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf92
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x302
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89V564]
protocol_id=0x86
variant=0x05
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf92
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x302
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89V564RD]
protocol_id=0x86
variant=0x05
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf90
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89V564RD @PLCC44]
protocol_id=0x86
variant=0x05
code_memory_size=0x10000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf90
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x00
opts4=0x50678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89V58RD]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89V58RD @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[SST89V58RD2]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[SST89V58RD2 @PLCC44]
protocol_id=0x86
variant=0x02
code_memory_size=0x8000
data_memory_size=0x2000
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xbf9a
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x202
opts2=0xe000
opts3=0x00
opts4=0x51678
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[ST24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24FC21]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24FC21 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24LC21B]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24LC21B @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x400
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24W01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24W01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24W01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24W01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24W02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24W02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24W02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24W02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24W04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24W04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24W04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24W04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24W08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24W08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24W08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24W08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24W16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24W16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST24W16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST24W16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[ST25C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST25C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST25C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST25C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST25C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST25P05]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[ST25P05 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ST25P05A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[ST25P05A @TSOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ST25P10]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x202011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[ST25P10 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x202011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x80
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ST25P10A]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[ST25P10A @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ST25P16 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[ST25P16 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ST25P20]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[ST25P20 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ST25P32 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[ST25P32 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ST25P40]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[ST25P40 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ST25P64 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[ST25P64 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ST25P80 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[ST25P80 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[ST25W01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST25W02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST25W04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST25W08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST25W16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[ST27128A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2089
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[ST27128A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2089
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[ST27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2004
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[ST27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2004
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[ST2764A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2008
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[ST2764A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x2008
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[ST27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[ST27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[ST27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[ST27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[ST93C06(x16)]
protocol_id=0x02
variant=0x09
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C06(x16)]
protocol_id=0x02
variant=0x09
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C06(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C06(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C06(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C06(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C06(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C06(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C46A(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C46A(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C46A(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C46A(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C46C(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C46C(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C46C(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C46C(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C46T(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C46T(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C46T(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C46T(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C47C(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C47C(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C47C(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C47C(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C47T(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C47T(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C47T(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C47T(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C56B(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C56B(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C56B(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C56B(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C56C(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C56C(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C56C(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C56C(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C57C(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C57C(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C57C(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C57C(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C67(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C67(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C67(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C67(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C76(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C76(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C76(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C76(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93C86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93C86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93CS46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93CS46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93CS46 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93CS46 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93CS46 @TSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93CS47]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93CS47 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93CS56]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93CS56 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93CS57]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93CS57 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93CS66]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93CS66 @SOIC14]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x8e000000
write_unlock=0x03
fuses=NULL

[ST93CS66 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[ST93CS67]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[ST93CS67 @SOIC14]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x8e000000
write_unlock=0x03
fuses=NULL

[ST93CS67 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[T24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[T24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C02A]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[T24C02A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C02A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[T24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C04A]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[T24C04A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C04A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[T24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C08A]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[T24C08A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C08A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[T24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C16A]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[T24C16A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[T24C16A @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TB28F200B5B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TB28F200B5T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TB28F200BVB @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TB28F200BVT @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TB28F400B5B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TB28F400B5T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TB28F400BVB @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TB28F400BVT @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TB28F800B5B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TB28F800B5T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TC54256AF @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x98c4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[TC54256AF @SOIC28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x98c4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x9c000000
write_unlock=0x02
fuses=NULL

[TC54256AP @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x98c4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[TC54256AP @SOIC28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x98c4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x9c000000
write_unlock=0x02
fuses=NULL

[TC57256D @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9845
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[TC57512AD @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9885
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[TC57512AD @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9885
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TC58FVB004 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98ba
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TC58FVB008 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x983d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TC58FVB016 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98c8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TC58FVB160 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98004300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVB321 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98009c00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVB400 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98004c00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TC58FVB400 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98004c00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVB641 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98009500
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVB800 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9800ce00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TC58FVB800 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9800ce00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVM5B2A @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98005500
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVM5B3A @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98005600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVM5T2A @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9800c500
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVM5T3A @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9800c600
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff42
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVM6B2A @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98005800
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVM6T2A @TSOP48]
protocol_id=0x52
variant=0x38
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98005700
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x142
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVT004 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x983b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TC58FVT008 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x983e
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TC58FVT016 @TSOP40]
protocol_id=0x53
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9846
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TC58FVT160 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9800c200
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVT321 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98009a00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVT400 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9800cd00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TC58FVT400 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9800cd00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVT641 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98009300
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TC58FVT800 @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98004f00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TC58FVT800 @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x98004f00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F002BEB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F002BET @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F002BVB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F002BVT @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F002BXB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F002BXT @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x897c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F004BEB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8979
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F004BET @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8978
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F004BVB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8979
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F004BVT @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8978
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F004BXB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8979
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F004BXT @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8978
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F004S3 @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F004S5 @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F004SC @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a7
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F008B3B @TSOP40]
protocol_id=0x53
variant=0x20
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89d3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F008B3T @TSOP40]
protocol_id=0x53
variant=0x20
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89d2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F008BEB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F008BET @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F008BVB @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F008BVT @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F008C3B @TSOP40]
protocol_id=0x53
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89c1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F008C3T @TSOP40]
protocol_id=0x53
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89c0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F008S3 @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F008S5 @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F008SC @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89a6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F016B3B @TSOP40]
protocol_id=0x53
variant=0x20
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89d1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F016B3T @TSOP40]
protocol_id=0x53
variant=0x20
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89d0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F016C3B @TSOP40]
protocol_id=0x53
variant=0x21
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89c3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F016C3T @TSOP40]
protocol_id=0x53
variant=0x21
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89c2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F016S3 @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89aa
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F016S5 @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89aa
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F016SC @TSOP40]
protocol_id=0x53
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89aa
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TE28F160B3B @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009188
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F160B3T @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009088
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F160C3B @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900c388
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F160C3T @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900c288
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F200B5B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F200B5T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F200CVB @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F200CVT @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F320B3B @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009788
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F320B3T @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009688
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F320C3B @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900c588
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F320C3T @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900c488
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F400B3B @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009588
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F400B3T @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009488
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F400B5B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F400B5T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F400CEB @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F400CET @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F400CVB @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F400CVT @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F640B3B @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009988
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F640B3T @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009888
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F640C3B @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900cd88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F640C3T @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900cc88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F800B3B @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009388
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F800B3T @TSOP48]
protocol_id=0x52
variant=0x41
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009288
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F800B5B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F800B5T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F800C3B @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900c188
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F800C3T @TSOP48]
protocol_id=0x52
variant=0x40
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8900c088
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F800CVB @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TE28F800CVT @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMC24A01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[TMC24A01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TMC24A01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TMC24A02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[TMC24A02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TMC24A02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TMC24A04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[TMC24A04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TMC24A04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TMC24A08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[TMC24A08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TMC24A08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TMC24A16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[TMC24A16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TMC24A16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TMC93LC46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TMC93LC46(x16)(J,W) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC46(x16)(K,X) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC46(x16)(S,V) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC46(x16)(U,Y) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TMC93LC46(x8)(J,W) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC46(x8)(K,X) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC46(x8)(S,V) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC46(x8)(U,Y) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TMC93LC56(x16)(J,W) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC56(x16)(K,X) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC56(x16)(S,V) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC56(x16)(U,Y) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TMC93LC56(x8)(J,W) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC56(x8)(K,X) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC56(x8)(S,V) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC56(x8)(U,Y) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC57(x16)]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TMC93LC57(x16)(J,W) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC57(x16)(K,X) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC57(x16)(S,V) @SOIC8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC57(x16)(U,Y) @TSOP8]
protocol_id=0x02
variant=0x8a
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC57(x8)]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TMC93LC57(x8)(J,W) @SOIC8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC57(x8)(K,X) @SOIC8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC57(x8)(S,V) @SOIC8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC57(x8)(U,Y) @TSOP8]
protocol_id=0x02
variant=0x0b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TMC93LC66(x16)(J,W) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC66(x16)(K,X) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC66(x16)(S,V) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC66(x16)(U,Y) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TMC93LC66(x8)(J,W) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC66(x8)(K,X) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC66(x8)(S,V) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC66(x8)(U,Y) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TMC93LC86(x16)(J,W) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC86(x16)(K,X) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC86(x16)(S,V) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC86(x16)(U,Y) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TMC93LC86(x8)(J,W) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC86(x8)(K,X) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC86(x8)(S,V) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMC93LC86(x8)(U,Y) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TMS2716 @DIP24]
protocol_id=0x38
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0x3e8
opts4=0x48
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[TMS2732A @DIP24]
protocol_id=0x38
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0x3e8
opts4=0x48
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[TMS2764 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x20
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[TMS27C010 @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9746
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x20000000
write_unlock=0x3e
fuses=NULL

[TMS27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9746
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[TMS27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9746
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x00000005
write_unlock=0x3e
fuses=NULL

[TMS27C010A @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97d6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[TMS27C010A @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97d6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TMS27C010A @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97d6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[TMS27C020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9732
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[TMS27C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9732
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TMS27C020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9732
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[TMS27C040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9750
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[TMS27C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9750
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TMS27C040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9750
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[TMS27C128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9783
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[TMS27C128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9783
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TMS27C210A @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9700ab00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[TMS27C240 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97003000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[TMS27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9704
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[TMS27C256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9704
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TMS27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9785
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[TMS27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9785
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TMS27PC010A @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97d6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[TMS27PC010A @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97d6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TMS27PC010A @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97d6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[TMS27PC020 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9732
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[TMS27PC020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9732
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TMS27PC020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9732
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[TMS27PC040 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9750
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[TMS27PC040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9750
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TMS27PC040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9750
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[TMS27PC128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9783
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[TMS27PC128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9783
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TMS27PC210A @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9700ab00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[TMS27PC240 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97003000
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[TMS27PC256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9704
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[TMS27PC256 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9704
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TMS27PC512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9785
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[TMS27PC512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9785
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x3030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[TMS28F002Axx-B @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8975
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TMS28F002Axx-T @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8974
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TMS28F004Axx-B @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8971
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TMS28F004Axx-T @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x8970
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TMS28F008Axx-B @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TMS28F008Axx-T @TSOP40]
protocol_id=0x53
variant=0x30
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x899c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x100
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[TMS28F010]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[TMS28F010 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[TMS28F010 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[TMS28F010A]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[TMS28F010A @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[TMS28F010A @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[TMS28F010B]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[TMS28F010B @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[TMS28F010B @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89b4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[TMS28F020]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89bd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[TMS28F020 @PLCC32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89bd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[TMS28F020 @TSOP32]
protocol_id=0x40
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89bd
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[TMS28F1600B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F1600T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F200AF-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F200AF-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F200AF-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F200AF-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F200BZ-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007522
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F200BZ-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007422
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F400AE-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F400AE-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F400AE-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F400AE-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F400AF-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F400AF-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F400AF-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F400AF-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F400AM-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F400AM-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F400AM-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F400AM-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F400AS-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F400AS-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F400AS-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F400AS-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F400AZ-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F400AZ-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F400AZ-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F400AZ-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F400BZB @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007144
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F400BZT @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89007044
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x800
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F800AE-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F800AE-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F800AE-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F800AE-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F800AL-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F800AL-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F800AL-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F800AL-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F800AS-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F800AS-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F800AS-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F800AS-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F800AV-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F800AV-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F800AV-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F800AV-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F800AZ-B @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F800AZ-B @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009d88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS28F800AZ-T @SOP44]
protocol_id=0x52
variant=0x81
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x900
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[TMS28F800AZ-T @TSOP48]
protocol_id=0x52
variant=0x21
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x89009c88
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[TMS29F002RB @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x134
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x08
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[TMS29F002RT @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1b0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x07
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[TMS29F010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x120
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x02
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[TMS29F040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x1a4
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[TMS29LF040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9794
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[TMS29VF040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x9794
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x04
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[TMS87C257 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97c2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[TMS87C257 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x97c2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0xe8
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[TS25L010A]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[TS25L010A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[TS25L020A]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[TS25L020A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x373012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[TS25L16AP]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[TS25L16AP @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[TS25L16BP]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[TS25L16BP @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x202015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[TS25L16P]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[TS25L16P @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[TS25L512A]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[TS25L512A @SOP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x372010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[TS27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[TS27C256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b04
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[TS27C64A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[TS27C64A @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[TS27C64A @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[TS27C64A @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x9b08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[TU24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[TU24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TU24C01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TU24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[TU24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TU24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TU24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[TU24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TU24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TU24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[TU24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TU24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TU24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[TU24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TU24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TU24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[TU24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TU24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[TU24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[TU24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[TU24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[TU93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TU93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TU93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TU93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TU93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TU93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TU93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TU93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TU93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TU93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[TU93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[TU93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UG24C01]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[UG24C01 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[UG24C01 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[UG24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[UG24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[UG24C02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[UG24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[UG24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[UG24C04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[UG24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[UG24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[UG24C08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[UG24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[UG24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[UG24C16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[UG24C32]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[UG24C32 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[UG24C32 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[UG24C64]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[UG24C64 @SOIC8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[UG24C64 @TSSOP8]
protocol_id=0x01
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x80
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[UG93C46-A(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[UG93C46-A(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UG93C46-A(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[UG93C46-A(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UG93C46-B(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UG93C46-B(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UG93C56-A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[UG93C56-A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UG93C56-A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[UG93C56-A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UG93C56-B(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UG93C56-B(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UG93C66-A(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[UG93C66-A(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UG93C66-A(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[UG93C66-A(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UG93C66-B(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UG93C66-B(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[UPD27128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[UPD27256 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[UPD27512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[UPD2764 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4020
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[UPD27C1001A @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[UPD27C1001A @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[UPD27C1001A @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[UPD27C1024A @DIP40]
protocol_id=0x39
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[UPD27C128 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[UPD27C128 @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[UPD27C2001 @DIP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[UPD27C2001 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[UPD27C2001 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[UPD27C256A @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x3e8
opts4=0x68
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[UPD27C4001 @DIP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[UPD27C4001 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[UPD27C4001 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[UPD27C4096 @DIP40]
protocol_id=0x39
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x1002068
package_details=0x28000000
write_unlock=0x05
fuses=NULL

[UPD27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[UPD27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[UPD27C8001 @DIP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[UPD27C8001 @PLCC32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[UPD27C8001 @TSOP32]
protocol_id=0x32
variant=0x03
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x3000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[UPD28C04 @DIP24]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x18000000
write_unlock=0x02
fuses=NULL

[UPD28C04 @SOIC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x3e8
opts4=0x10
package_details=0x98000000
write_unlock=0x02
fuses=NULL

[UPD28C256]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc010
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[UPD28C64]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x10
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[UPD28C64 @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x20
opts3=0x2710
opts4=0x10
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[V29C31001B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[V29C31001B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[V29C31001B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[V29C31001T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[V29C31001T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[V29C31001T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[V29C31002B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[V29C31002B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[V29C31002B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[V29C31002T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[V29C31002T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[V29C31002T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[V29C31004B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4073
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[V29C31004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4073
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[V29C31004B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4073
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[V29C31004T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4063
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[V29C31004T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4063
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[V29C31004T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4063
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[V29C51001B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[V29C51001B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[V29C51001B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[V29C51001T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4001
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[V29C51001T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4001
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[V29C51001T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4001
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[V29C51002B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[V29C51002B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[V29C51002B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a2
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[V29C51002T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[V29C51002T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[V29C51002T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4002
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[V29C51004B @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[V29C51004B @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[V29C51004B @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x40a3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0d
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[V29C51004T @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[V29C51004T @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[V29C51004T @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4003
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0c
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[V29LC51000 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4020
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[V29LC51000 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4020
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[V29LC51000 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4020
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x78
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[V29LC51001 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4060
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x58
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[V29LC51001 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4060
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x58
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[V29LC51001 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4060
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x58
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[V29LC51002 @DIP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4082
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x58
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[V29LC51002 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4082
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x58
package_details=0xff000000
write_unlock=0x02
fuses=NULL

[V29LC51002 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x4082
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x58
package_details=0x00000005
write_unlock=0x02
fuses=NULL

[W24010]
protocol_id=0xd2
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[W24020]
protocol_id=0xd2
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[W24040]
protocol_id=0xd2
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[W24256]
protocol_id=0xd1
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[W24257A]
protocol_id=0xd1
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[W24512]
protocol_id=0xd2
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x20000000
write_unlock=0x02
fuses=NULL

[W2464]
protocol_id=0xd1
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[W2465]
protocol_id=0xd1
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x80
package_details=0x1c000000
write_unlock=0x02
fuses=NULL

[W25P10 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25P10 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25P16 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25P16 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25P16 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef2015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25P20 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25P20 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25P32 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25P32 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25P32 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef2016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25P40 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25P40 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404210
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25P64 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef2017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25P64 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef2017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25P80 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25P80 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef2014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q128BV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q128BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x1000000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4018
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q16 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q16 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q16 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q16BV]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25Q16BV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q16BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q16BV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q16CL]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25Q16CL @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q16CL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q16CL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q16CV]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25Q16CV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q16CV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q16CV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q16V @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q16V @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q16V @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q32 @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q32 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q32BV]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25Q32BV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q32BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q32BV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q32V @MLP8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q32V @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q40BL]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25Q40BL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q40BL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q40BV]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25Q40BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q40BV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q64BV]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25Q64BV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q64BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q64BV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q64CV]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25Q64CV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q64CV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q64CV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q64FV]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25Q64FV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q64FV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q64FV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q80BL]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25Q80BL]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25Q80BL @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q80BL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q80BL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q80BV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25Q80BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25Q80BV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef4014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X05]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X05 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X05 @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X05CL]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X05CL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X05CL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3010
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X10AV]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X10AV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X10AV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X10BL]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X10BL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X10BL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X10BV]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X10BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X10BV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X10CL]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X10CL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X10CL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X10L]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X10L @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X10L @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X10V]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X10V @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X10V @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3011
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X16]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X16 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25X16 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X16AL]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X16AL @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25X16AL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X16AV]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X16AV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25X16AV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X16BV]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X16BV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25X16BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X16V]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X16V @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25X16V @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x200000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3015
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20AL]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X20AL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20AL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20AV]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X20AV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20AV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20BL]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X20BL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20BL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20BV]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X20BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20BV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20CL]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X20CL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20CL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20L]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X20L @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20L @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20V]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X20V @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X20V @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3012
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X32]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X32 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25X32 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X32AV]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X32AV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25X32AV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X32BV]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X32BV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25X32BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X32V]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X32V @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25X32V @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x400000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3016
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40AL]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X40AL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40AL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40AV]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X40AV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40AV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40BL]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X40BL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40BL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40BV]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X40BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40BV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40CL]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X40CL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40CL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40L]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X40L @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40L @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40V]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X40V @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X40V @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3013
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X64 @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25X64 @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X64BV @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25X64BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X64V @SOIC16]
protocol_id=0x03
variant=0x22
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x90000000
write_unlock=0x34
fuses=NULL

[W25X64V @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x800000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3017
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X80AL]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X80AL @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X80AL @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X80AV]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X80AV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X80AV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X80BV]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X80BV @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X80BV @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X80L]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X80L @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X80L @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X80V]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[W25X80V @SOIC8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W25X80V @WSON8]
protocol_id=0x03
variant=0x02
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xef3014
chip_id_size=0x03
chip_id_shift=0x00
opts1=0x02
opts2=0x100
opts3=0x1388
opts4=0x404230
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[W27C01]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27C01 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27C01 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27C010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27C010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27C010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27C02]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27C02 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27C02 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27C020]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27C020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27C020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27C04]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27C04 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27C04 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27C040]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27C040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27C040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27C257 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda02
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[W27C257 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda02
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27C512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[W27C512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27E01]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27E01 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27E01 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27E010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27E010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27E010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27E02]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27E02 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27E02 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27E020]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27E020 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27E020 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27E040]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27E040 @PLCC32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27E040 @TSOP32]
protocol_id=0x32
variant=0x02
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda86
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27E257 @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda02
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[W27E257 @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda02
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27E512 @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[W27E512 @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda08
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27L01]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27L01 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27L01 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27L010]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27L010 @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27L010 @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda01
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W27L02]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[W27L02 @PLCC32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[W27L02 @TSOP32]
protocol_id=0x32
variant=0x01
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda85
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x64
opts4=0x78
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[W29C010]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[W29C010 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W29C010 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W29C011]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[W29C011 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W29C011 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W29C020]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xda45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[W29C020 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xda45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W29C020 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xda45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W29C020C]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xda45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[W29C020C @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xda45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W29C020C @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xda45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W29C022]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xda45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[W29C022 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xda45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W29C022 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xda45
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W29C040]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[W29C040 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W29C040 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W29C042]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[W29C042 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W29C042 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda46
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x100
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W29C512]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[W29C512 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[W29C512 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[W29EE010]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[W29EE010 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W29EE010 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W29EE011]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[W29EE011 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W29EE011 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W29EE012]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[W29EE012 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W29EE012 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x0a
opts4=0x40c030
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W29EE512]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[W29EE512 @PLCC32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[W29EE512 @TSOP32]
protocol_id=0x30
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0xdac8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x80
opts3=0x14
opts4=0x40c030
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[W39F010]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdaa1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[W39F010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdaa1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39F010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdaa1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39L010 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda31
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39L010 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda31
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39L020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdab5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39L020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdab5
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39L040 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdab6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39L040 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdab6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39L040A]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdad6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x20000000
write_unlock=0x03
fuses=NULL

[W39L040AP @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdad6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39L040AQ @VSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdad6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39L040AT @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdad6
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39L512 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda38
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39L512 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda38
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39V040A @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39V040A @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda3d
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39V040B @PLCC32]
protocol_id=0x50
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda54
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39V040B @TSOP32]
protocol_id=0x50
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda54
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39V040C @PLCC32]
protocol_id=0x50
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda50
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39V040C @TSOP32]
protocol_id=0x50
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda50
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39V040FA @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda34
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39V040FA @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda34
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39V040FB @PLCC32]
protocol_id=0x50
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda54
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39V040FB @TSOP32]
protocol_id=0x50
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda54
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39V040FC @PLCC32]
protocol_id=0x50
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda50
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39V040FC @TSOP32]
protocol_id=0x50
variant=0x01
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda50
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39V080A @PLCC32]
protocol_id=0x50
variant=0x01
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdad0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39V080A @TSOP32]
protocol_id=0x50
variant=0x01
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdad0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39V080A @TSOP40]
protocol_id=0x50
variant=0x01
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdad0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[W39V080FA @PLCC32]
protocol_id=0x50
variant=0x01
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdad3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W39V080FA @TSOP32]
protocol_id=0x50
variant=0x01
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdad3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W39V080FA @TSOP40]
protocol_id=0x50
variant=0x01
code_memory_size=0x100000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdad3
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x102
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000003
write_unlock=0x03
fuses=NULL

[W49F002]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[W49F002 @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[W49F002 @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[W49F002A]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[W49F002A @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[W49F002A @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[W49F002B]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[W49F002B @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[W49F002B @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[W49F002U]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[W49F002U @PLCC32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[W49F002U @TSOP32]
protocol_id=0x36
variant=0x80
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda0b
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[W49F020]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[W49F020 @PLCC32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[W49F020 @TSOP32]
protocol_id=0x36
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda8c
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x32
opts4=0x78
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[W49F102Q @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda002f00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[W49F201S @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda00ae00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[W49F201T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda00ae00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff00
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[W49L102Q @VSOP40]
protocol_id=0x54
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda002f00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000004
write_unlock=0x03
fuses=NULL

[W49L201S @SOP44]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda003e00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000002
write_unlock=0x03
fuses=NULL

[W49L201T @TSOP48]
protocol_id=0x52
variant=0x18
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda003e00
chip_id_size=0x04
chip_id_shift=0x00
opts1=0xff02
opts2=0x00
opts3=0x0a
opts4=0x1002078
package_details=0x00000001
write_unlock=0x03
fuses=NULL

[W49V002 @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdab0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W49V002 @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdab0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W49V002A @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdab0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W49V002A @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xdab0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W49V002F @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda32
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W49V002F @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda32
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W49V002FA @PLCC32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda32
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0xff000000
write_unlock=0x03
fuses=NULL

[W49V002FA @TSOP32]
protocol_id=0x50
variant=0x81
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x100
chip_id=0xda32
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x78
package_details=0x00000005
write_unlock=0x03
fuses=NULL

[W78E51]
protocol_id=0x87
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xdae0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[W78E51 @PLCC44]
protocol_id=0x87
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xdae0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[W78E51B]
protocol_id=0x87
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xdae0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[W78E51B @PLCC44]
protocol_id=0x87
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xdae0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[W78E51C]
protocol_id=0x87
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xdae0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[W78E51C @PLCC44]
protocol_id=0x87
variant=0x00
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xdae0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[W78E52]
protocol_id=0x87
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xdae0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[W78E52 @PLCC44]
protocol_id=0x87
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xdae0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[W78E52B]
protocol_id=0x87
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xdae0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[W78E52B @PLCC44]
protocol_id=0x87
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xdae0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[W78E52C]
protocol_id=0x87
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xdae0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[W78E52C @PLCC44]
protocol_id=0x87
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xdae0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[W78E54]
protocol_id=0x87
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda61
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[W78E54 @PLCC44]
protocol_id=0x87
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda61
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[W78E54B]
protocol_id=0x87
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda61
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[W78E54B @PLCC44]
protocol_id=0x87
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda61
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[W78E54C]
protocol_id=0x87
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda61
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[W78E54C @PLCC44]
protocol_id=0x87
variant=0x00
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda61
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[W78E58]
protocol_id=0x87
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda61
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0x28000000
write_unlock=0x02
fuses=NULL

[W78E58 @PLCC44]
protocol_id=0x87
variant=0x00
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0xda61
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x00
opts4=0x278
package_details=0xfd000000
write_unlock=0x02
fuses=NULL

[W93C46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[W93C46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[W93C46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C56(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[W93C56(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C56(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C56(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[W93C56(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C56(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[W93C66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[W93C66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C66(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[W93C86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C86(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[W93C86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[W93C86(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[WE128K8]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[WE256K8]
protocol_id=0x3a
variant=0x00
code_memory_size=0x40000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x40
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[WE512K8]
protocol_id=0x3a
variant=0x00
code_memory_size=0x80000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[WME128K8]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[WME128K8 @CSOJ32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xa0000000
write_unlock=0x01
fuses=NULL

[WME128K8 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[WS24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[WS24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[WS24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[WS24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[WS24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[WS24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[WS24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[WS24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[WS24W04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[WS24W04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[WS24W08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[WS24W08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[WS24W16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[WS24W16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[WS27C010F @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x48
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[WS27C010F @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x48
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[WS27C010L @DIP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x23c1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x20000000
write_unlock=0x05
fuses=NULL

[WS27C010L @PLCC32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x23c1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[WS27C010L @TSOP32]
protocol_id=0x32
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x23c1
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x00000005
write_unlock=0x05
fuses=NULL

[WS27C128F @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x23a8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[WS27C128F @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x23a8
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[WS27C256L @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x23c0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[WS27C256L @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x23c0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[WS27C512F @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[WS27C512F @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[WS27C512L @DIP28]
protocol_id=0x31
variant=0x10
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[WS27C512L @PLCC32]
protocol_id=0x37
variant=0x03
code_memory_size=0x10000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[WS27C64 @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0x1c000000
write_unlock=0x3e
fuses=NULL

[WS27C64 @PLCC32]
protocol_id=0x37
variant=0x00
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0xc8
opts4=0x68
package_details=0xff000000
write_unlock=0x3e
fuses=NULL

[WS57C128FB @DIP28]
protocol_id=0x31
variant=0x13
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[WS57C128FB @PLCC32]
protocol_id=0x37
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x4030
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[WS57C256F @DIP28]
protocol_id=0x31
variant=0x11
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x23e0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0x1c000000
write_unlock=0x05
fuses=NULL

[WS57C256F @PLCC32]
protocol_id=0x37
variant=0x02
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x100
write_block_size=0x80
chip_id=0x23e0
chip_id_size=0x02
chip_id_shift=0x00
opts1=0x4000
opts2=0x00
opts3=0x64
opts4=0x68
package_details=0xff000000
write_unlock=0x05
fuses=NULL

[X2402]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X2402 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X2444]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[X2444 @SOIC8]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[X2444I]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[X2444I @SOIC8]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[X24C01]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C01]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C01 @MSOP8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C01 @SOIC8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C01 @SOIC8]
protocol_id=0x01
variant=0x02
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C01A]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C01A]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C01A @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C01A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C01A @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C02 @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C04 @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C04I]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C04I @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C08 @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C08I]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C08I @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C16 @MSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C16I]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[X24C16I @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[X24C44]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[X24C44 @SOIC8]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[X24C44I]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[X24C44I @SOIC8]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[X24C45]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[X24C45 @SOIC8]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[X24C45I]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[X24C45I @SOIC8]
protocol_id=0x02
variant=0xc8
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002040
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[X25010]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25010 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25020]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25020]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25020 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25020 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25021]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25021 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25040]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25040 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25041]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25041]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25041 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25041 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25043]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25043 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25045]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25045 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x04
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x04
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25080]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25080 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25128]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25128]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25128 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x4000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25160]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25160 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25170]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25170]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25170 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25170 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25320]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25320]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25320 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25320 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25330]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25330]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25330 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25330 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25640]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25640]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25640 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25640 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25642]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25642]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25642 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25642 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25650]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25650]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25650 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25650 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25F008(1.8v)]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25F008(1.8v) @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25F008-5]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25F008-5 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25F016(1.8v)]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25F016(1.8v) @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25F016-5]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25F016-5 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25F032(1.8v)]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25F032(1.8v) @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25F032-5]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25F032-5 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x1000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25F064(1.8v)]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25F064(1.8v) @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X25F064-5]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X25F064-5 @SOIC8]
protocol_id=0x03
variant=0x01
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x20
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X2804A]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[X2804AI]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[X2816A]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[X2816B]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[X2816C]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[X28256]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[X2864AP]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[X28C010]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x20000000
write_unlock=0x01
fuses=NULL

[X28C010 @PLCC32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[X28C010 @TSOP32]
protocol_id=0x3a
variant=0x00
code_memory_size=0x20000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x2710
opts4=0xc010
package_details=0x00000005
write_unlock=0x01
fuses=NULL

[X28C256]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc000
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[X28C64]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x200
opts2=0x40
opts3=0x2710
opts4=0xc000
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[X5043]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X5043 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[X5045]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x08000000
write_unlock=0x34
fuses=NULL

[X5045 @SOIC8]
protocol_id=0x03
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x10
opts3=0x1388
opts4=0x404200
package_details=0x88000000
write_unlock=0x34
fuses=NULL

[XL2804A]
protocol_id=0x38
variant=0x10
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[XL2816A]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[XL93CS56]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XL93CS56 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XL93CS56 @TSSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XL93CS66]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XL93CS66 @SOIC8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XL93CS66 @TSSOP8]
protocol_id=0x02
variant=0xab
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XL93LC46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XL93LC46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XL93LC46A]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XL93LC46A @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XL93LC56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XL93LC56 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XL93LC56A]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XL93LC56A @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XL93LC66A]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XL93LC66A @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XLE2865A]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x20
opts3=0x2710
opts4=0x90
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[XLE28C16A]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[XLE28C16A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[XLE28C16B]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[XLE28C16B @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[XLE28C16B @SIOC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x98000000
write_unlock=0x01
fuses=NULL

[XLE28C256]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[XLE28C256 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[XLE28C64A]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0x80
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[XLE28C64A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[XLE28C64B]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[XLE28C64B @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[XLE28C64B @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[XLS2865A]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x20
opts3=0x2710
opts4=0x90
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[XLS2865A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x20
opts3=0x2710
opts4=0x90
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[XLS28C16A]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[XLS28C16A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x01
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[XLS28C16B]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x18000000
write_unlock=0x01
fuses=NULL

[XLS28C16B @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[XLS28C16B @SIOC24]
protocol_id=0x38
variant=0x10
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x98000000
write_unlock=0x01
fuses=NULL

[XLS28C256]
protocol_id=0x31
variant=0x26
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[XLS28C256 @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x8000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[XLS28C64A]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0x80
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[XLS28C64A @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0x80
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[XLS28C64B]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x1c000000
write_unlock=0x01
fuses=NULL

[XLS28C64B @PLCC32]
protocol_id=0x37
variant=0x80
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0xff000000
write_unlock=0x01
fuses=NULL

[XLS28C64B @SOIC28]
protocol_id=0x31
variant=0x26
code_memory_size=0x2000
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x200
write_block_size=0x80
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x6400
opts2=0x40
opts3=0x2710
opts4=0xc080
package_details=0x9c000000
write_unlock=0x01
fuses=NULL

[XLS93C46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XLS93C46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XLS93C56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XLS93C56 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XLS93C66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XLS93C66 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XLS93CS46]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XLS93CS46 @SOIC8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XLS93CS46 @TSSOP8]
protocol_id=0x02
variant=0xa9
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XLS93LC06]
protocol_id=0x02
variant=0x89
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XLS93LC06 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x20
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x20
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XLS93LC46]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XLS93LC46 @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XLS93LC56]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XLS93LC56 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[XLS93LC66]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[XLS93LC66 @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x00
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[Y24LC02]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[Y24LC02 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[Y24LC02 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x100
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x08
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x08
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[Y24LC04]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[Y24LC04 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[Y24LC04 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[Y24LC08]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[Y24LC08 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[Y24LC08 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x400
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[Y24LC16]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x08000000
write_unlock=0x01
fuses=NULL

[Y24LC16 @SOIC8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[Y24LC16 @TSSOP8]
protocol_id=0x01
variant=0x00
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x80
write_block_size=0x10
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x10
opts3=0x2710
opts4=0x80
package_details=0x88000000
write_unlock=0x01
fuses=NULL

[Y93LC46(x16)]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[Y93LC46(x16) @SOIC8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[Y93LC46(x16) @TSOP8]
protocol_id=0x02
variant=0x89
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[Y93LC46(x8)]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[Y93LC46(x8) @SOIC8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[Y93LC46(x8) @TSOP8]
protocol_id=0x02
variant=0x0a
code_memory_size=0x80
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[Y93LC66(x16)]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[Y93LC66(x16) @SOIC8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[Y93LC66(x16) @TSOP8]
protocol_id=0x02
variant=0x8b
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[Y93LC66(x8)]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[Y93LC66(x8) @SOIC8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[Y93LC66(x8) @TSOP8]
protocol_id=0x02
variant=0x0c
code_memory_size=0x200
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[Y93LC86(x16)]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[Y93LC86(x16) @SOIC8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[Y93LC86(x16) @TSOP8]
protocol_id=0x02
variant=0x8d
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x1002050
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[Y93LC86(x8)]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x08000000
write_unlock=0x03
fuses=NULL

[Y93LC86(x8) @SOIC8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

[Y93LC86(x8) @TSOP8]
protocol_id=0x02
variant=0x0e
code_memory_size=0x800
data_memory_size=0x00
data_memory2_size=0x00
read_block_size=0x40
write_block_size=0x20
chip_id=0x00
chip_id_size=0x00
chip_id_shift=0x00
opts1=0x02
opts2=0x00
opts3=0x0a
opts4=0x50
package_details=0x88000000
write_unlock=0x03
fuses=NULL

