Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep 16 18:45:51 2019
| Host         : Jerry running 64-bit major release  (build 9200)
| Command      : report_methodology -file priority_encoder_FPGA_real_methodology_drc_routed.rpt -pb priority_encoder_FPGA_real_methodology_drc_routed.pb -rpx priority_encoder_FPGA_real_methodology_drc_routed.rpx
| Design       : priority_encoder_FPGA_real
| Device       : xc7a100tcsg324-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

