// Seed: 3188365699
module module_0 (
    output tri1  id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  wire  id_3,
    output tri   id_4,
    output tri0  id_5,
    input  tri   id_6,
    input  uwire id_7,
    output tri0  id_8
);
  wire id_10, id_11, id_12;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output supply0 id_2
);
  logic id_4;
  assign id_4 = id_0 / -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_2;
  logic id_1;
endmodule
module module_0 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd91
) (
    input wire id_0,
    input supply1 _id_1,
    input supply0 _id_2,
    output logic module_3,
    input supply1 id_4,
    input uwire id_5
);
  reg [id_1 : id_2] id_7;
  logic [1 : 1] id_8;
  ;
  module_2 modCall_1 ();
  assign id_8[id_2] = id_4(id_8 * id_5, id_1, id_5, id_0);
  logic id_9;
  always @(negedge 1) begin : LABEL_0
    id_3 <= -1;
    id_7 <= id_2;
  end
endmodule
