Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb  6 19:55:16 2023
| Host         : x1g9 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file ntt_memory_wrapper_timing_summary_routed.rpt -pb ntt_memory_wrapper_timing_summary_routed.pb -rpx ntt_memory_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ntt_memory_wrapper
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 90 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.555        0.000                      0                30373        0.042        0.000                      0                30373        2.553        0.000                       0                 22050  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.555        0.000                      0                30373        0.042        0.000                      0                30373        2.553        0.000                       0                 22050  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[10].NTT_SDF_STAGE/stage_in_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.438ns (15.852%)  route 2.325ns (84.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 11.456 - 6.667 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       2.126     5.198    DUT_NTT/genblk3[10].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/stage_in_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.282     5.480 r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/stage_in_reg_reg[52]/Q
                         net (fo=4, routed)           1.268     6.747    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[3].genblk1[2].MUL_reg[11][52]
    SLICE_X46Y66         LUT4 (Prop_lut4_I1_O)        0.156     6.903 r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[0].genblk1[2].MUL_reg[2]_i_12__9/O
                         net (fo=4, routed)           1.057     7.961    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/in_a[52]
    DSP48_X1Y31          DSP48E1                                      r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.952    11.456    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X1Y31          DSP48E1                                      r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]/CLK
                         clock pessimism              0.248    11.705    
                         clock uncertainty           -0.035    11.670    
    DSP48_X1Y31          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.154     8.516    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[10].NTT_SDF_STAGE/stage_in_reg_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.437ns (16.557%)  route 2.202ns (83.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 11.454 - 6.667 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       2.125     5.197    DUT_NTT/genblk3[10].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/stage_in_reg_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.282     5.479 r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/stage_in_reg_reg[40]/Q
                         net (fo=4, routed)           1.273     6.752    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[3].genblk1[2].MUL_reg[11][40]
    SLICE_X38Y62         LUT4 (Prop_lut4_I1_O)        0.155     6.907 r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[0].genblk1[1].MUL_reg[1]_i_8__9/O
                         net (fo=4, routed)           0.929     7.836    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/in_a[40]
    DSP48_X1Y30          DSP48E1                                      r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.950    11.454    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X1Y30          DSP48E1                                      r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]/CLK
                         clock pessimism              0.248    11.703    
                         clock uncertainty           -0.035    11.668    
    DSP48_X1Y30          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -3.154     8.514    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[1].MUL_reg[10]
  -------------------------------------------------------------------
                         required time                          8.514    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.322ns (12.513%)  route 2.251ns (87.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 11.257 - 6.667 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.990     5.062    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X90Y17         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y17         FDRE (Prop_fdre_C_Q)         0.269     5.331 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[4]/Q
                         net (fo=67, routed)          1.486     6.816    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/out[0]
    SLICE_X89Y44         LUT4 (Prop_lut4_I0_O)        0.053     6.869 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[0].genblk1[2].MUL_reg[2]_i_5__6/O
                         net (fo=4, routed)           0.766     7.635    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/in_a[59]
    DSP48_X6Y21          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.753    11.257    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X6Y21          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]/CLK
                         clock pessimism              0.248    11.506    
                         clock uncertainty           -0.035    11.471    
    DSP48_X6Y21          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.154     8.317    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[9].NTT_SDF_STAGE/stage_in_reg_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.399ns (16.524%)  route 2.016ns (83.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.645ns = ( 11.312 - 6.667 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       2.202     5.274    DUT_NTT/genblk3[9].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/stage_in_reg_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.246     5.520 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/stage_in_reg_reg[47]/Q
                         net (fo=4, routed)           1.367     6.887    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[3].genblk1[2].MUL_reg[11][47]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.153     7.040 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[0].genblk1[1].MUL_reg[1]_i_1__8/O
                         net (fo=4, routed)           0.648     7.688    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/in_a[47]
    DSP48_X5Y20          DSP48E1                                      r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.808    11.312    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X5Y20          DSP48E1                                      r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
                         clock pessimism              0.248    11.561    
                         clock uncertainty           -0.035    11.526    
    DSP48_X5Y20          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.154     8.372    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[10].NTT_SDF_STAGE/stage_in_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[1].MUL_reg[7]/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.361ns (13.724%)  route 2.269ns (86.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 11.456 - 6.667 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       2.125     5.197    DUT_NTT/genblk3[10].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X48Y46         FDRE                                         r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/stage_in_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.308     5.505 r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/stage_in_reg_reg[39]/Q
                         net (fo=4, routed)           1.113     6.618    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[3].genblk1[2].MUL_reg[11][39]
    SLICE_X46Y58         LUT4 (Prop_lut4_I1_O)        0.053     6.671 r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[0].genblk1[1].MUL_reg[1]_i_9__9/O
                         net (fo=4, routed)           1.156     7.827    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/in_a[39]
    DSP48_X1Y28          DSP48E1                                      r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[1].MUL_reg[7]/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.952    11.456    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[1].MUL_reg[7]/CLK
                         clock pessimism              0.248    11.705    
                         clock uncertainty           -0.035    11.670    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.154     8.516    DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[1].MUL_reg[7]
  -------------------------------------------------------------------
                         required time                          8.516    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[9].NTT_SDF_STAGE/stage_in_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.401ns (16.264%)  route 2.065ns (83.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.645ns = ( 11.312 - 6.667 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       2.138     5.210    DUT_NTT/genblk3[9].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/stage_in_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y43         FDRE (Prop_fdre_C_Q)         0.246     5.456 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/stage_in_reg_reg[46]/Q
                         net (fo=4, routed)           1.477     6.932    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[3].genblk1[2].MUL_reg[11][46]
    SLICE_X61Y56         LUT4 (Prop_lut4_I1_O)        0.155     7.087 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[0].genblk1[1].MUL_reg[1]_i_2__8/O
                         net (fo=4, routed)           0.588     7.675    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/in_a[46]
    DSP48_X5Y20          DSP48E1                                      r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.808    11.312    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X5Y20          DSP48E1                                      r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]/CLK
                         clock pessimism              0.248    11.561    
                         clock uncertainty           -0.035    11.526    
    DSP48_X5Y20          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.154     8.372    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[1].genblk1[1].MUL_reg[4]
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[2].NTT_SDF_STAGE/stage_in_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[0].MUL_reg[6]/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.361ns (14.143%)  route 2.192ns (85.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.571ns = ( 11.238 - 6.667 ) 
    Source Clock Delay      (SCD):    5.047ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.975     5.047    DUT_NTT/genblk3[2].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X108Y32        FDRE                                         r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/stage_in_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y32        FDRE (Prop_fdre_C_Q)         0.308     5.355 r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/stage_in_reg_reg[17]/Q
                         net (fo=4, routed)           1.141     6.495    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/Q[17]
    SLICE_X119Y44        LUT4 (Prop_lut4_I1_O)        0.053     6.548 r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[0].genblk1[0].MUL_reg[0]_i_24__1/O
                         net (fo=4, routed)           1.051     7.599    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/in_a[17]
    DSP48_X9Y22          DSP48E1                                      r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[0].MUL_reg[6]/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.734    11.238    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X9Y22          DSP48E1                                      r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[0].MUL_reg[6]/CLK
                         clock pessimism              0.248    11.487    
                         clock uncertainty           -0.035    11.452    
    DSP48_X9Y22          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -3.154     8.298    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[2].genblk1[0].MUL_reg[6]
  -------------------------------------------------------------------
                         required time                          8.298    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.322ns (12.604%)  route 2.233ns (87.396%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.590ns = ( 11.257 - 6.667 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.990     5.062    DUT_NTT/genblk3[7].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X90Y17         FDRE                                         r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y17         FDRE (Prop_fdre_C_Q)         0.269     5.331 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/counter_reg[4]/Q
                         net (fo=67, routed)          1.484     6.814    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/out[0]
    SLICE_X89Y44         LUT4 (Prop_lut4_I0_O)        0.053     6.867 r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[0].genblk1[2].MUL_reg[2]_i_4__6/O
                         net (fo=4, routed)           0.749     7.616    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/in_a[60]
    DSP48_X6Y21          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.753    11.257    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X6Y21          DSP48E1                                      r  DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]/CLK
                         clock pessimism              0.248    11.506    
                         clock uncertainty           -0.035    11.471    
    DSP48_X6Y21          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.154     8.317    DUT_NTT/genblk3[7].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[3].genblk1[2].MUL_reg[11]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[11].NTT_SDF_STAGE/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.972ns  (logic 0.361ns (12.145%)  route 2.611ns (87.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.991ns = ( 11.658 - 6.667 ) 
    Source Clock Delay      (SCD):    5.275ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       2.203     5.275    DUT_NTT/genblk3[11].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X32Y13         FDRE                                         r  DUT_NTT/genblk3[11].NTT_SDF_STAGE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.308     5.583 r  DUT_NTT/genblk3[11].NTT_SDF_STAGE/counter_reg[0]/Q
                         net (fo=450, routed)         1.869     7.452    DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/out[0]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.053     7.505 r  DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[0].genblk1[2].MUL_reg[2]_i_3__10/O
                         net (fo=4, routed)           0.742     8.247    DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/in_a[61]
    DSP48_X1Y14          DSP48E1                                      r  DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       2.154    11.658    DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X1Y14          DSP48E1                                      r  DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]/CLK
                         clock pessimism              0.322    11.981    
                         clock uncertainty           -0.035    11.946    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -2.997     8.949    DUT_NTT/genblk3[11].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[2].MUL_reg[2]
  -------------------------------------------------------------------
                         required time                          8.949    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 DUT_NTT/genblk3[3].NTT_SDF_STAGE/stage_in_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk rise@6.667ns - clk rise@0.000ns)
  Data Path Delay:        2.894ns  (logic 0.435ns (15.033%)  route 2.459ns (84.967%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 11.507 - 6.667 ) 
    Source Clock Delay      (SCD):    5.045ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.742     0.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.210     2.952    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.973     5.045    DUT_NTT/genblk3[3].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X104Y27        FDRE                                         r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/stage_in_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y27        FDRE (Prop_fdre_C_Q)         0.282     5.327 r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/stage_in_reg_reg[46]/Q
                         net (fo=4, routed)           1.354     6.681    DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/Q[46]
    SLICE_X74Y20         LUT4 (Prop_lut4_I1_O)        0.153     6.834 r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_UNIFIED/MOD_SUB/genblk3[0].genblk1[1].MUL_reg[1]_i_2__2/O
                         net (fo=4, routed)           1.104     7.938    DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/in_a[46]
    DSP48_X4Y1           DSP48E1                                      r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.667     6.667 r  
    AF30                                              0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.616     7.283 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.108     9.391    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.504 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       2.003    11.507    DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/clk_IBUF_BUFG
    DSP48_X4Y1           DSP48E1                                      r  DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]/CLK
                         clock pessimism              0.322    11.830    
                         clock uncertainty           -0.035    11.795    
    DSP48_X4Y1           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.154     8.641    DUT_NTT/genblk3[3].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/INTMUL/genblk3[0].genblk1[1].MUL_reg[1]
  -------------------------------------------------------------------
                         required time                          8.641    
                         arrival time                          -7.938    
  -------------------------------------------------------------------
                         slack                                  0.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 DELAY_START/shift_array_reg[0][0]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.676     1.744    DELAY_START/clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  DELAY_START/shift_array_reg[0][0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.100     1.844 r  DELAY_START/shift_array_reg[0][0]__0/Q
                         net (fo=1, routed)           0.055     1.899    DELAY_START/shift_array_reg[0][0]__0_n_0
    SLICE_X48Y109        SRL16E                                       r  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.897     2.204    DELAY_START/clk_IBUF_BUFG
    SLICE_X48Y109        SRL16E                                       r  DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8/CLK
                         clock pessimism             -0.448     1.755    
    SLICE_X48Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.857    DELAY_START/DELAY_BLOCK[7].shift_array_reg[8][0]_srl8
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/T2H_reg_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/To_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.219ns (53.497%)  route 0.190ns (46.503%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.727     1.795    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/clk_IBUF_BUFG
    SLICE_X52Y50         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/T2H_reg_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.107     1.902 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/T2H_reg_reg[0][19]/Q
                         net (fo=3, routed)           0.190     2.092    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/p_0_in71_in
    SLICE_X52Y49         LUT4 (Prop_lut4_I2_O)        0.066     2.158 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/To[19]_i_2__8/O
                         net (fo=1, routed)           0.000     2.158    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/(null)[0].imuu/To_reg[19]_0[3]
    SLICE_X52Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.204 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/(null)[0].imuu/To_reg[19]_i_1__28/O[3]
                         net (fo=1, routed)           0.000     2.204    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/p_0_in[19]
    SLICE_X52Y49         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/To_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.041     2.348    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/clk_IBUF_BUFG
    SLICE_X52Y49         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/To_reg[19]/C
                         clock pessimism             -0.286     2.061    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.092     2.153    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[2].wsu/To_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[113].shift_array_reg[114][15]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][15]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (52.998%)  route 0.105ns (47.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.693     1.761    DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X118Y22        FDRE                                         r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[113].shift_array_reg[114][15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y22        FDRE (Prop_fdre_C_Q)         0.118     1.879 r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[113].shift_array_reg[114][15]__0/Q
                         net (fo=2, routed)           0.105     1.984    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/data_in[15]
    SLICE_X120Y21        SRL16E                                       r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][15]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.952     2.259    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X120Y21        SRL16E                                       r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][15]_srl12/CLK
                         clock pessimism             -0.484     1.774    
    SLICE_X120Y21        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.928    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][15]_srl12
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[49].shift_array_reg[50][31]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][31]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.414%)  route 0.107ns (47.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.292ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.726     1.794    DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X134Y21        FDRE                                         r  DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[49].shift_array_reg[50][31]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y21        FDRE (Prop_fdre_C_Q)         0.118     1.912 r  DUT_NTT/genblk3[5].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[49].shift_array_reg[50][31]__0/Q
                         net (fo=2, routed)           0.107     2.019    DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/data_in[31]
    SLICE_X134Y20        SRL16E                                       r  DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][31]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.985     2.292    DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X134Y20        SRL16E                                       r  DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][31]_srl12/CLK
                         clock pessimism             -0.484     1.807    
    SLICE_X134Y20        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.961    DUT_NTT/genblk3[5].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][31]_srl12
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[113].shift_array_reg[114][23]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][23]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.118ns (53.016%)  route 0.105ns (46.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.692     1.760    DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X120Y26        FDRE                                         r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[113].shift_array_reg[114][23]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y26        FDRE (Prop_fdre_C_Q)         0.118     1.878 r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[113].shift_array_reg[114][23]__0/Q
                         net (fo=2, routed)           0.105     1.983    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/data_in[23]
    SLICE_X118Y25        SRL16E                                       r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][23]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.948     2.255    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X118Y25        SRL16E                                       r  DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][23]_srl12/CLK
                         clock pessimism             -0.484     1.770    
    SLICE_X118Y25        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.924    DUT_NTT/genblk3[4].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][23]_srl12
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][55]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.978%)  route 0.099ns (52.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.692     1.760    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X59Y53         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.091     1.851 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0][55]/Q
                         net (fo=1, routed)           0.099     1.950    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/shift_array_reg[0]_298[55]
    SLICE_X58Y53         SRL16E                                       r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][55]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.934     2.241    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X58Y53         SRL16E                                       r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][55]_srl2/CLK
                         clock pessimism             -0.469     1.771    
    SLICE_X58Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.889    DUT_NTT/genblk3[9].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[1].shift_array_reg[2][55]_srl2
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[17].shift_array_reg[18][63]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][63]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.267%)  route 0.112ns (48.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.688     1.756    DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/clk_IBUF_BUFG
    SLICE_X108Y29        FDRE                                         r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[17].shift_array_reg[18][63]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y29        FDRE (Prop_fdre_C_Q)         0.118     1.874 r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[17].shift_array_reg[18][63]__0/Q
                         net (fo=2, routed)           0.112     1.986    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/data_in[63]
    SLICE_X108Y31        SRL16E                                       r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][63]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.948     2.255    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/clk
    SLICE_X108Y31        SRL16E                                       r  DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][63]_srl12/CLK
                         clock pessimism             -0.484     1.770    
    SLICE_X108Y31        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.924    DUT_NTT/genblk3[6].NTT_SDF_STAGE/SHIFT/DELAY_BLOCK[10].shift_array_reg[11][63]_srl12
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/T2H_reg_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/To_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.175ns (41.132%)  route 0.250ns (58.868%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.693     1.761    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/T2H_reg_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.100     1.861 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/T2H_reg_reg[0][12]/Q
                         net (fo=3, routed)           0.250     2.112    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/(null)[0].imuu/To_reg[27][12]
    SLICE_X60Y48         LUT4 (Prop_lut4_I1_O)        0.028     2.140 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/(null)[0].imuu/To0_carry__2_i_3__8/O
                         net (fo=1, routed)           0.000     2.140    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/(null)[0].imuu_n_52
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.187 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/To0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.187    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/p_0_in[13]
    SLICE_X60Y48         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/To_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.006     2.313    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/To_reg[13]/C
                         clock pessimism             -0.286     2.026    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.092     2.118    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/To_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[2].NTT_SDF_STAGE/stage_in_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.192ns (54.087%)  route 0.163ns (45.913%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.645     1.713    DUT_NTT/genblk3[2].NTT_SDF_STAGE/clk_IBUF_BUFG
    SLICE_X108Y54        FDRE                                         r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/stage_in_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.118     1.831 r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/stage_in_reg_reg[59]/Q
                         net (fo=4, routed)           0.163     1.994    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/ab_reg[63][59]
    SLICE_X112Y54        LUT6 (Prop_lut6_I1_O)        0.028     2.022 r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/ab[59]_i_6__1/O
                         net (fo=1, routed)           0.000     2.022    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/ab[59]_i_6__1_n_0
    SLICE_X112Y54        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.068 r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/ab_reg[59]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.068    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/D[59]
    SLICE_X112Y54        FDRE                                         r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.885     2.192    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/clk_IBUF_BUFG
    SLICE_X112Y54        FDRE                                         r  DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_reg[59]/C
                         clock pessimism             -0.286     1.905    
    SLICE_X112Y54        FDRE (Hold_fdre_C_D)         0.092     1.997    DUT_NTT/genblk3[2].NTT_SDF_STAGE/BTF_UNIFIED/MOD_ADD/ab_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/T2H_reg_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/To_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.178ns (41.545%)  route 0.250ns (58.455%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.900     1.042    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.068 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       0.693     1.761    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/T2H_reg_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.100     1.861 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/T2H_reg_reg[0][12]/Q
                         net (fo=3, routed)           0.250     2.112    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/(null)[0].imuu/To_reg[27][12]
    SLICE_X60Y48         LUT4 (Prop_lut4_I2_O)        0.028     2.140 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/(null)[0].imuu/To0_carry__2_i_4__8/O
                         net (fo=1, routed)           0.000     2.140    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/(null)[0].imuu_n_53
    SLICE_X60Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.190 r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/To0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.190    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/p_0_in[12]
    SLICE_X60Y48         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/To_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AF30                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AF30                 IBUF (Prop_ibuf_I_O)         0.309     0.309 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.968     1.277    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=22049, routed)       1.006     2.313    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/To_reg[12]/C
                         clock pessimism             -0.286     2.026    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.092     2.118    DUT_NTT/genblk3[9].NTT_SDF_STAGE/BTF_UNIFIED/MODMUL/WL_MT/genblk1[3].wsu/To_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X6Y11   DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X6Y13   DUT_NTT/genblk3[1].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X2Y5    DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X1Y6    DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X2Y7    DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X2Y8    DUT_NTT/genblk3[0].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X7Y9    DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X7Y9    DUT_NTT/genblk3[2].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         6.667       4.172      RAMB36_X5Y3    DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         6.667       4.172      RAMB36_X5Y3    DUT_NTT/genblk3[3].NTT_SDF_STAGE/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y55   DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][24]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y55   DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][25]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y55   DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][26]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y55   DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][27]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y55   DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][28]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y55   DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][29]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y55   DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][30]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X38Y55   DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][31]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X48Y61   DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][48]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X48Y61   DUT_NTT/genblk3[10].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][49]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X118Y36  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][56]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X118Y36  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][57]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X118Y36  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][58]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X118Y36  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][59]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X118Y36  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][60]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X118Y36  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][61]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X118Y36  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][62]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.333       2.553      SLICE_X118Y36  DUT_NTT/genblk3[4].NTT_SDF_STAGE/BTF_UNIFIED/SHIFT_A/DELAY_BLOCK[8].shift_array_reg[9][63]_srl10/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X126Y16  DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[112].shift_array_reg[113][2]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.780         3.333       2.553      SLICE_X128Y16  DUT_NTT/genblk3[4].NTT_SDF_STAGE/FIFO/DELAY_BLOCK[112].shift_array_reg[113][3]_srl18/CLK



