#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56d2b4c85490 .scope module, "DatapthUnit_tb" "DatapthUnit_tb" 2 3;
 .timescale -9 -12;
v0x56d2b4cd6e30_0 .var "clk", 0 0;
v0x56d2b4cd6ed0_0 .var "rst", 0 0;
S_0x56d2b4c85620 .scope module, "Datapath_Unit_u" "Datapath_Unit" 2 8, 3 9 0, S_0x56d2b4c85490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0x56d2b4cd71f0 .functor AND 1, v0x56d2b4cd4740_0, v0x56d2b4cd1d40_0, C4<1>, C4<1>;
v0x56d2b4cd5a30_0 .net "ACC_data", 7 0, v0x56d2b4cb0560_0;  1 drivers
v0x56d2b4cd5b60_0 .net "ALUToACC", 0 0, v0x56d2b4cd3f30_0;  1 drivers
v0x56d2b4cd5c70_0 .net "ALU_Op", 1 0, v0x56d2b4cd4010_0;  1 drivers
v0x56d2b4cd5d60_0 .net "PC_actve", 0 0, v0x56d2b4cd40d0_0;  1 drivers
v0x56d2b4cd5e50_0 .net "PC_addr", 0 0, v0x56d2b4cd41d0_0;  1 drivers
o0x7aded8a89df8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56d2b4cd5f90_0 name=_ivl_0
v0x56d2b4cd6050_0 .net "address_in", 4 0, v0x56d2b4cd23a0_0;  1 drivers
v0x56d2b4cd6160_0 .net "address_out", 4 0, v0x56d2b4cd3060_0;  1 drivers
v0x56d2b4cd6220_0 .net "clk", 0 0, v0x56d2b4cd6e30_0;  1 drivers
RS_0x7aded8a892e8 .resolv tri, L_0x56d2b4cd7060, L_0x56d2b4cd7150;
v0x56d2b4cd6350_0 .net8 "data", 7 0, RS_0x7aded8a892e8;  2 drivers
v0x56d2b4cd64a0_0 .net "dataToACC", 7 0, v0x56d2b4cd5000_0;  1 drivers
v0x56d2b4cd6560_0 .net "data_address", 4 0, v0x56d2b4cd2960_0;  1 drivers
v0x56d2b4cd6620_0 .net "data_out", 7 0, v0x56d2b4cd1e00_0;  1 drivers
v0x56d2b4cd6730_0 .net "instruction_address", 4 0, v0x56d2b4c6ff20_0;  1 drivers
v0x56d2b4cd6840_0 .net "isZero", 0 0, v0x56d2b4cd1d40_0;  1 drivers
v0x56d2b4cd68e0_0 .net "opcode", 2 0, v0x56d2b4cd2cb0_0;  1 drivers
v0x56d2b4cd69d0_0 .net "regWrite", 0 0, v0x56d2b4cd4670_0;  1 drivers
v0x56d2b4cd6ac0_0 .net "rst", 0 0, v0x56d2b4cd6ed0_0;  1 drivers
v0x56d2b4cd6b60_0 .net "skip", 0 0, v0x56d2b4cd4740_0;  1 drivers
v0x56d2b4cd6c00_0 .net "skip_signal", 0 0, L_0x56d2b4cd71f0;  1 drivers
v0x56d2b4cd6ca0_0 .net "stop", 0 0, v0x56d2b4cd47e0_0;  1 drivers
v0x56d2b4cd6d40_0 .net "write_en", 0 0, v0x56d2b4cd4880_0;  1 drivers
L_0x56d2b4cd7150 .functor MUXZ 8, o0x7aded8a89df8, v0x56d2b4cb0560_0, v0x56d2b4cd4880_0, C4<>;
S_0x56d2b4c9d580 .scope module, "ACC_u" "ACC" 3 54, 4 1 0, S_0x56d2b4c85620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 8 "in";
    .port_info 3 /OUTPUT 8 "out";
v0x56d2b4c71900_0 .net "clk", 0 0, v0x56d2b4cd6e30_0;  alias, 1 drivers
v0x56d2b4c71f10_0 .net "in", 7 0, v0x56d2b4cd5000_0;  alias, 1 drivers
v0x56d2b4cb0560_0 .var "out", 7 0;
v0x56d2b4c743d0_0 .net "regWrite", 0 0, v0x56d2b4cd4670_0;  alias, 1 drivers
E_0x56d2b4c80bf0 .event posedge, v0x56d2b4c71900_0;
S_0x56d2b4cd1440 .scope module, "ADD_Mux_u" "ADD_Mux" 3 82, 5 30 0, S_0x56d2b4c85620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "skip_signal";
    .port_info 1 /INPUT 5 "address";
    .port_info 2 /OUTPUT 5 "next_address";
v0x56d2b4c72370_0 .net "address", 4 0, v0x56d2b4cd3060_0;  alias, 1 drivers
v0x56d2b4c6ff20_0 .var "next_address", 4 0;
v0x56d2b4cd1770_0 .net "skip_signal", 0 0, L_0x56d2b4cd71f0;  alias, 1 drivers
E_0x56d2b4c80360 .event anyedge, v0x56d2b4cd1770_0, v0x56d2b4c72370_0;
S_0x56d2b4cd1890 .scope module, "ALU_u" "ALU" 3 97, 6 1 0, S_0x56d2b4c85620;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_Op";
    .port_info 1 /INPUT 8 "inA";
    .port_info 2 /INPUT 8 "inB";
    .port_info 3 /OUTPUT 1 "isZero";
    .port_info 4 /OUTPUT 8 "out";
v0x56d2b4cd1aa0_0 .net "ALU_Op", 1 0, v0x56d2b4cd4010_0;  alias, 1 drivers
v0x56d2b4cd1b80_0 .net "inA", 7 0, v0x56d2b4cb0560_0;  alias, 1 drivers
v0x56d2b4cd1c70_0 .net8 "inB", 7 0, RS_0x7aded8a892e8;  alias, 2 drivers
v0x56d2b4cd1d40_0 .var "isZero", 0 0;
v0x56d2b4cd1e00_0 .var "out", 7 0;
E_0x56d2b4c634d0 .event anyedge, v0x56d2b4cd1aa0_0, v0x56d2b4cb0560_0, v0x56d2b4cd1c70_0, v0x56d2b4cd1e00_0;
S_0x56d2b4cd1fd0 .scope module, "AddressMux_u" "AddressMux" 3 89, 7 1 0, S_0x56d2b4c85620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PC_addr";
    .port_info 1 /INPUT 1 "PC_actve";
    .port_info 2 /INPUT 5 "instruction_address";
    .port_info 3 /INPUT 5 "data_address";
    .port_info 4 /OUTPUT 5 "address";
v0x56d2b4cd2200_0 .net "PC_actve", 0 0, v0x56d2b4cd40d0_0;  alias, 1 drivers
v0x56d2b4cd22e0_0 .net "PC_addr", 0 0, v0x56d2b4cd41d0_0;  alias, 1 drivers
v0x56d2b4cd23a0_0 .var "address", 4 0;
v0x56d2b4cd2490_0 .net "data_address", 4 0, v0x56d2b4cd2960_0;  alias, 1 drivers
v0x56d2b4cd2570_0 .net "instruction_address", 4 0, v0x56d2b4c6ff20_0;  alias, 1 drivers
E_0x56d2b4cb5c40/0 .event anyedge, v0x56d2b4cd2200_0, v0x56d2b4cd23a0_0, v0x56d2b4cd22e0_0, v0x56d2b4cd2490_0;
E_0x56d2b4cb5c40/1 .event anyedge, v0x56d2b4c6ff20_0;
E_0x56d2b4cb5c40 .event/or E_0x56d2b4cb5c40/0, E_0x56d2b4cb5c40/1;
S_0x56d2b4cd2730 .scope module, "IR_u" "instructionRegister" 3 47, 8 1 0, S_0x56d2b4c85620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /OUTPUT 3 "opcode";
    .port_info 3 /OUTPUT 5 "address";
v0x56d2b4cd2960_0 .var "address", 4 0;
v0x56d2b4cd2a40_0 .net "clk", 0 0, v0x56d2b4cd6e30_0;  alias, 1 drivers
v0x56d2b4cd2b10_0 .var "counter", 2 0;
v0x56d2b4cd2be0_0 .net8 "data", 7 0, RS_0x7aded8a892e8;  alias, 2 drivers
v0x56d2b4cd2cb0_0 .var "opcode", 2 0;
S_0x56d2b4cd2e40 .scope module, "PC_u" "PC" 3 76, 5 1 0, S_0x56d2b4c85620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "stop";
    .port_info 3 /INPUT 5 "loaded_address";
    .port_info 4 /OUTPUT 5 "address";
v0x56d2b4cd3060_0 .var "address", 4 0;
v0x56d2b4cd3170_0 .net "clk", 0 0, v0x56d2b4cd6e30_0;  alias, 1 drivers
v0x56d2b4cd3260_0 .var "counter", 1 0;
v0x56d2b4cd3300_0 .net "loaded_address", 4 0, v0x56d2b4cd23a0_0;  alias, 1 drivers
v0x56d2b4cd33f0_0 .net "rst", 0 0, v0x56d2b4cd6ed0_0;  alias, 1 drivers
o0x7aded8a89798 .functor BUFZ 1, C4<z>; HiZ drive
v0x56d2b4cd34e0_0 .net "stop", 0 0, o0x7aded8a89798;  0 drivers
E_0x56d2b4cb6340 .event posedge, v0x56d2b4cd33f0_0, v0x56d2b4c71900_0;
S_0x56d2b4cd3640 .scope module, "controller_u" "controller" 3 62, 9 1 0, S_0x56d2b4c85620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /OUTPUT 1 "stop";
    .port_info 3 /OUTPUT 1 "write_en";
    .port_info 4 /OUTPUT 1 "skip";
    .port_info 5 /OUTPUT 1 "regWrite";
    .port_info 6 /OUTPUT 1 "ALUToACC";
    .port_info 7 /OUTPUT 1 "PC_addr";
    .port_info 8 /OUTPUT 1 "PC_actve";
    .port_info 9 /OUTPUT 2 "ALU_Op";
P_0x56d2b4cd3820 .param/l "ADD" 1 9 20, C4<010>;
P_0x56d2b4cd3860 .param/l "AND" 1 9 21, C4<011>;
P_0x56d2b4cd38a0 .param/l "HLT" 1 9 18, C4<000>;
P_0x56d2b4cd38e0 .param/l "JMP" 1 9 25, C4<111>;
P_0x56d2b4cd3920 .param/l "LDA" 1 9 23, C4<101>;
P_0x56d2b4cd3960 .param/l "SKZ" 1 9 19, C4<001>;
P_0x56d2b4cd39a0 .param/l "STO" 1 9 24, C4<110>;
P_0x56d2b4cd39e0 .param/l "XOR" 1 9 22, C4<100>;
v0x56d2b4cd3f30_0 .var "ALUToACC", 0 0;
v0x56d2b4cd4010_0 .var "ALU_Op", 1 0;
v0x56d2b4cd40d0_0 .var "PC_actve", 0 0;
v0x56d2b4cd41d0_0 .var "PC_addr", 0 0;
v0x56d2b4cd42a0_0 .net "clk", 0 0, v0x56d2b4cd6e30_0;  alias, 1 drivers
v0x56d2b4cd4390_0 .var "counter1", 1 0;
v0x56d2b4cd4430_0 .var "counter2", 1 0;
v0x56d2b4cd44d0_0 .var "counter3", 1 0;
v0x56d2b4cd45b0_0 .net "opcode", 2 0, v0x56d2b4cd2cb0_0;  alias, 1 drivers
v0x56d2b4cd4670_0 .var "regWrite", 0 0;
v0x56d2b4cd4740_0 .var "skip", 0 0;
v0x56d2b4cd47e0_0 .var "stop", 0 0;
v0x56d2b4cd4880_0 .var "write_en", 0 0;
E_0x56d2b4cd3ed0 .event negedge, v0x56d2b4c71900_0;
S_0x56d2b4cd4ae0 .scope module, "dataMux_u" "dataMux" 3 107, 3 117 0, S_0x56d2b4c85620;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_data";
    .port_info 1 /INPUT 8 "MEM_data";
    .port_info 2 /INPUT 1 "ALUToACC";
    .port_info 3 /OUTPUT 8 "data_out";
v0x56d2b4cd4d20_0 .net "ALUToACC", 0 0, v0x56d2b4cd3f30_0;  alias, 1 drivers
v0x56d2b4cd4e10_0 .net "ALU_data", 7 0, v0x56d2b4cd1e00_0;  alias, 1 drivers
v0x56d2b4cd4ee0_0 .net8 "MEM_data", 7 0, RS_0x7aded8a892e8;  alias, 2 drivers
v0x56d2b4cd5000_0 .var "data_out", 7 0;
E_0x56d2b4cd4ca0 .event anyedge, v0x56d2b4cd3f30_0, v0x56d2b4cd1e00_0, v0x56d2b4cd1c70_0;
S_0x56d2b4cd5130 .scope module, "memory_u" "memory" 3 39, 10 1 0, S_0x56d2b4c85620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_en";
    .port_info 2 /INPUT 5 "address";
    .port_info 3 /INOUT 8 "data";
v0x56d2b4cd5310_0 .net *"_ivl_1", 0 0, L_0x56d2b4cd6fc0;  1 drivers
o0x7aded8a89cd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56d2b4cd53f0_0 name=_ivl_2
v0x56d2b4cd54d0_0 .net "address", 4 0, v0x56d2b4cd3060_0;  alias, 1 drivers
v0x56d2b4cd55a0_0 .net "clk", 0 0, v0x56d2b4cd6e30_0;  alias, 1 drivers
v0x56d2b4cd56d0_0 .net8 "data", 7 0, RS_0x7aded8a892e8;  alias, 2 drivers
v0x56d2b4cd5790_0 .var "data_out", 7 0;
v0x56d2b4cd5870 .array "mem", 0 31, 7 0;
v0x56d2b4cd5930_0 .net "write_en", 0 0, v0x56d2b4cd4880_0;  alias, 1 drivers
L_0x56d2b4cd6fc0 .reduce/nor v0x56d2b4cd4880_0;
L_0x56d2b4cd7060 .functor MUXZ 8, o0x7aded8a89cd8, v0x56d2b4cd5790_0, L_0x56d2b4cd6fc0, C4<>;
    .scope S_0x56d2b4cd5130;
T_0 ;
    %vpi_call 10 11 "$readmemb", "./instruction.mem", v0x56d2b4cd5870, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %vpi_call 10 12 "$readmemb", "./data.mem", v0x56d2b4cd5870, 32'sb00000000000000000000000000010000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x56d2b4cd5130;
T_1 ;
    %wait E_0x56d2b4c80bf0;
    %load/vec4 v0x56d2b4cd5930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x56d2b4cd56d0_0;
    %load/vec4 v0x56d2b4cd54d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56d2b4cd5870, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56d2b4cd54d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56d2b4cd5870, 4;
    %store/vec4 v0x56d2b4cd5790_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56d2b4cd5130;
T_2 ;
    %wait E_0x56d2b4c80bf0;
    %vpi_call 10 29 "$writememb", "./data.mem", v0x56d2b4cd5870, 32'sb00000000000000000000000000010000, 32'sb00000000000000000000000000011111 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0x56d2b4cd2730;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56d2b4cd2b10_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_0x56d2b4cd2730;
T_4 ;
    %wait E_0x56d2b4c80bf0;
    %load/vec4 v0x56d2b4cd2b10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x56d2b4cd2be0_0;
    %parti/s 3, 5, 4;
    %assign/vec4 v0x56d2b4cd2cb0_0, 0;
    %load/vec4 v0x56d2b4cd2be0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x56d2b4cd2960_0, 0;
    %load/vec4 v0x56d2b4cd2be0_0;
    %parti/s 3, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56d2b4cd2b10_0, 0;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56d2b4cd2b10_0, 0;
    %jmp T_4.11;
T_4.3 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56d2b4cd2b10_0, 0;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56d2b4cd2b10_0, 0;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56d2b4cd2b10_0, 0;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56d2b4cd2b10_0, 0;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56d2b4cd2b10_0, 0;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56d2b4cd2b10_0, 0;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56d2b4cd2b10_0, 0;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56d2b4cd2b10_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x56d2b4cd2b10_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56d2b4c9d580;
T_5 ;
    %wait E_0x56d2b4c80bf0;
    %load/vec4 v0x56d2b4c743d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x56d2b4c71f10_0;
    %assign/vec4 v0x56d2b4cb0560_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56d2b4cd3640;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd3f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd41d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd40d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd44d0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x56d2b4cd3640;
T_7 ;
    %wait E_0x56d2b4c80bf0;
    %load/vec4 v0x56d2b4cd45b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd3f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd41d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd40d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4430_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd44d0_0, 0;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd4740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd3f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd41d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd40d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4430_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56d2b4cd44d0_0, 0;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd4670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd41d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd40d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56d2b4cd4010_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56d2b4cd4390_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56d2b4cd4430_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56d2b4cd44d0_0, 0;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd4670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd41d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd40d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56d2b4cd4010_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56d2b4cd4390_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56d2b4cd4430_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56d2b4cd44d0_0, 0;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd4670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd41d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd40d0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56d2b4cd4010_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56d2b4cd4390_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56d2b4cd4430_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56d2b4cd44d0_0, 0;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd41d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd40d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4010_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56d2b4cd4390_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56d2b4cd4430_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x56d2b4cd44d0_0, 0;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd47e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd41d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd40d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56d2b4cd4010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4390_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56d2b4cd4430_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56d2b4cd44d0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd4670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56d2b4cd3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd41d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56d2b4cd40d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4390_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56d2b4cd4430_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56d2b4cd44d0_0, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56d2b4cd3640;
T_8 ;
    %wait E_0x56d2b4cd3ed0;
    %load/vec4 v0x56d2b4cd4390_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d2b4cd4670_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56d2b4cd4390_0;
    %subi 1, 0, 2;
    %store/vec4 v0x56d2b4cd4390_0, 0, 2;
T_8.1 ;
    %load/vec4 v0x56d2b4cd4430_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d2b4cd41d0_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x56d2b4cd4430_0;
    %subi 1, 0, 2;
    %store/vec4 v0x56d2b4cd4430_0, 0, 2;
T_8.3 ;
    %load/vec4 v0x56d2b4cd44d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d2b4cd40d0_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x56d2b4cd44d0_0;
    %subi 1, 0, 2;
    %store/vec4 v0x56d2b4cd44d0_0, 0, 2;
T_8.5 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56d2b4cd2e40;
T_9 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56d2b4cd3060_0, 0, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56d2b4cd3260_0, 0, 2;
    %end;
    .thread T_9;
    .scope S_0x56d2b4cd2e40;
T_10 ;
    %wait E_0x56d2b4cb6340;
    %load/vec4 v0x56d2b4cd33f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56d2b4cd3060_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56d2b4cd3260_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56d2b4cd34e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 31, 5;
    %assign/vec4 v0x56d2b4cd3060_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x56d2b4cd3260_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x56d2b4cd3300_0;
    %assign/vec4 v0x56d2b4cd3060_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56d2b4cd3260_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x56d2b4cd3260_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x56d2b4cd3260_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56d2b4cd1440;
T_11 ;
    %wait E_0x56d2b4c80360;
    %load/vec4 v0x56d2b4cd1770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x56d2b4c72370_0;
    %addi 2, 0, 5;
    %store/vec4 v0x56d2b4c6ff20_0, 0, 5;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x56d2b4c72370_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56d2b4c6ff20_0, 0, 5;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56d2b4cd1fd0;
T_12 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56d2b4cd23a0_0, 0;
    %end;
    .thread T_12;
    .scope S_0x56d2b4cd1fd0;
T_13 ;
    %wait E_0x56d2b4cb5c40;
    %load/vec4 v0x56d2b4cd2200_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x56d2b4cd23a0_0;
    %assign/vec4 v0x56d2b4cd23a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56d2b4cd22e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x56d2b4cd2490_0;
    %assign/vec4 v0x56d2b4cd23a0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x56d2b4cd2570_0;
    %assign/vec4 v0x56d2b4cd23a0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56d2b4cd1890;
T_14 ;
    %wait E_0x56d2b4c634d0;
    %load/vec4 v0x56d2b4cd1aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56d2b4cd1e00_0, 0, 8;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x56d2b4cd1b80_0;
    %load/vec4 v0x56d2b4cd1c70_0;
    %add;
    %store/vec4 v0x56d2b4cd1e00_0, 0, 8;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x56d2b4cd1b80_0;
    %load/vec4 v0x56d2b4cd1c70_0;
    %and;
    %store/vec4 v0x56d2b4cd1e00_0, 0, 8;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x56d2b4cd1b80_0;
    %load/vec4 v0x56d2b4cd1c70_0;
    %xor;
    %store/vec4 v0x56d2b4cd1e00_0, 0, 8;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %load/vec4 v0x56d2b4cd1e00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_14.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_14.6, 8;
T_14.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_14.6, 8;
 ; End of false expr.
    %blend;
T_14.6;
    %pad/s 1;
    %store/vec4 v0x56d2b4cd1d40_0, 0, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56d2b4cd4ae0;
T_15 ;
    %wait E_0x56d2b4cd4ca0;
    %load/vec4 v0x56d2b4cd4d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x56d2b4cd4e10_0;
    %store/vec4 v0x56d2b4cd5000_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56d2b4cd4ee0_0;
    %store/vec4 v0x56d2b4cd5000_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56d2b4c85490;
T_16 ;
    %vpi_call 2 14 "$dumpfile", "Datapath_Unit.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56d2b4c85490 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x56d2b4c85490;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d2b4cd6e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56d2b4cd6ed0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x56d2b4c85490;
T_18 ;
    %delay 25000, 0;
    %load/vec4 v0x56d2b4cd6e30_0;
    %inv;
    %store/vec4 v0x56d2b4cd6e30_0, 0, 1;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "datapath.v";
    "./ACC.v";
    "./programCounter.v";
    "./ALU.v";
    "./AddressMux.v";
    "./IR.v";
    "./controller.v";
    "./memory.v";
