Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: filter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "filter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "filter"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : filter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Projects\2IN35\Lab4\Sources\A4\filter.v" into library work
Parsing module <filter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <filter>.
Reading initialization file \"coef.txt\".
WARNING:HDLCompiler:413 - "D:\Projects\2IN35\Lab4\Sources\A4\filter.v" Line 93: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\Projects\2IN35\Lab4\Sources\A4\filter.v" Line 96: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\Projects\2IN35\Lab4\Sources\A4\filter.v" Line 100: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\Projects\2IN35\Lab4\Sources\A4\filter.v" Line 106: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <filter>.
    Related source file is "D:\Projects\2IN35\Lab4\Sources\A4\filter.v".
        DWIDTH = 16
        DDWIDTH = 32
        L = 160
        L_LOG = 8
        M = 147
        M_LOG = 8
        CWIDTH = 640
        J = 4
        J_LOG = 2
WARNING:Xst:2999 - Signal 'h_in_reg', unconnected in block 'filter', is tied to its initial value.
WARNING:Xst:2999 - Signal 'count_times_L', unconnected in block 'filter', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <h_in_reg>, simulation mismatch.
    Found 640x16-bit single-port Read Only RAM <Mram_h_in_reg> for signal <h_in_reg>.
    Found 4x10-bit single-port Read Only RAM <Mram_count_times_L> for signal <count_times_L>.
    Found 1-bit register for signal <req_out>.
    Found 16-bit register for signal <data_out>.
    Found 3-bit register for signal <count>.
    Found 8-bit register for signal <cur_mod>.
    Found 1-bit register for signal <f>.
    Found 32-bit register for signal <calc_buf>.
    Found 64-bit register for signal <n0088[63:0]>.
    Found 32-bit register for signal <last_calc>.
    Found 1-bit register for signal <req_in>.
    Found 8-bit adder for signal <cur_mod[0]_PWR_1_o_add_10_OUT> created at line 96.
    Found 32-bit adder for signal <last_calc[0]_calc_buf[0]_add_13_OUT> created at line 105.
    Found 3-bit adder for signal <count[0]_GND_1_o_add_14_OUT> created at line 106.
    Found 10-bit adder for signal <count[1]_GND_1_o_add_17_OUT> created at line 110.
    Found 8-bit subtractor for signal <GND_1_o_GND_1_o_sub_10_OUT<7:0>> created at line 93.
    Found 16x16-bit multiplier for signal <count[1]_count[1]_MuLt_19_OUT> created at line 110.
    Found 16-bit 4-to-1 multiplexer for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT> created at line 110.
    Found 8-bit comparator greater for signal <cur_mod[0]_PWR_1_o_LessThan_7_o> created at line 85
    Found 8-bit comparator lessequal for signal <n0020> created at line 92
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred 158 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <filter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x10-bit single-port Read Only RAM                    : 1
 640x16-bit single-port Read Only RAM                  : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 8-bit addsub                                          : 1
# Registers                                            : 9
 1-bit register                                        : 3
 16-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
 64-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 18
 1-bit 2-to-1 multiplexer                              : 8
 16-bit 4-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <filter>.
The following registers are absorbed into accumulator <cur_mod>: 1 register on signal <cur_mod>.
	Multiplier <Mmult_count[1]_count[1]_MuLt_19_OUT> in block <filter> and adder/subtractor <Madd_last_calc[0]_calc_buf[0]_add_13_OUT> in block <filter> are combined into a MAC<Maddsub_count[1]_count[1]_MuLt_19_OUT>.
	The following registers are also absorbed by the MAC: <last_calc> in block <filter>, <calc_buf> in block <filter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_count_times_L> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count<1:2>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_h_in_reg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 640-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count[1]_GND_1_o_add_17_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <filter> synthesized (advanced).

Synthesizing (advanced) Unit <filter>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<0>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<1>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<2>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<3>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<4>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<5>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<6>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<7>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<8>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<9>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<10>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<11>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<12>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<13>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<14>>.
	Found 4-bit dynamic shift register for signal <count[1]_input_buf[3][0]_wide_mux_15_OUT<15>>.
Unit <filter> synthesized (advanced).
WARNING:Xst:2677 - Node <calc_buf_31> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_30> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_29> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_28> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_27> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_26> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_25> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_24> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_23> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_22> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_21> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_20> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_19> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_18> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_17> of sequential type is unconnected in block <filter>.
WARNING:Xst:2677 - Node <calc_buf_0> of sequential type is unconnected in block <filter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x10-bit single-port distributed Read Only RAM        : 1
 640x16-bit single-port distributed Read Only RAM      : 1
# MACs                                                 : 1
 16x16-to-32-bit MAC                                   : 1
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 3-bit adder                                           : 1
# Accumulators                                         : 1
 8-bit updown accumulator                              : 1
# Registers                                            : 38
 Flip-Flops                                            : 38
# Shift Registers                                      : 16
 4-bit dynamic shift register                          : 16
# Comparators                                          : 2
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <filter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block filter, actual ratio is 1.
FlipFlop count_1 has been replicated 1 time(s)
FlipFlop count_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 48
 Flip-Flops                                            : 48

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : filter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 380
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 2
#      LUT2                        : 29
#      LUT3                        : 23
#      LUT4                        : 41
#      LUT5                        : 35
#      LUT6                        : 213
#      MUXCY                       : 7
#      MUXF7                       : 17
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 48
#      FDR                         : 1
#      FDRE                        : 46
#      FDSE                        : 1
# Shift Registers                  : 16
#      SRLC16E                     : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 19
#      OBUF                        : 18
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              48  out of  54576     0%  
 Number of Slice LUTs:                  362  out of  27288     1%  
    Number used as Logic:               346  out of  27288     1%  
    Number used as Memory:               16  out of   6408     0%  
       Number used as SRL:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    393
   Number with an unused Flip Flop:     345  out of    393    87%  
   Number with an unused LUT:            31  out of    393     7%  
   Number of fully used LUT-FF pairs:    17  out of    393     4%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    218    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     58     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 10.411ns (Maximum Frequency: 96.053MHz)
   Minimum input arrival time before clock: 8.471ns
   Maximum output required time after clock: 3.874ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.411ns (frequency: 96.053MHz)
  Total number of paths / destination ports: 4984 / 251
-------------------------------------------------------------------------
Delay:               10.411ns (Levels of Logic = 5)
  Source:            cur_mod_7 (FF)
  Destination:       Maddsub_count[1]_count[1]_MuLt_19_OUT (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cur_mod_7 to Maddsub_count[1]_count[1]_MuLt_19_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           164   0.447   2.249  cur_mod_7 (cur_mod_7)
     LUT3:I0->O            1   0.205   0.827  SF01_SW0 (N132)
     LUT6:I2->O            2   0.203   0.845  SF59 (SF513)
     LUT6:I3->O            1   0.205   0.580  count[1]_GND_1_o_add_17_OUT<9>19_SW0 (N77)
     LUT5:I4->O            1   0.205   0.808  count[1]_GND_1_o_add_17_OUT<9>19 (count[1]_GND_1_o_add_17_OUT<9>8)
     LUT6:I3->O            1   0.205   0.579  count[1]_GND_1_o_add_17_OUT<9>20 (_n0152<0>)
     DSP48A1:A0                3.053          Maddsub_count[1]_count[1]_MuLt_19_OUT
    ----------------------------------------
    Total                     10.411ns (4.523ns logic, 5.888ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 842 / 202
-------------------------------------------------------------------------
Offset:              8.471ns (Levels of Logic = 5)
  Source:            ack_out (PAD)
  Destination:       calc_buf_16 (FF)
  Destination Clock: clk rising

  Data Path: ack_out to calc_buf_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.058  ack_out_IBUF (ack_out_IBUF)
     LUT4:I1->O            8   0.205   1.050  _n0195_inv21 (_n0195_inv2)
     LUT6:I2->O            2   0.203   0.616  _n02601_inv (_n02601_inv)
     DSP48A1:OPMODE2->P30    2   3.091   0.721  Maddsub_count[1]_count[1]_MuLt_19_OUT (last_calc[0]_calc_buf[0]_add_13_OUT<30>)
     LUT2:I0->O            1   0.203   0.000  Mmux_calc_buf[0]_calc_buf[0]_mux_38_OUT241 (calc_buf[0]_calc_buf[0]_mux_38_OUT<30>)
     FDRE:D                    0.102          calc_buf_1
    ----------------------------------------
    Total                      8.471ns (5.026ns logic, 3.445ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.874ns (Levels of Logic = 1)
  Source:            req_out_buf (FF)
  Destination:       req_out (PAD)
  Source Clock:      clk rising

  Data Path: req_out_buf to req_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   0.856  req_out_buf (req_out_buf)
     OBUF:I->O                 2.571          req_out_OBUF (req_out)
    ----------------------------------------
    Total                      3.874ns (3.018ns logic, 0.856ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.411|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.16 secs
 
--> 

Total memory usage is 223540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    3 (   0 filtered)

