<profile>

<section name = "Vitis HLS Report for 'conv2_Pipeline_tile_height_loop6'" level="0">
<item name = "Date">Fri Oct 31 13:48:24 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.016 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">27, 27, 0.270 us, 0.270 us, 27, 27, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- tile_height_loop">25, 25, 10, 1, 1, 17, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 61, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 3527, 576, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln382_fu_786_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln387_1_fu_831_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln389_fu_796_p2">+, 0, 0, 18, 11, 11</column>
<column name="icmp_ln382_fu_780_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_4">9, 2, 5, 10</column>
<column name="i_fu_104">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_3_10_reg_1396">32, 0, 32, 0</column>
<column name="add_3_11_reg_1401">32, 0, 32, 0</column>
<column name="add_3_12_reg_1406">32, 0, 32, 0</column>
<column name="add_3_13_reg_1411">32, 0, 32, 0</column>
<column name="add_3_14_reg_1416">32, 0, 32, 0</column>
<column name="add_3_15_reg_1421">32, 0, 32, 0</column>
<column name="add_3_1_reg_1346">32, 0, 32, 0</column>
<column name="add_3_2_reg_1351">32, 0, 32, 0</column>
<column name="add_3_3_reg_1356">32, 0, 32, 0</column>
<column name="add_3_4_reg_1361">32, 0, 32, 0</column>
<column name="add_3_5_reg_1366">32, 0, 32, 0</column>
<column name="add_3_6_reg_1371">32, 0, 32, 0</column>
<column name="add_3_7_reg_1376">32, 0, 32, 0</column>
<column name="add_3_8_reg_1381">32, 0, 32, 0</column>
<column name="add_3_9_reg_1386">32, 0, 32, 0</column>
<column name="add_3_reg_1341">32, 0, 32, 0</column>
<column name="add_3_s_reg_1391">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="i_4_reg_890">5, 0, 5, 0</column>
<column name="i_fu_104">5, 0, 5, 0</column>
<column name="input_tile_10_load_reg_1034">32, 0, 32, 0</column>
<column name="input_tile_11_load_reg_1039">32, 0, 32, 0</column>
<column name="input_tile_12_load_reg_1044">32, 0, 32, 0</column>
<column name="input_tile_13_load_reg_1049">32, 0, 32, 0</column>
<column name="input_tile_14_load_reg_1054">32, 0, 32, 0</column>
<column name="input_tile_15_load_reg_1059">32, 0, 32, 0</column>
<column name="input_tile_16_load_reg_1064">32, 0, 32, 0</column>
<column name="input_tile_1_load_reg_989">32, 0, 32, 0</column>
<column name="input_tile_2_load_reg_994">32, 0, 32, 0</column>
<column name="input_tile_3_load_reg_999">32, 0, 32, 0</column>
<column name="input_tile_4_load_reg_1004">32, 0, 32, 0</column>
<column name="input_tile_5_load_reg_1009">32, 0, 32, 0</column>
<column name="input_tile_6_load_reg_1014">32, 0, 32, 0</column>
<column name="input_tile_7_load_reg_1019">32, 0, 32, 0</column>
<column name="input_tile_8_load_reg_1024">32, 0, 32, 0</column>
<column name="input_tile_9_load_reg_1029">32, 0, 32, 0</column>
<column name="input_tile_load_reg_984">32, 0, 32, 0</column>
<column name="layer2_output_tile_10_addr_reg_1129">10, 0, 10, 0</column>
<column name="layer2_output_tile_10_load_reg_1306">32, 0, 32, 0</column>
<column name="layer2_output_tile_11_addr_reg_1135">10, 0, 10, 0</column>
<column name="layer2_output_tile_11_load_reg_1311">32, 0, 32, 0</column>
<column name="layer2_output_tile_12_addr_reg_1141">10, 0, 10, 0</column>
<column name="layer2_output_tile_12_load_reg_1316">32, 0, 32, 0</column>
<column name="layer2_output_tile_13_addr_reg_1147">10, 0, 10, 0</column>
<column name="layer2_output_tile_13_load_reg_1321">32, 0, 32, 0</column>
<column name="layer2_output_tile_14_addr_reg_1153">10, 0, 10, 0</column>
<column name="layer2_output_tile_14_load_reg_1326">32, 0, 32, 0</column>
<column name="layer2_output_tile_15_addr_reg_1159">10, 0, 10, 0</column>
<column name="layer2_output_tile_15_load_reg_1331">32, 0, 32, 0</column>
<column name="layer2_output_tile_16_addr_reg_1165">10, 0, 10, 0</column>
<column name="layer2_output_tile_16_load_reg_1336">32, 0, 32, 0</column>
<column name="layer2_output_tile_1_addr_reg_1075">10, 0, 10, 0</column>
<column name="layer2_output_tile_1_load_reg_1261">32, 0, 32, 0</column>
<column name="layer2_output_tile_2_addr_reg_1081">10, 0, 10, 0</column>
<column name="layer2_output_tile_2_load_reg_1266">32, 0, 32, 0</column>
<column name="layer2_output_tile_3_addr_reg_1087">10, 0, 10, 0</column>
<column name="layer2_output_tile_3_load_reg_1271">32, 0, 32, 0</column>
<column name="layer2_output_tile_4_addr_reg_1093">10, 0, 10, 0</column>
<column name="layer2_output_tile_4_load_reg_1276">32, 0, 32, 0</column>
<column name="layer2_output_tile_5_addr_reg_1099">10, 0, 10, 0</column>
<column name="layer2_output_tile_5_load_reg_1281">32, 0, 32, 0</column>
<column name="layer2_output_tile_6_addr_reg_1105">10, 0, 10, 0</column>
<column name="layer2_output_tile_6_load_reg_1286">32, 0, 32, 0</column>
<column name="layer2_output_tile_7_addr_reg_1111">10, 0, 10, 0</column>
<column name="layer2_output_tile_7_load_reg_1291">32, 0, 32, 0</column>
<column name="layer2_output_tile_8_addr_reg_1117">10, 0, 10, 0</column>
<column name="layer2_output_tile_8_load_reg_1296">32, 0, 32, 0</column>
<column name="layer2_output_tile_9_addr_reg_1123">10, 0, 10, 0</column>
<column name="layer2_output_tile_9_load_reg_1301">32, 0, 32, 0</column>
<column name="layer2_output_tile_addr_reg_1069">10, 0, 10, 0</column>
<column name="layer2_output_tile_load_reg_1176">32, 0, 32, 0</column>
<column name="mul_3_10_reg_1231">32, 0, 32, 0</column>
<column name="mul_3_11_reg_1236">32, 0, 32, 0</column>
<column name="mul_3_12_reg_1241">32, 0, 32, 0</column>
<column name="mul_3_13_reg_1246">32, 0, 32, 0</column>
<column name="mul_3_14_reg_1251">32, 0, 32, 0</column>
<column name="mul_3_15_reg_1256">32, 0, 32, 0</column>
<column name="mul_3_1_reg_1181">32, 0, 32, 0</column>
<column name="mul_3_2_reg_1186">32, 0, 32, 0</column>
<column name="mul_3_3_reg_1191">32, 0, 32, 0</column>
<column name="mul_3_4_reg_1196">32, 0, 32, 0</column>
<column name="mul_3_5_reg_1201">32, 0, 32, 0</column>
<column name="mul_3_6_reg_1206">32, 0, 32, 0</column>
<column name="mul_3_7_reg_1211">32, 0, 32, 0</column>
<column name="mul_3_8_reg_1216">32, 0, 32, 0</column>
<column name="mul_3_9_reg_1221">32, 0, 32, 0</column>
<column name="mul_3_reg_1171">32, 0, 32, 0</column>
<column name="mul_3_s_reg_1226">32, 0, 32, 0</column>
<column name="i_4_reg_890">64, 32, 5, 0</column>
<column name="layer2_output_tile_10_addr_reg_1129">64, 32, 10, 0</column>
<column name="layer2_output_tile_11_addr_reg_1135">64, 32, 10, 0</column>
<column name="layer2_output_tile_12_addr_reg_1141">64, 32, 10, 0</column>
<column name="layer2_output_tile_13_addr_reg_1147">64, 32, 10, 0</column>
<column name="layer2_output_tile_14_addr_reg_1153">64, 32, 10, 0</column>
<column name="layer2_output_tile_15_addr_reg_1159">64, 32, 10, 0</column>
<column name="layer2_output_tile_16_addr_reg_1165">64, 32, 10, 0</column>
<column name="layer2_output_tile_1_addr_reg_1075">64, 32, 10, 0</column>
<column name="layer2_output_tile_2_addr_reg_1081">64, 32, 10, 0</column>
<column name="layer2_output_tile_3_addr_reg_1087">64, 32, 10, 0</column>
<column name="layer2_output_tile_4_addr_reg_1093">64, 32, 10, 0</column>
<column name="layer2_output_tile_5_addr_reg_1099">64, 32, 10, 0</column>
<column name="layer2_output_tile_6_addr_reg_1105">64, 32, 10, 0</column>
<column name="layer2_output_tile_7_addr_reg_1111">64, 32, 10, 0</column>
<column name="layer2_output_tile_8_addr_reg_1117">64, 32, 10, 0</column>
<column name="layer2_output_tile_9_addr_reg_1123">64, 32, 10, 0</column>
<column name="layer2_output_tile_addr_reg_1069">64, 32, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_986_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_986_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_986_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_986_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_986_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_990_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_990_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_990_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_990_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_990_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_994_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_994_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_994_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_994_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_994_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_998_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_998_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_998_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_998_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_998_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1002_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1002_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1002_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1002_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1002_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1006_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1006_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1006_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1006_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1006_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1010_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1010_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1010_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1010_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1010_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1014_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1014_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1014_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1014_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1014_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1018_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1018_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1018_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1018_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1018_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1022_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1022_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1022_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1022_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1022_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1026_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1026_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1026_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1026_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1026_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1030_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1030_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1030_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1030_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1030_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1034_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1034_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1034_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1034_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1034_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1038_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1038_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1038_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1038_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1038_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1042_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1042_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1042_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1042_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1042_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1046_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1046_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1046_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1046_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1046_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1050_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1050_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1050_p_opcode">out, 2, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1050_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1050_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1054_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1054_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1054_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1054_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1058_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1058_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1058_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1058_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1062_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1062_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1062_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1062_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1066_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1066_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1066_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1066_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1070_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1070_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1070_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1070_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1074_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1074_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1074_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1074_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1078_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1078_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1078_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1078_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1082_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1082_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1082_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1082_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1086_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1086_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1086_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1086_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1090_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1090_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1090_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1090_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1094_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1094_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1094_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1094_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1098_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1098_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1098_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1098_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1102_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1102_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1102_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1102_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1106_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1106_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1106_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1106_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1110_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1110_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1110_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1110_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1114_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1114_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1114_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1114_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1118_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1118_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1118_p_dout0">in, 32, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="grp_fu_1118_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_tile_height_loop6, return value</column>
<column name="add_ln389_5">in, 11, ap_none, add_ln389_5, scalar</column>
<column name="input_tile_address0">out, 11, ap_memory, input_tile, array</column>
<column name="input_tile_ce0">out, 1, ap_memory, input_tile, array</column>
<column name="input_tile_q0">in, 32, ap_memory, input_tile, array</column>
<column name="input_tile_1_address0">out, 11, ap_memory, input_tile_1, array</column>
<column name="input_tile_1_ce0">out, 1, ap_memory, input_tile_1, array</column>
<column name="input_tile_1_q0">in, 32, ap_memory, input_tile_1, array</column>
<column name="input_tile_2_address0">out, 11, ap_memory, input_tile_2, array</column>
<column name="input_tile_2_ce0">out, 1, ap_memory, input_tile_2, array</column>
<column name="input_tile_2_q0">in, 32, ap_memory, input_tile_2, array</column>
<column name="input_tile_3_address0">out, 11, ap_memory, input_tile_3, array</column>
<column name="input_tile_3_ce0">out, 1, ap_memory, input_tile_3, array</column>
<column name="input_tile_3_q0">in, 32, ap_memory, input_tile_3, array</column>
<column name="input_tile_4_address0">out, 11, ap_memory, input_tile_4, array</column>
<column name="input_tile_4_ce0">out, 1, ap_memory, input_tile_4, array</column>
<column name="input_tile_4_q0">in, 32, ap_memory, input_tile_4, array</column>
<column name="input_tile_5_address0">out, 11, ap_memory, input_tile_5, array</column>
<column name="input_tile_5_ce0">out, 1, ap_memory, input_tile_5, array</column>
<column name="input_tile_5_q0">in, 32, ap_memory, input_tile_5, array</column>
<column name="input_tile_6_address0">out, 11, ap_memory, input_tile_6, array</column>
<column name="input_tile_6_ce0">out, 1, ap_memory, input_tile_6, array</column>
<column name="input_tile_6_q0">in, 32, ap_memory, input_tile_6, array</column>
<column name="input_tile_7_address0">out, 11, ap_memory, input_tile_7, array</column>
<column name="input_tile_7_ce0">out, 1, ap_memory, input_tile_7, array</column>
<column name="input_tile_7_q0">in, 32, ap_memory, input_tile_7, array</column>
<column name="input_tile_8_address0">out, 11, ap_memory, input_tile_8, array</column>
<column name="input_tile_8_ce0">out, 1, ap_memory, input_tile_8, array</column>
<column name="input_tile_8_q0">in, 32, ap_memory, input_tile_8, array</column>
<column name="input_tile_9_address0">out, 11, ap_memory, input_tile_9, array</column>
<column name="input_tile_9_ce0">out, 1, ap_memory, input_tile_9, array</column>
<column name="input_tile_9_q0">in, 32, ap_memory, input_tile_9, array</column>
<column name="input_tile_10_address0">out, 11, ap_memory, input_tile_10, array</column>
<column name="input_tile_10_ce0">out, 1, ap_memory, input_tile_10, array</column>
<column name="input_tile_10_q0">in, 32, ap_memory, input_tile_10, array</column>
<column name="input_tile_11_address0">out, 11, ap_memory, input_tile_11, array</column>
<column name="input_tile_11_ce0">out, 1, ap_memory, input_tile_11, array</column>
<column name="input_tile_11_q0">in, 32, ap_memory, input_tile_11, array</column>
<column name="input_tile_12_address0">out, 11, ap_memory, input_tile_12, array</column>
<column name="input_tile_12_ce0">out, 1, ap_memory, input_tile_12, array</column>
<column name="input_tile_12_q0">in, 32, ap_memory, input_tile_12, array</column>
<column name="input_tile_13_address0">out, 11, ap_memory, input_tile_13, array</column>
<column name="input_tile_13_ce0">out, 1, ap_memory, input_tile_13, array</column>
<column name="input_tile_13_q0">in, 32, ap_memory, input_tile_13, array</column>
<column name="input_tile_14_address0">out, 11, ap_memory, input_tile_14, array</column>
<column name="input_tile_14_ce0">out, 1, ap_memory, input_tile_14, array</column>
<column name="input_tile_14_q0">in, 32, ap_memory, input_tile_14, array</column>
<column name="input_tile_15_address0">out, 11, ap_memory, input_tile_15, array</column>
<column name="input_tile_15_ce0">out, 1, ap_memory, input_tile_15, array</column>
<column name="input_tile_15_q0">in, 32, ap_memory, input_tile_15, array</column>
<column name="input_tile_16_address0">out, 11, ap_memory, input_tile_16, array</column>
<column name="input_tile_16_ce0">out, 1, ap_memory, input_tile_16, array</column>
<column name="input_tile_16_q0">in, 32, ap_memory, input_tile_16, array</column>
<column name="add_ln387">in, 10, ap_none, add_ln387, scalar</column>
<column name="layer2_output_tile_address0">out, 10, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_ce0">out, 1, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_we0">out, 1, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_d0">out, 32, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_address1">out, 10, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_ce1">out, 1, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_q1">in, 32, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_1_address0">out, 10, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_ce0">out, 1, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_we0">out, 1, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_d0">out, 32, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_address1">out, 10, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_ce1">out, 1, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_q1">in, 32, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_2_address0">out, 10, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_ce0">out, 1, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_we0">out, 1, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_d0">out, 32, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_address1">out, 10, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_ce1">out, 1, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_q1">in, 32, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_3_address0">out, 10, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_ce0">out, 1, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_we0">out, 1, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_d0">out, 32, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_address1">out, 10, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_ce1">out, 1, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_q1">in, 32, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_4_address0">out, 10, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_ce0">out, 1, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_we0">out, 1, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_d0">out, 32, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_address1">out, 10, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_ce1">out, 1, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_q1">in, 32, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_5_address0">out, 10, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_ce0">out, 1, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_we0">out, 1, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_d0">out, 32, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_address1">out, 10, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_ce1">out, 1, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_q1">in, 32, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_6_address0">out, 10, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_ce0">out, 1, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_we0">out, 1, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_d0">out, 32, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_address1">out, 10, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_ce1">out, 1, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_q1">in, 32, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_7_address0">out, 10, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_ce0">out, 1, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_we0">out, 1, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_d0">out, 32, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_address1">out, 10, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_ce1">out, 1, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_q1">in, 32, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_8_address0">out, 10, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_ce0">out, 1, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_we0">out, 1, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_d0">out, 32, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_address1">out, 10, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_ce1">out, 1, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_q1">in, 32, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_9_address0">out, 10, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_ce0">out, 1, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_we0">out, 1, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_d0">out, 32, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_address1">out, 10, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_ce1">out, 1, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_q1">in, 32, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_10_address0">out, 10, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_ce0">out, 1, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_we0">out, 1, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_d0">out, 32, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_address1">out, 10, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_ce1">out, 1, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_q1">in, 32, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_11_address0">out, 10, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_ce0">out, 1, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_we0">out, 1, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_d0">out, 32, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_address1">out, 10, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_ce1">out, 1, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_q1">in, 32, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_12_address0">out, 10, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_ce0">out, 1, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_we0">out, 1, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_d0">out, 32, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_address1">out, 10, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_ce1">out, 1, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_q1">in, 32, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_13_address0">out, 10, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_ce0">out, 1, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_we0">out, 1, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_d0">out, 32, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_address1">out, 10, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_ce1">out, 1, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_q1">in, 32, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_14_address0">out, 10, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_ce0">out, 1, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_we0">out, 1, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_d0">out, 32, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_address1">out, 10, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_ce1">out, 1, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_q1">in, 32, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_15_address0">out, 10, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_ce0">out, 1, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_we0">out, 1, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_d0">out, 32, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_address1">out, 10, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_ce1">out, 1, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_q1">in, 32, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_16_address0">out, 10, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_ce0">out, 1, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_we0">out, 1, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_d0">out, 32, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_address1">out, 10, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_ce1">out, 1, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_q1">in, 32, ap_memory, layer2_output_tile_16, array</column>
<column name="tmp_27">in, 32, ap_none, tmp_27, scalar</column>
</table>
</item>
</section>
</profile>
