Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_004.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3227121 heartbeat IPC: 3.09874 cumulative IPC: 3.09874 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6561165 heartbeat IPC: 2.99936 cumulative IPC: 3.04824 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11678219 heartbeat IPC: 1.95425 cumulative IPC: 2.56888 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 15424803 heartbeat IPC: 2.6691 cumulative IPC: 2.59323 (Simulation time: 0 hr 1 min 44 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 18651029 heartbeat IPC: 3.0996 cumulative IPC: 2.68082 (Simulation time: 0 hr 2 min 9 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 18651029 (Simulation time: 0 hr 2 min 9 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 30122319 heartbeat IPC: 0.871741 cumulative IPC: 0.871741 (Simulation time: 0 hr 2 min 34 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 41177145 heartbeat IPC: 0.904582 cumulative IPC: 0.887858 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 63186610 heartbeat IPC: 0.45435 cumulative IPC: 0.673619 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 79176195 heartbeat IPC: 0.625407 cumulative IPC: 0.660882 (Simulation time: 0 hr 4 min 1 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 90829841 heartbeat IPC: 0.858101 cumulative IPC: 0.692724 (Simulation time: 0 hr 4 min 21 sec) 
Finished CPU 0 instructions: 50000000 cycles: 72178812 cumulative IPC: 0.692724 (Simulation time: 0 hr 4 min 21 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.692724 instructions: 50000000 cycles: 72178812
L1D TOTAL     ACCESS:   22367161  HIT:   18295312  MISS:    4071849
L1D LOAD      ACCESS:    8950087  HIT:    6937751  MISS:    2012336
L1D RFO       ACCESS:    4668456  HIT:    4561546  MISS:     106910
L1D PREFETCH  ACCESS:    8748618  HIT:    6796015  MISS:    1952603
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   19703979  ISSUED:   19468516  USEFUL:     230102  USELESS:    3602664
L1D AVERAGE MISS LATENCY: 22.3721 cycles
L1I TOTAL     ACCESS:   10829721  HIT:    9780827  MISS:    1048894
L1I LOAD      ACCESS:   10612137  HIT:    9697354  MISS:     914783
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:     217584  HIT:      83473  MISS:     134111
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    2332514  ISSUED:    2332514  USEFUL:     251576  USELESS:      38512
L1I AVERAGE MISS LATENCY: 28.6536 cycles
L2C TOTAL     ACCESS:    6735281  HIT:    5757454  MISS:     977827
L2C LOAD      ACCESS:    2724767  HIT:    2169746  MISS:     555021
L2C RFO       ACCESS:     105675  HIT:      58349  MISS:      47326
L2C PREFETCH  ACCESS:    3659811  HIT:    3284984  MISS:     374827
L2C WRITEBACK ACCESS:     245028  HIT:     244375  MISS:        653
L2C PREFETCH  REQUESTED:   10470612  ISSUED:    9515617  USEFUL:     101932  USELESS:     618289
L2C AVERAGE MISS LATENCY: 51.5355 cycles
LLC TOTAL     ACCESS:    2507858  HIT:    2275999  MISS:     231859
LLC LOAD      ACCESS:     545609  HIT:     483201  MISS:      62408
LLC RFO       ACCESS:      47324  HIT:      32154  MISS:      15170
LLC PREFETCH  ACCESS:    1778872  HIT:    1625052  MISS:     153820
LLC WRITEBACK ACCESS:     136053  HIT:     135592  MISS:        461
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      73368  USELESS:     214630
LLC AVERAGE MISS LATENCY: 162.741 cycles
Major fault: 0 Minor fault: 7592
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      48630  ROW_BUFFER_MISS:     182749
 DBUS_CONGESTED:      86947
 WQ ROW_BUFFER_HIT:      11305  ROW_BUFFER_MISS:      43298  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 98.1603% MPKI: 3.89124 Average ROB Occupancy at Mispredict: 47.1969

Branch types
NOT_BRANCH: 39423755 78.8475%
BRANCH_DIRECT_JUMP: 551642 1.10328%
BRANCH_INDIRECT: 139368 0.278736%
BRANCH_CONDITIONAL: 7920858 15.8417%
BRANCH_DIRECT_CALL: 776072 1.55214%
BRANCH_INDIRECT_CALL: 194644 0.389288%
BRANCH_RETURN: 993311 1.98662%
BRANCH_OTHER: 0 0%

