* SPICE netlist generated by Yosys 0.44 (git sha1 80ba43d26, g++ 14.2.1 -march=x86-64 -mtune=generic -O2 -fno-plt -fexceptions -fstack-clash-protection -fcf-protection -fno-omit-frame-pointer -mno-omit-leaf-frame-pointer -ffile-prefix-map=/build/yosys/src=/usr/src/debug/yosys -fPIC -O3)

.SUBCKT FA4 a.0 a.1 a.2 a.3 b.0 b.1 b.2 b.3 cin s.0 s.1 s.2 s.3 cout
X0 a.0 b.0 cin s.0 cinter.0 FullAdder
X1 a.1 b.1 cinter.0 s.1 cinter.1 FullAdder
X2 a.2 b.2 cinter.1 s.2 cinter.2 FullAdder
X3 a.3 b.3 cinter.2 s.3 cout FullAdder
.ENDS FA4

.SUBCKT FullAdder a b c s cout
X0 c 1 NOT
X1 a b 2 NAND
X2 2 3 NOT
X3 a b 4 NOR
X4 4 5 NOT
X5 3 4 6 NOR
X6 2 5 7 NAND
X7 1 7 8 NOR
X8 c 6 9 NAND
X9 c 6 10 NOR
X10 8 10 s NOR
X11 2 9 cout NAND
.ENDS FullAdder

.SUBCKT INPGEN clk rst a.0 a.1 a.2 a.3 a.4 a.5 a.6 a.7 a.8 a.9 a.10 a.11 a.12 a.13 a.14 a.15 b.0 b.1 b.2 b.3 b.4 b.5 b.6 b.7 b.8 b.9 b.10 b.11 b.12 b.13 b.14 b.15
X0 clk rst Vdd Vss Vdd Vss Vdd Vss Vdd Vss a.0 a.1 a.2 a.3 a.4 a.5 a.6 a.7 RNG
X1 clk rst Vss Vdd Vss Vdd Vdd Vss Vdd Vss b.0 b.1 b.2 b.3 b.4 b.5 b.6 b.7 RNG
X2 clk rst Vss Vdd Vss Vdd Vss Vdd Vdd Vss a.8 a.9 a.10 a.11 a.12 a.13 a.14 a.15 RNG
X3 clk rst Vdd Vdd Vss Vdd Vss Vdd Vss Vdd b.8 b.9 b.10 b.11 b.12 b.13 b.14 b.15 RNG
.ENDS INPGEN

.SUBCKT MCC1 a b _cin s _cout
X0 _cin 1 NOT
X1 a b 2 NAND
X2 2 G NOT
X3 a b 3 NOR
X4 3 4 NOT
X5 2 4 5 NAND
X6 5 P NOT
X7 1 P 6 NOR
X8 _cin 5 7 NOR
X9 6 7 s NOR
X10 _cout _inter G nmos
X11 _inter Vss 5 nmos
X12 _cout _cin P nmos
Rvdd wVdd Vdd 1u
X13 _cout wVdd G pmos
V0 Vss _st0 DC 0
V1 Vdd _wk1 DC 0
.ENDS MCC1

.SUBCKT MCC4 a.0 a.1 a.2 a.3 b.0 b.1 b.2 b.3 cin s.0 s.1 s.2 s.3 cout
X0 cin C.0 NOT
X1 C.4 cout NOT
X2 a.0 b.0 C.0 s.0 C.1 MCC1
X3 a.1 b.1 C.1 s.1 C.2 MCC1
X4 a.2 b.2 C.2 s.2 C.3 MCC1
X5 a.3 b.3 C.3 s.3 C.4 MCC1
.ENDS MCC4

.SUBCKT MCCAdder a.0 a.1 a.2 a.3 a.4 a.5 a.6 a.7 a.8 a.9 a.10 a.11 a.12 a.13 a.14 a.15 b.0 b.1 b.2 b.3 b.4 b.5 b.6 b.7 b.8 b.9 b.10 b.11 b.12 b.13 b.14 b.15 s.0 s.1 s.2 s.3 s.4 s.5 s.6 s.7 s.8 s.9 s.10 s.11 s.12 s.13 s.14 s.15 s.16
X0 a.0 a.1 a.2 a.3 b.0 b.1 b.2 b.3 Vss s.0 s.1 s.2 s.3 C.1 MCC4
X1 a.4 a.5 a.6 a.7 b.4 b.5 b.6 b.7 C.1 s.4 s.5 s.6 s.7 C.2 MCC4
X2 a.8 a.9 a.10 a.11 b.8 b.9 b.10 b.11 C.2 s.8 s.9 s.10 s.11 C.3 MCC4
X3 a.12 a.13 a.14 a.15 b.12 b.13 b.14 b.15 C.3 s.12 s.13 s.14 s.15 C.4 MCC4
V0 Vss C.0 DC 0
V1 C.4 s.16 DC 0
.ENDS MCCAdder

.SUBCKT MCCBench clk rst
.ENDS MCCBench

.SUBCKT NormalAdder a.0 a.1 a.2 a.3 a.4 a.5 a.6 a.7 a.8 a.9 a.10 a.11 a.12 a.13 a.14 a.15 b.0 b.1 b.2 b.3 b.4 b.5 b.6 b.7 b.8 b.9 b.10 b.11 b.12 b.13 b.14 b.15 s.0 s.1 s.2 s.3 s.4 s.5 s.6 s.7 s.8 s.9 s.10 s.11 s.12 s.13 s.14 s.15 s.16
X0 a.0 a.1 a.2 a.3 b.0 b.1 b.2 b.3 Vss s.0 s.1 s.2 s.3 C.1 FA4
X1 a.4 a.5 a.6 a.7 b.4 b.5 b.6 b.7 C.1 s.4 s.5 s.6 s.7 C.2 FA4
X2 a.8 a.9 a.10 a.11 b.8 b.9 b.10 b.11 C.2 s.8 s.9 s.10 s.11 C.3 FA4
X3 a.12 a.13 a.14 a.15 b.12 b.13 b.14 b.15 C.3 s.12 s.13 s.14 s.15 C.4 FA4
V0 Vss C.0 DC 0
V1 C.4 s.16 DC 0
.ENDS NormalAdder

.SUBCKT NormalBench clk rst
.ENDS NormalBench

.SUBCKT RNG clk rst seed.0 seed.1 seed.2 seed.3 seed.4 seed.5 seed.6 seed.7 rnd.0 rnd.1 rnd.2 rnd.3 rnd.4 rnd.5 rnd.6 rnd.7
X0 rst 1 NOT
X1 seed.1 rst 2 NAND
X2 rnd.0 1 3 NAND
X3 2 3 4.1 NAND
X4 rst seed.2 5 NAND
X5 1 rnd.1 6 NAND
X6 5 6 4.2 NAND
X7 rst seed.3 7 NAND
X8 1 rnd.2 8 NAND
X9 7 8 4.3 NAND
X10 rst seed.4 9 NAND
X11 1 rnd.3 10 NAND
X12 9 10 4.4 NAND
X13 rst seed.5 11 NAND
X14 1 rnd.4 12 NAND
X15 11 12 4.5 NAND
X16 rst seed.6 13 NAND
X17 1 rnd.5 14 NAND
X18 13 14 4.6 NAND
X19 rst seed.7 15 NAND
X20 1 rnd.6 16 NAND
X21 15 16 4.7 NAND
X22 1 seed.0 17 NOR
X23 rnd.5 rnd.7 18 NOR
X24 18 19 NOT
X25 rnd.5 rnd.7 20 NAND
X26 20 21 NOT
X27 18 21 22 NOR
X28 19 20 23 NAND
X29 rnd.3 rnd.4 24 NAND
X30 24 25 NOT
X31 rnd.3 rnd.4 26 NOR
X32 26 27 NOT
X33 24 27 28 NAND
X34 25 26 29 NOR
X35 23 28 30 NOR
X36 22 29 31 NOR
X37 30 31 32 NOR
X38 rst 32 33 NOR
X39 17 33 4.0 NOR
X40 clk 4.0 rnd.0 DFF
X41 clk 4.1 rnd.1 DFF
X42 clk 4.2 rnd.2 DFF
X43 clk 4.3 rnd.3 DFF
X44 clk 4.4 rnd.4 DFF
X45 clk 4.5 rnd.5 DFF
X46 clk 4.6 rnd.6 DFF
X47 clk 4.7 rnd.7 DFF
.ENDS RNG

************************
* end of SPICE netlist *
************************
