#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue Jul 22 21:45:59 2014
# Process ID: 26008
# Log file: C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/lab0_ip_v1_0_project/lab0_ip_v1_0_project.runs/synth_1/lab0_ip_v1_0.rds
# Journal file: C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/lab0_ip_v1_0_project/lab0_ip_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from G:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [G:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [G:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source lab0_ip_v1_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0 [current_fileset]
# read_vhdl {
#   C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/hdl/lab0_ip_v1_0_S00_AXI.vhd
#   C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/hdl/lab0_ip_v1_0.vhd
# }
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/lab0_ip_v1_0_project/lab0_ip_v1_0_project.data/wt [current_project]
# set_property parent.project_dir C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/lab0_ip_v1_0_project [current_project]
# synth_design -top lab0_ip_v1_0 -part xc7z020clg484-1
Command: synth_design -top lab0_ip_v1_0 -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:54 . Memory (MB): peak = 339.680 ; gain = 78.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab0_ip_v1_0' [C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/hdl/lab0_ip_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lab0_ip_v1_0_S00_AXI' declared at 'C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/hdl/lab0_ip_v1_0_S00_AXI.vhd:6' bound to instance 'lab0_ip_v1_0_S00_AXI_inst' of component 'lab0_ip_v1_0_S00_AXI' [C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/hdl/lab0_ip_v1_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'lab0_ip_v1_0_S00_AXI__parameterized0' [C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/hdl/lab0_ip_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/hdl/lab0_ip_v1_0_S00_AXI.vhd:228]
INFO: [Synth 8-226] default block is never used [C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/hdl/lab0_ip_v1_0_S00_AXI.vhd:361]
INFO: [Synth 8-256] done synthesizing module 'lab0_ip_v1_0_S00_AXI__parameterized0' (1#1) [C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/hdl/lab0_ip_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'lab0_ip_v1_0' (2#1) [C:/Users/Shivam/Desktop/comp4601/labproduction/lab0_ip_1.0/hdl/lab0_ip_v1_0.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:56 . Memory (MB): peak = 363.781 ; gain = 102.801
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 363.781 ; gain = 102.801
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Loading clock regions from G:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from G:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from G:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from G:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from G:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from G:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:01:32 . Memory (MB): peak = 531.406 ; gain = 270.426
---------------------------------------------------------------------------------

No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab0_ip_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lab0_ip_v1_0_S00_AXI__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[31] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[30] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[29] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[28] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[27] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[26] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[25] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[24] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[23] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[22] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[21] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[20] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[19] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[18] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[17] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[16] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[15] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[14] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[13] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[12] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[11] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[10] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[7] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[6] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[5] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[4] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[3] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg0_reg[2] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[31] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[30] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[29] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[28] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[27] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[26] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[25] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[24] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[23] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[22] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[21] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[20] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[19] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[18] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[17] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[16] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[15] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[14] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[13] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[12] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[11] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[10] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[9] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[8] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[7] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[6] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[5] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[2] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[1] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[31] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[30] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[29] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[28] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[27] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[26] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[25] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[24] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[23] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[22] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[21] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[20] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[19] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[18] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[17] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[16] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[15] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[14] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[13] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[12] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[11] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[10] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[9] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg3_reg[31] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg3_reg[30] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg3_reg[29] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg3_reg[28] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg3_reg[27] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg3_reg[26] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg3_reg[25] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg3_reg[24] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg3_reg[23] ) is unused and will be removed from module lab0_ip_v1_0.
WARNING: [Synth 8-3332] Sequential element (\lab0_ip_v1_0_S00_AXI_inst/slv_reg3_reg[22] ) is unused and will be removed from module lab0_ip_v1_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design lab0_ip_v1_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design lab0_ip_v1_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design lab0_ip_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design lab0_ip_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design lab0_ip_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design lab0_ip_v1_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design lab0_ip_v1_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design lab0_ip_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design lab0_ip_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design lab0_ip_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:32 . Memory (MB): peak = 537.109 ; gain = 276.129
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+-------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------+
|Module Name  | RTL Object | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name   | 
+-------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------+
|lab0_ip_v1_0 | fifo_reg   | 1 K X 32(READ_FIRST)   | W |   | 1 K X 32(WRITE_FIRST)  |   | R | Port A and B | 0      | 1      | lab0_ip_v1_0/extram | 
+-------------+------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------+

Note: Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:33 . Memory (MB): peak = 550.789 ; gain = 289.809
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:33 . Memory (MB): peak = 550.789 ; gain = 289.809
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance fifo_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:33 . Memory (MB): peak = 550.789 ; gain = 289.809
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:33 . Memory (MB): peak = 550.789 ; gain = 289.809
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:33 . Memory (MB): peak = 550.789 ; gain = 289.809
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:33 . Memory (MB): peak = 550.789 ; gain = 289.809
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     9|
|3     |LUT1     |    35|
|4     |LUT2     |     7|
|5     |LUT3     |     6|
|6     |LUT4     |    11|
|7     |LUT5     |    31|
|8     |LUT6     |    57|
|9     |RAMB36E1 |     1|
|10    |FDCE     |    32|
|11    |FDRE     |    69|
|12    |FDSE     |     2|
|13    |IBUF     |    52|
|14    |OBUF     |    49|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------+-------------------------------------+------+
|      |Instance                    |Module                               |Cells |
+------+----------------------------+-------------------------------------+------+
|1     |top                         |                                     |   362|
|2     |  lab0_ip_v1_0_S00_AXI_inst |lab0_ip_v1_0_S00_AXI__parameterized0 |   145|
+------+----------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:34 . Memory (MB): peak = 550.789 ; gain = 289.809
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 194 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:34 . Memory (MB): peak = 550.789 ; gain = 289.809
INFO: [Netlist 29-17] Analyzing 53 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:29 . Memory (MB): peak = 770.156 ; gain = 464.449
# write_checkpoint lab0_ip_v1_0.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file lab0_ip_v1_0_utilization_synth.rpt -pb lab0_ip_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 770.156 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 22 21:48:06 2014...
