
digitalAudio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a098  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b70  0801a238  0801a238  0001b238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ada8  0801ada8  0001c15c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801ada8  0801ada8  0001bda8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801adb0  0801adb0  0001c15c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801adb0  0801adb0  0001bdb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801adb4  0801adb4  0001bdb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  20000000  0801adb8  0001c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007f18  20000160  0801af14  0001c160  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20008078  0801af14  0001d078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001c15c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00031230  00000000  00000000  0001c18c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008490  00000000  00000000  0004d3bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000027f0  00000000  00000000  00055850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001e67  00000000  00000000  00058040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000237cd  00000000  00000000  00059ea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00039cc4  00000000  00000000  0007d674  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a8801  00000000  00000000  000b7338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015fb39  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000aebc  00000000  00000000  0015fb7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0016aa38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000160 	.word	0x20000160
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801a220 	.word	0x0801a220

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000164 	.word	0x20000164
 80001dc:	0801a220 	.word	0x0801a220

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <AudioTask>:

// 외부에서 참조할 큐 핸들 (UiTask에서 파일명 전달용)
extern osMessageQueueId_t audioQueueHandle;

void AudioTask(void *argument)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b094      	sub	sp, #80	@ 0x50
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
    // AudioCommand_t는 main.h에 정의됨
    AudioCommand_t cmd;
    
    // 오디오 모듈 초기화 수행함
    Audio_Init();
 80005c4:	f000 fa1a 	bl	80009fc <Audio_Init>

    for(;;)
    {
        // task_network.c에서 전송한 messageQueue 데이터 확인
        if (osMessageQueueGet(audioQueueHandle, &cmd, NULL, 0) == osOK) {
 80005c8:	4b12      	ldr	r3, [pc, #72]	@ (8000614 <AudioTask+0x58>)
 80005ca:	6818      	ldr	r0, [r3, #0]
 80005cc:	f107 010c 	add.w	r1, r7, #12
 80005d0:	2300      	movs	r3, #0
 80005d2:	2200      	movs	r2, #0
 80005d4:	f014 f93e 	bl	8014854 <osMessageQueueGet>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d10b      	bne.n	80005f6 <AudioTask+0x3a>
            if (cmd.command == 1) { // 녹음 시작 처리
 80005de:	7b3b      	ldrb	r3, [r7, #12]
 80005e0:	2b01      	cmp	r3, #1
 80005e2:	d106      	bne.n	80005f2 <AudioTask+0x36>
                Audio_StartRecording(cmd.filename);
 80005e4:	f107 030c 	add.w	r3, r7, #12
 80005e8:	3301      	adds	r3, #1
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 faac 	bl	8000b48 <Audio_StartRecording>
 80005f0:	e001      	b.n	80005f6 <AudioTask+0x3a>
            } else { // 녹음 중지 처리
                Audio_StopRecording();
 80005f2:	f000 fb07 	bl	8000c04 <Audio_StopRecording>
        }

        // 오디오 데이터 처리 로직 실행

        // Audio_Process 내부에서 버퍼 플래그 확인 후 SD 카드 쓰기 작업 수행함
        Audio_Process();
 80005f6:	f000 fb1d 	bl	8000c34 <Audio_Process>

        // 녹음 상태 여부에 따라 태스크 지연 시간 차등 적용함
        if (Audio_GetState() == AUDIO_STATE_RECORDING) {
 80005fa:	f000 fbc1 	bl	8000d80 <Audio_GetState>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b01      	cmp	r3, #1
 8000602:	d103      	bne.n	800060c <AudioTask+0x50>
            // I2S DMA 버퍼 만료 시 즉시 SD 카드 기록 필요함
            // 지연 시간 증가 시 신규 데이터가 기존 버퍼를 덮어쓰는 오버런 현상 발생 가능함
            // 1ms 주기로 Audio_Process 호출하여 버퍼 플래그 실시간 확인 및 처리함
            osDelay(1);
 8000604:	2001      	movs	r0, #1
 8000606:	f013 fef3 	bl	80143f0 <osDelay>
 800060a:	e7dd      	b.n	80005c8 <AudioTask+0xc>
        } else {
            // 대기 중일 때는 처리 속도 하향 조절함 (타 태스크에 CPU 자원 양보 목적)
            osDelay(100); 
 800060c:	2064      	movs	r0, #100	@ 0x64
 800060e:	f013 feef 	bl	80143f0 <osDelay>
        if (osMessageQueueGet(audioQueueHandle, &cmd, NULL, 0) == osOK) {
 8000612:	e7d9      	b.n	80005c8 <AudioTask+0xc>
 8000614:	200023f0 	.word	0x200023f0

08000618 <EspNtpTask>:

// AudioCommand_t는 main.h에 정의됨

// ESP32와 통신하여 시간 정보를 수신하고 웹 명령을 처리함
void EspNtpTask(void *argument)
{
 8000618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800061a:	b0cf      	sub	sp, #316	@ 0x13c
 800061c:	af06      	add	r7, sp, #24
 800061e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000622:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000626:	6018      	str	r0, [r3, #0]
    uint8_t rx_buf[128];
    HAL_StatusTypeDef status;

    printf("[STM] Booting Network Task...\r\n");
 8000628:	4893      	ldr	r0, [pc, #588]	@ (8000878 <EspNtpTask+0x260>)
 800062a:	f018 f991 	bl	8018950 <puts>

    // ESP32 부팅 및 시스템 안정화 대기 시간
    osDelay(5000); 
 800062e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000632:	f013 fedd 	bl	80143f0 <osDelay>

    // UART 주변장치 재설정을 통한 통신 노이즈 제거
    __HAL_UART_DISABLE(&huart1);
 8000636:	4b91      	ldr	r3, [pc, #580]	@ (800087c <EspNtpTask+0x264>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	68da      	ldr	r2, [r3, #12]
 800063c:	4b8f      	ldr	r3, [pc, #572]	@ (800087c <EspNtpTask+0x264>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000644:	60da      	str	r2, [r3, #12]
    osDelay(10);
 8000646:	200a      	movs	r0, #10
 8000648:	f013 fed2 	bl	80143f0 <osDelay>
    __HAL_UART_ENABLE(&huart1);
 800064c:	4b8b      	ldr	r3, [pc, #556]	@ (800087c <EspNtpTask+0x264>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	68da      	ldr	r2, [r3, #12]
 8000652:	4b8a      	ldr	r3, [pc, #552]	@ (800087c <EspNtpTask+0x264>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800065a:	60da      	str	r2, [r3, #12]
    
    __HAL_UART_CLEAR_OREFLAG(&huart1);
 800065c:	2300      	movs	r3, #0
 800065e:	643b      	str	r3, [r7, #64]	@ 0x40
 8000660:	4b86      	ldr	r3, [pc, #536]	@ (800087c <EspNtpTask+0x264>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	643b      	str	r3, [r7, #64]	@ 0x40
 8000668:	4b84      	ldr	r3, [pc, #528]	@ (800087c <EspNtpTask+0x264>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	685b      	ldr	r3, [r3, #4]
 800066e:	643b      	str	r3, [r7, #64]	@ 0x40
 8000670:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    __HAL_UART_CLEAR_NEFLAG(&huart1);
 8000672:	2300      	movs	r3, #0
 8000674:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000676:	4b81      	ldr	r3, [pc, #516]	@ (800087c <EspNtpTask+0x264>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800067e:	4b7f      	ldr	r3, [pc, #508]	@ (800087c <EspNtpTask+0x264>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	685b      	ldr	r3, [r3, #4]
 8000684:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000686:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    __HAL_UART_CLEAR_FEFLAG(&huart1);
 8000688:	2300      	movs	r3, #0
 800068a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800068c:	4b7b      	ldr	r3, [pc, #492]	@ (800087c <EspNtpTask+0x264>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000694:	4b79      	ldr	r3, [pc, #484]	@ (800087c <EspNtpTask+0x264>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	685b      	ldr	r3, [r3, #4]
 800069a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800069c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    
    // 수신 버퍼에 남아있는 비정상 데이터를 강제로 비움
    uint8_t dummy;
    uint32_t flush_start = HAL_GetTick();
 800069e:	f001 fb9d 	bl	8001ddc <HAL_GetTick>
 80006a2:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118
    while (HAL_UART_Receive(&huart1, &dummy, 1, 0) == HAL_OK) {
 80006a6:	e007      	b.n	80006b8 <EspNtpTask+0xa0>
        if (HAL_GetTick() - flush_start > 100) break; 
 80006a8:	f001 fb98 	bl	8001ddc <HAL_GetTick>
 80006ac:	4602      	mov	r2, r0
 80006ae:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80006b2:	1ad3      	subs	r3, r2, r3
 80006b4:	2b64      	cmp	r3, #100	@ 0x64
 80006b6:	d80a      	bhi.n	80006ce <EspNtpTask+0xb6>
    while (HAL_UART_Receive(&huart1, &dummy, 1, 0) == HAL_OK) {
 80006b8:	f107 018b 	add.w	r1, r7, #139	@ 0x8b
 80006bc:	2300      	movs	r3, #0
 80006be:	2201      	movs	r2, #1
 80006c0:	486e      	ldr	r0, [pc, #440]	@ (800087c <EspNtpTask+0x264>)
 80006c2:	f007 fd93 	bl	80081ec <HAL_UART_Receive>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d0ed      	beq.n	80006a8 <EspNtpTask+0x90>
 80006cc:	e000      	b.n	80006d0 <EspNtpTask+0xb8>
        if (HAL_GetTick() - flush_start > 100) break; 
 80006ce:	bf00      	nop
    }

    // --- NTP 시간 동기화 섹션 ---
    printf("[STM] Requesting Time...\r\n");
 80006d0:	486b      	ldr	r0, [pc, #428]	@ (8000880 <EspNtpTask+0x268>)
 80006d2:	f018 f93d 	bl	8018950 <puts>
    
    int retry_count = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    while (retry_count < 5) {
 80006dc:	e0ec      	b.n	80008b8 <EspNtpTask+0x2a0>
        // 시간 정보 요청 문자열 전송
        uint8_t req = 'T';
 80006de:	2354      	movs	r3, #84	@ 0x54
 80006e0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        HAL_UART_Transmit(&huart1, &req, 1, 100);
 80006e4:	f107 0137 	add.w	r1, r7, #55	@ 0x37
 80006e8:	2364      	movs	r3, #100	@ 0x64
 80006ea:	2201      	movs	r2, #1
 80006ec:	4863      	ldr	r0, [pc, #396]	@ (800087c <EspNtpTask+0x264>)
 80006ee:	f007 fcf2 	bl	80080d6 <HAL_UART_Transmit>

        memset(rx_buf, 0, sizeof(rx_buf));
 80006f2:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80006f6:	2280      	movs	r2, #128	@ 0x80
 80006f8:	2100      	movs	r1, #0
 80006fa:	4618      	mov	r0, r3
 80006fc:	f018 f930 	bl	8018960 <memset>
        status = HAL_UART_Receive(&huart1, rx_buf, sizeof(rx_buf) - 1, 1500);
 8000700:	f107 018c 	add.w	r1, r7, #140	@ 0x8c
 8000704:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000708:	227f      	movs	r2, #127	@ 0x7f
 800070a:	485c      	ldr	r0, [pc, #368]	@ (800087c <EspNtpTask+0x264>)
 800070c:	f007 fd6e 	bl	80081ec <HAL_UART_Receive>
 8000710:	4603      	mov	r3, r0
 8000712:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        // 수신 데이터에서 시간 키워드 탐색 및 파싱
        char* p = strstr((char*)rx_buf, "TIME:");
 8000716:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800071a:	495a      	ldr	r1, [pc, #360]	@ (8000884 <EspNtpTask+0x26c>)
 800071c:	4618      	mov	r0, r3
 800071e:	f018 f927 	bl	8018970 <strstr>
 8000722:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
        if (p) {
 8000726:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800072a:	2b00      	cmp	r3, #0
 800072c:	f000 80b4 	beq.w	8000898 <EspNtpTask+0x280>
            printf("[STM] Raw Time String: %s", p);
 8000730:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 8000734:	4854      	ldr	r0, [pc, #336]	@ (8000888 <EspNtpTask+0x270>)
 8000736:	f018 f8a3 	bl	8018880 <iprintf>
            p += 5; 
 800073a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800073e:	3305      	adds	r3, #5
 8000740:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
            
            int year = 0, month = 0, day = 0, hour = 0, min = 0, sec = 0;
 8000744:	2300      	movs	r3, #0
 8000746:	633b      	str	r3, [r7, #48]	@ 0x30
 8000748:	2300      	movs	r3, #0
 800074a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800074c:	2300      	movs	r3, #0
 800074e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000750:	2300      	movs	r3, #0
 8000752:	627b      	str	r3, [r7, #36]	@ 0x24
 8000754:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000758:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800075c:	2200      	movs	r2, #0
 800075e:	601a      	str	r2, [r3, #0]
 8000760:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000764:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
            int parsed = sscanf(p, "%d-%d-%d %d:%d:%d", &year, &month, &day, &hour, &min, &sec);
 800076c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000770:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8000774:	f107 031c 	add.w	r3, r7, #28
 8000778:	9303      	str	r3, [sp, #12]
 800077a:	f107 0320 	add.w	r3, r7, #32
 800077e:	9302      	str	r3, [sp, #8]
 8000780:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000784:	9301      	str	r3, [sp, #4]
 8000786:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800078a:	9300      	str	r3, [sp, #0]
 800078c:	460b      	mov	r3, r1
 800078e:	493f      	ldr	r1, [pc, #252]	@ (800088c <EspNtpTask+0x274>)
 8000790:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8000794:	f017 ff40 	bl	8018618 <siscanf>
 8000798:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c

            // 년, 월, 일, 시, 분, 초가 모두 정확히 파싱된 경우만 RTC 설정함
            if (parsed == 6) { 
 800079c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80007a0:	2b06      	cmp	r3, #6
 80007a2:	d163      	bne.n	800086c <EspNtpTask+0x254>
                app_time_t t = { (uint16_t)year, (uint8_t)month, (uint8_t)day, (uint8_t)hour, (uint8_t)min, (uint8_t)sec };
 80007a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80007a6:	b29a      	uxth	r2, r3
 80007a8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007ac:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80007b0:	801a      	strh	r2, [r3, #0]
 80007b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007b4:	b2da      	uxtb	r2, r3
 80007b6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007ba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80007be:	709a      	strb	r2, [r3, #2]
 80007c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80007c2:	b2da      	uxtb	r2, r3
 80007c4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007c8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80007cc:	70da      	strb	r2, [r3, #3]
 80007ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007d0:	b2da      	uxtb	r2, r3
 80007d2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007d6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80007da:	711a      	strb	r2, [r3, #4]
 80007dc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007e0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	b2da      	uxtb	r2, r3
 80007e8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007ec:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80007f0:	715a      	strb	r2, [r3, #5]
 80007f2:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80007f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	b2da      	uxtb	r2, r3
 80007fe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000802:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000806:	719a      	strb	r2, [r3, #6]
                TimeService_SetRtcFromAppTime(&t);
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	4618      	mov	r0, r3
 800080e:	f001 f8f9 	bl	8001a04 <TimeService_SetRtcFromAppTime>
                printf("[STM] RTC Synced: %04d-%02d-%02d %02d:%02d:%02d\r\n", 
                        t.year, t.month, t.day, t.hour, t.min, t.sec);
 8000812:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000816:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800081a:	881b      	ldrh	r3, [r3, #0]
                printf("[STM] RTC Synced: %04d-%02d-%02d %02d:%02d:%02d\r\n", 
 800081c:	4618      	mov	r0, r3
                        t.year, t.month, t.day, t.hour, t.min, t.sec);
 800081e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000822:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000826:	789b      	ldrb	r3, [r3, #2]
                printf("[STM] RTC Synced: %04d-%02d-%02d %02d:%02d:%02d\r\n", 
 8000828:	461c      	mov	r4, r3
                        t.year, t.month, t.day, t.hour, t.min, t.sec);
 800082a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800082e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000832:	78db      	ldrb	r3, [r3, #3]
                printf("[STM] RTC Synced: %04d-%02d-%02d %02d:%02d:%02d\r\n", 
 8000834:	461d      	mov	r5, r3
                        t.year, t.month, t.day, t.hour, t.min, t.sec);
 8000836:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800083a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800083e:	791b      	ldrb	r3, [r3, #4]
                printf("[STM] RTC Synced: %04d-%02d-%02d %02d:%02d:%02d\r\n", 
 8000840:	461a      	mov	r2, r3
                        t.year, t.month, t.day, t.hour, t.min, t.sec);
 8000842:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000846:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800084a:	795b      	ldrb	r3, [r3, #5]
                printf("[STM] RTC Synced: %04d-%02d-%02d %02d:%02d:%02d\r\n", 
 800084c:	4619      	mov	r1, r3
                        t.year, t.month, t.day, t.hour, t.min, t.sec);
 800084e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000852:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8000856:	799b      	ldrb	r3, [r3, #6]
                printf("[STM] RTC Synced: %04d-%02d-%02d %02d:%02d:%02d\r\n", 
 8000858:	9302      	str	r3, [sp, #8]
 800085a:	9101      	str	r1, [sp, #4]
 800085c:	9200      	str	r2, [sp, #0]
 800085e:	462b      	mov	r3, r5
 8000860:	4622      	mov	r2, r4
 8000862:	4601      	mov	r1, r0
 8000864:	480a      	ldr	r0, [pc, #40]	@ (8000890 <EspNtpTask+0x278>)
 8000866:	f018 f80b 	bl	8018880 <iprintf>
                break; 
 800086a:	e02a      	b.n	80008c2 <EspNtpTask+0x2aa>
            } else {
                printf("[STM] Partial/Invalid Time Received (Parsed: %d). Retrying...\r\n", parsed);
 800086c:	f8d7 110c 	ldr.w	r1, [r7, #268]	@ 0x10c
 8000870:	4808      	ldr	r0, [pc, #32]	@ (8000894 <EspNtpTask+0x27c>)
 8000872:	f018 f805 	bl	8018880 <iprintf>
 8000876:	e016      	b.n	80008a6 <EspNtpTask+0x28e>
 8000878:	0801a238 	.word	0x0801a238
 800087c:	20002660 	.word	0x20002660
 8000880:	0801a258 	.word	0x0801a258
 8000884:	0801a274 	.word	0x0801a274
 8000888:	0801a27c 	.word	0x0801a27c
 800088c:	0801a298 	.word	0x0801a298
 8000890:	0801a2ac 	.word	0x0801a2ac
 8000894:	0801a2e0 	.word	0x0801a2e0
            }
        } else {
            printf("[STM] No Response. Retrying (%d/5)...\r\n", retry_count + 1);
 8000898:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800089c:	3301      	adds	r3, #1
 800089e:	4619      	mov	r1, r3
 80008a0:	484c      	ldr	r0, [pc, #304]	@ (80009d4 <EspNtpTask+0x3bc>)
 80008a2:	f017 ffed 	bl	8018880 <iprintf>
        }
        
        retry_count++;
 80008a6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80008aa:	3301      	adds	r3, #1
 80008ac:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        osDelay(500); 
 80008b0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008b4:	f013 fd9c 	bl	80143f0 <osDelay>
    while (retry_count < 5) {
 80008b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80008bc:	2b04      	cmp	r3, #4
 80008be:	f77f af0e 	ble.w	80006de <EspNtpTask+0xc6>
    }

    if (retry_count == 5) {
 80008c2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80008c6:	2b05      	cmp	r3, #5
 80008c8:	d102      	bne.n	80008d0 <EspNtpTask+0x2b8>
        printf("[STM] NTP Sync Failed. Using Default Time (00:00:00).\r\n");
 80008ca:	4843      	ldr	r0, [pc, #268]	@ (80009d8 <EspNtpTask+0x3c0>)
 80008cc:	f018 f840 	bl	8018950 <puts>
    }

    (void)status; // 미사용 변수 컴파일 경고 무시

    // --- 웹 제어 명령 수신 섹션 ---
    printf("[STM] Listening for Web Commands...\r\n");
 80008d0:	4842      	ldr	r0, [pc, #264]	@ (80009dc <EspNtpTask+0x3c4>)
 80008d2:	f018 f83d 	bl	8018950 <puts>
    AudioCommand_t web_cmd;
    uint8_t cmd_byte;

    while(1) {
        // ESP32로부터 1바이트 명령 수신 대기
        if (HAL_UART_Receive(&huart1, &cmd_byte, 1, 100) == HAL_OK) {
 80008d6:	f107 0147 	add.w	r1, r7, #71	@ 0x47
 80008da:	2364      	movs	r3, #100	@ 0x64
 80008dc:	2201      	movs	r2, #1
 80008de:	4840      	ldr	r0, [pc, #256]	@ (80009e0 <EspNtpTask+0x3c8>)
 80008e0:	f007 fc84 	bl	80081ec <HAL_UART_Receive>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d170      	bne.n	80009cc <EspNtpTask+0x3b4>
            if (cmd_byte == 'R') {
 80008ea:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80008ee:	2b52      	cmp	r3, #82	@ 0x52
 80008f0:	d152      	bne.n	8000998 <EspNtpTask+0x380>
                // 원격 녹음 시작 명령 수신 시 처리
                printf("[STM] CMD: REC START\r\n");
 80008f2:	483c      	ldr	r0, [pc, #240]	@ (80009e4 <EspNtpTask+0x3cc>)
 80008f4:	f018 f82c 	bl	8018950 <puts>
                
                app_time_t now;
                TimeService_GetNowLocal(&now, 0); 
 80008f8:	f107 030c 	add.w	r3, r7, #12
 80008fc:	2100      	movs	r1, #0
 80008fe:	4618      	mov	r0, r3
 8000900:	f001 f8e9 	bl	8001ad6 <TimeService_GetNowLocal>

                // 현재 시각을 반영한 파일명 생성 및 큐 전송
                web_cmd.command = 1;
 8000904:	2301      	movs	r3, #1
 8000906:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                snprintf(web_cmd.filename, 64, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
                         now.year, now.month, now.day, now.hour, now.min, now.sec);
 800090a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800090e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000912:	881b      	ldrh	r3, [r3, #0]
                snprintf(web_cmd.filename, 64, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
 8000914:	469c      	mov	ip, r3
                         now.year, now.month, now.day, now.hour, now.min, now.sec);
 8000916:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800091a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800091e:	789b      	ldrb	r3, [r3, #2]
                snprintf(web_cmd.filename, 64, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
 8000920:	461a      	mov	r2, r3
                         now.year, now.month, now.day, now.hour, now.min, now.sec);
 8000922:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000926:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800092a:	78db      	ldrb	r3, [r3, #3]
                snprintf(web_cmd.filename, 64, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
 800092c:	4619      	mov	r1, r3
                         now.year, now.month, now.day, now.hour, now.min, now.sec);
 800092e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8000932:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000936:	791b      	ldrb	r3, [r3, #4]
                snprintf(web_cmd.filename, 64, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
 8000938:	461c      	mov	r4, r3
                         now.year, now.month, now.day, now.hour, now.min, now.sec);
 800093a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800093e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000942:	795b      	ldrb	r3, [r3, #5]
                snprintf(web_cmd.filename, 64, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
 8000944:	461d      	mov	r5, r3
                         now.year, now.month, now.day, now.hour, now.min, now.sec);
 8000946:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800094a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800094e:	799b      	ldrb	r3, [r3, #6]
                snprintf(web_cmd.filename, 64, "remoterec_%04d%02d%02d_%02d%02d%02d.wav", 
 8000950:	461e      	mov	r6, r3
 8000952:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000956:	1c58      	adds	r0, r3, #1
 8000958:	9604      	str	r6, [sp, #16]
 800095a:	9503      	str	r5, [sp, #12]
 800095c:	9402      	str	r4, [sp, #8]
 800095e:	9101      	str	r1, [sp, #4]
 8000960:	9200      	str	r2, [sp, #0]
 8000962:	4663      	mov	r3, ip
 8000964:	4a20      	ldr	r2, [pc, #128]	@ (80009e8 <EspNtpTask+0x3d0>)
 8000966:	2140      	movs	r1, #64	@ 0x40
 8000968:	f017 fe20 	bl	80185ac <sniprintf>
                
                printf("[STM] Target Filename: %s\r\n", web_cmd.filename);
 800096c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000970:	3301      	adds	r3, #1
 8000972:	4619      	mov	r1, r3
 8000974:	481d      	ldr	r0, [pc, #116]	@ (80009ec <EspNtpTask+0x3d4>)
 8000976:	f017 ff83 	bl	8018880 <iprintf>

                if (osMessageQueuePut(audioQueueHandle, &web_cmd, 0, 0) != osOK) {
 800097a:	4b1d      	ldr	r3, [pc, #116]	@ (80009f0 <EspNtpTask+0x3d8>)
 800097c:	6818      	ldr	r0, [r3, #0]
 800097e:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8000982:	2300      	movs	r3, #0
 8000984:	2200      	movs	r2, #0
 8000986:	f013 ff05 	bl	8014794 <osMessageQueuePut>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d01d      	beq.n	80009cc <EspNtpTask+0x3b4>
                    printf("[STM] Queue Full!\r\n");
 8000990:	4818      	ldr	r0, [pc, #96]	@ (80009f4 <EspNtpTask+0x3dc>)
 8000992:	f017 ffdd 	bl	8018950 <puts>
 8000996:	e019      	b.n	80009cc <EspNtpTask+0x3b4>
                }
            }
            else if (cmd_byte == 'S') {
 8000998:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800099c:	2b53      	cmp	r3, #83	@ 0x53
 800099e:	d115      	bne.n	80009cc <EspNtpTask+0x3b4>
                // 원격 녹음 정지 명령 수신 시 처리
                printf("[STM] CMD: REC STOP\r\n");
 80009a0:	4815      	ldr	r0, [pc, #84]	@ (80009f8 <EspNtpTask+0x3e0>)
 80009a2:	f017 ffd5 	bl	8018950 <puts>
                
                web_cmd.command = 0;
 80009a6:	2300      	movs	r3, #0
 80009a8:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                memset(web_cmd.filename, 0, sizeof(web_cmd.filename)); 
 80009ac:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80009b0:	3301      	adds	r3, #1
 80009b2:	2240      	movs	r2, #64	@ 0x40
 80009b4:	2100      	movs	r1, #0
 80009b6:	4618      	mov	r0, r3
 80009b8:	f017 ffd2 	bl	8018960 <memset>
                
                osMessageQueuePut(audioQueueHandle, &web_cmd, 0, 0);
 80009bc:	4b0c      	ldr	r3, [pc, #48]	@ (80009f0 <EspNtpTask+0x3d8>)
 80009be:	6818      	ldr	r0, [r3, #0]
 80009c0:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80009c4:	2300      	movs	r3, #0
 80009c6:	2200      	movs	r2, #0
 80009c8:	f013 fee4 	bl	8014794 <osMessageQueuePut>
            }
        }
        osDelay(10); // 타 태스크에 실행 권한 양보를 위한 최소 지연
 80009cc:	200a      	movs	r0, #10
 80009ce:	f013 fd0f 	bl	80143f0 <osDelay>
        if (HAL_UART_Receive(&huart1, &cmd_byte, 1, 100) == HAL_OK) {
 80009d2:	e780      	b.n	80008d6 <EspNtpTask+0x2be>
 80009d4:	0801a320 	.word	0x0801a320
 80009d8:	0801a348 	.word	0x0801a348
 80009dc:	0801a380 	.word	0x0801a380
 80009e0:	20002660 	.word	0x20002660
 80009e4:	0801a3a8 	.word	0x0801a3a8
 80009e8:	0801a3c0 	.word	0x0801a3c0
 80009ec:	0801a3e8 	.word	0x0801a3e8
 80009f0:	200023f0 	.word	0x200023f0
 80009f4:	0801a404 	.word	0x0801a404
 80009f8:	0801a418 	.word	0x0801a418

080009fc <Audio_Init>:
    char data_chunk_header[4];
    uint32_t data_size;
} WavHeader_t;

// 오디오 모듈 및 파일 시스템 초기화
void Audio_Init(void) {
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
    currentState = AUDIO_STATE_IDLE;
 8000a02:	4b1d      	ldr	r3, [pc, #116]	@ (8000a78 <Audio_Init+0x7c>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	701a      	strb	r2, [r3, #0]
    buf_half_ready = false;
 8000a08:	4b1c      	ldr	r3, [pc, #112]	@ (8000a7c <Audio_Init+0x80>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	701a      	strb	r2, [r3, #0]
    buf_full_ready = false;
 8000a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a80 <Audio_Init+0x84>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	701a      	strb	r2, [r3, #0]

    // SD 카드 내부 컨트롤러의 부팅 및 전압 안정화를 위해 초기 대기 시간 부여함
    osDelay(200);
 8000a14:	20c8      	movs	r0, #200	@ 0xc8
 8000a16:	f013 fceb 	bl	80143f0 <osDelay>

    // 접촉 불량이나 전원 노이즈로 인한 초기 인식 실패에 대비하여 재시도 로직 구성함
    // 실패 시 즉시 중단하지 않고 일정 간격을 두고 다시 시도하여 시스템 신뢰성 확보함 
    FRESULT res;
    for (int i = 0; i < 3; i++) {
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	603b      	str	r3, [r7, #0]
 8000a1e:	e01d      	b.n	8000a5c <Audio_Init+0x60>
        res = f_mount(&SDFatFS, SDPath, 1);
 8000a20:	2201      	movs	r2, #1
 8000a22:	4918      	ldr	r1, [pc, #96]	@ (8000a84 <Audio_Init+0x88>)
 8000a24:	4818      	ldr	r0, [pc, #96]	@ (8000a88 <Audio_Init+0x8c>)
 8000a26:	f011 fdd3 	bl	80125d0 <f_mount>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
        if (res == FR_OK) {
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d106      	bne.n	8000a42 <Audio_Init+0x46>
            printf("[AUDIO] SD Mount Success (Attempt %d)\r\n", i + 1);
 8000a34:	683b      	ldr	r3, [r7, #0]
 8000a36:	3301      	adds	r3, #1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4814      	ldr	r0, [pc, #80]	@ (8000a8c <Audio_Init+0x90>)
 8000a3c:	f017 ff20 	bl	8018880 <iprintf>
            break;
 8000a40:	e00f      	b.n	8000a62 <Audio_Init+0x66>
        }
        printf("[AUDIO] SD Mount Failed (Attempt %d/3). Error: %d. Retrying...\r\n", i + 1, res);
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	3301      	adds	r3, #1
 8000a46:	79fa      	ldrb	r2, [r7, #7]
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4811      	ldr	r0, [pc, #68]	@ (8000a90 <Audio_Init+0x94>)
 8000a4c:	f017 ff18 	bl	8018880 <iprintf>
        osDelay(200);
 8000a50:	20c8      	movs	r0, #200	@ 0xc8
 8000a52:	f013 fccd 	bl	80143f0 <osDelay>
    for (int i = 0; i < 3; i++) {
 8000a56:	683b      	ldr	r3, [r7, #0]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	603b      	str	r3, [r7, #0]
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	2b02      	cmp	r3, #2
 8000a60:	ddde      	ble.n	8000a20 <Audio_Init+0x24>
    }
    
    if (res != FR_OK) {
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d002      	beq.n	8000a6e <Audio_Init+0x72>
        printf("[AUDIO] SD Mount Gave Up. Check Hardware.\r\n");
 8000a68:	480a      	ldr	r0, [pc, #40]	@ (8000a94 <Audio_Init+0x98>)
 8000a6a:	f017 ff71 	bl	8018950 <puts>
    }
}
 8000a6e:	bf00      	nop
 8000a70:	3708      	adds	r7, #8
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	200023d8 	.word	0x200023d8
 8000a7c:	2000217c 	.word	0x2000217c
 8000a80:	2000217d 	.word	0x2000217d
 8000a84:	200026f8 	.word	0x200026f8
 8000a88:	200026fc 	.word	0x200026fc
 8000a8c:	0801a430 	.word	0x0801a430
 8000a90:	0801a458 	.word	0x0801a458
 8000a94:	0801a49c 	.word	0x0801a49c

08000a98 <WriteWavHeader>:

// WAV 헤더 정보 생성 및 기록
// 녹음 완료 시점에 확정된 실제 데이터 크기를 파일 선두 영역에 반영함
static void WriteWavHeader(uint32_t data_len) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08e      	sub	sp, #56	@ 0x38
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
    WavHeader_t header;
    UINT bw;

    // 표준 PCM 16kHz, 16bit, Mono 포맷에 맞춰 헤더 필드 작성함
    header.riff[0] = 'R'; header.riff[1] = 'I'; header.riff[2] = 'F'; header.riff[3] = 'F';
 8000aa0:	2352      	movs	r3, #82	@ 0x52
 8000aa2:	733b      	strb	r3, [r7, #12]
 8000aa4:	2349      	movs	r3, #73	@ 0x49
 8000aa6:	737b      	strb	r3, [r7, #13]
 8000aa8:	2346      	movs	r3, #70	@ 0x46
 8000aaa:	73bb      	strb	r3, [r7, #14]
 8000aac:	2346      	movs	r3, #70	@ 0x46
 8000aae:	73fb      	strb	r3, [r7, #15]
    header.overall_size = data_len + sizeof(WavHeader_t) - 8;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	3324      	adds	r3, #36	@ 0x24
 8000ab4:	613b      	str	r3, [r7, #16]
    header.wave[0] = 'W'; header.wave[1] = 'A'; header.wave[2] = 'V'; header.wave[3] = 'E';
 8000ab6:	2357      	movs	r3, #87	@ 0x57
 8000ab8:	753b      	strb	r3, [r7, #20]
 8000aba:	2341      	movs	r3, #65	@ 0x41
 8000abc:	757b      	strb	r3, [r7, #21]
 8000abe:	2356      	movs	r3, #86	@ 0x56
 8000ac0:	75bb      	strb	r3, [r7, #22]
 8000ac2:	2345      	movs	r3, #69	@ 0x45
 8000ac4:	75fb      	strb	r3, [r7, #23]
    header.fmt_chunk_marker[0] = 'f'; header.fmt_chunk_marker[1] = 'm'; header.fmt_chunk_marker[2] = 't'; header.fmt_chunk_marker[3] = ' ';
 8000ac6:	2366      	movs	r3, #102	@ 0x66
 8000ac8:	763b      	strb	r3, [r7, #24]
 8000aca:	236d      	movs	r3, #109	@ 0x6d
 8000acc:	767b      	strb	r3, [r7, #25]
 8000ace:	2374      	movs	r3, #116	@ 0x74
 8000ad0:	76bb      	strb	r3, [r7, #26]
 8000ad2:	2320      	movs	r3, #32
 8000ad4:	76fb      	strb	r3, [r7, #27]
    header.length_of_fmt = 16;
 8000ad6:	2310      	movs	r3, #16
 8000ad8:	61fb      	str	r3, [r7, #28]
    header.format_type = 1; 
 8000ada:	2301      	movs	r3, #1
 8000adc:	843b      	strh	r3, [r7, #32]
    header.channels = 1;    
 8000ade:	2301      	movs	r3, #1
 8000ae0:	847b      	strh	r3, [r7, #34]	@ 0x22
    header.sample_rate = 16000;
 8000ae2:	f44f 537a 	mov.w	r3, #16000	@ 0x3e80
 8000ae6:	627b      	str	r3, [r7, #36]	@ 0x24
    header.byterate = 16000 * 16 * 1 / 8; 
 8000ae8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8000aec:	62bb      	str	r3, [r7, #40]	@ 0x28
    header.block_align = 16 * 1 / 8;      
 8000aee:	2302      	movs	r3, #2
 8000af0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    header.bits_per_sample = 16;
 8000af2:	2310      	movs	r3, #16
 8000af4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    header.data_chunk_header[0] = 'd'; header.data_chunk_header[1] = 'a'; header.data_chunk_header[2] = 't'; header.data_chunk_header[3] = 'a';
 8000af6:	2364      	movs	r3, #100	@ 0x64
 8000af8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8000afc:	2361      	movs	r3, #97	@ 0x61
 8000afe:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8000b02:	2374      	movs	r3, #116	@ 0x74
 8000b04:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8000b08:	2361      	movs	r3, #97	@ 0x61
 8000b0a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    header.data_size = data_len;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	637b      	str	r3, [r7, #52]	@ 0x34

    // 파일 포인터를 시작점으로 되돌려 예약된 헤더 영역에 데이터 덮어씀
    f_lseek(&wavFile, 0);
 8000b12:	f04f 0200 	mov.w	r2, #0
 8000b16:	f04f 0300 	mov.w	r3, #0
 8000b1a:	4809      	ldr	r0, [pc, #36]	@ (8000b40 <WriteWavHeader+0xa8>)
 8000b1c:	f012 fd8b 	bl	8013636 <f_lseek>
    f_write(&wavFile, &header, sizeof(WavHeader_t), &bw);
 8000b20:	f107 0308 	add.w	r3, r7, #8
 8000b24:	f107 010c 	add.w	r1, r7, #12
 8000b28:	222c      	movs	r2, #44	@ 0x2c
 8000b2a:	4805      	ldr	r0, [pc, #20]	@ (8000b40 <WriteWavHeader+0xa8>)
 8000b2c:	f012 f9bb 	bl	8012ea6 <f_write>
    printf("[AUDIO] Wav Header Updated. DataLen: %lu\r\n", data_len);
 8000b30:	6879      	ldr	r1, [r7, #4]
 8000b32:	4804      	ldr	r0, [pc, #16]	@ (8000b44 <WriteWavHeader+0xac>)
 8000b34:	f017 fea4 	bl	8018880 <iprintf>
}
 8000b38:	bf00      	nop
 8000b3a:	3738      	adds	r7, #56	@ 0x38
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	20002180 	.word	0x20002180
 8000b44:	0801a4c8 	.word	0x0801a4c8

08000b48 <Audio_StartRecording>:

// 녹음 프로세스 시작
void Audio_StartRecording(const char* filename) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
    if (currentState != AUDIO_STATE_IDLE) return;
 8000b50:	4b22      	ldr	r3, [pc, #136]	@ (8000bdc <Audio_StartRecording+0x94>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d13d      	bne.n	8000bd4 <Audio_StartRecording+0x8c>

    printf("[AUDIO] Start Recording: %s\r\n", filename);
 8000b58:	6879      	ldr	r1, [r7, #4]
 8000b5a:	4821      	ldr	r0, [pc, #132]	@ (8000be0 <Audio_StartRecording+0x98>)
 8000b5c:	f017 fe90 	bl	8018880 <iprintf>

    // 요청된 파일명으로 새 파일 생성함 실패 시 에러 상태로 전이함
    FRESULT res = f_open(&wavFile, filename, FA_WRITE | FA_CREATE_ALWAYS);
 8000b60:	220a      	movs	r2, #10
 8000b62:	6879      	ldr	r1, [r7, #4]
 8000b64:	481f      	ldr	r0, [pc, #124]	@ (8000be4 <Audio_StartRecording+0x9c>)
 8000b66:	f011 fd97 	bl	8012698 <f_open>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	73fb      	strb	r3, [r7, #15]
    if (res != FR_OK) {
 8000b6e:	7bfb      	ldrb	r3, [r7, #15]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d008      	beq.n	8000b86 <Audio_StartRecording+0x3e>
        printf("[AUDIO] File Open Failed! Error: %d\r\n", res);
 8000b74:	7bfb      	ldrb	r3, [r7, #15]
 8000b76:	4619      	mov	r1, r3
 8000b78:	481b      	ldr	r0, [pc, #108]	@ (8000be8 <Audio_StartRecording+0xa0>)
 8000b7a:	f017 fe81 	bl	8018880 <iprintf>
        currentState = AUDIO_STATE_ERROR;
 8000b7e:	4b17      	ldr	r3, [pc, #92]	@ (8000bdc <Audio_StartRecording+0x94>)
 8000b80:	2203      	movs	r2, #3
 8000b82:	701a      	strb	r2, [r3, #0]
        return;
 8000b84:	e027      	b.n	8000bd6 <Audio_StartRecording+0x8e>
    }

    // 녹음 종료 전까지 데이터 크기를 알 수 없으므로 헤더 영역을 비워두고 기록 시작함
    f_lseek(&wavFile, sizeof(WavHeader_t));
 8000b86:	f04f 022c 	mov.w	r2, #44	@ 0x2c
 8000b8a:	f04f 0300 	mov.w	r3, #0
 8000b8e:	4815      	ldr	r0, [pc, #84]	@ (8000be4 <Audio_StartRecording+0x9c>)
 8000b90:	f012 fd51 	bl	8013636 <f_lseek>
    
    totalDataBytes = 0;
 8000b94:	4b15      	ldr	r3, [pc, #84]	@ (8000bec <Audio_StartRecording+0xa4>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
    buf_half_ready = false;
 8000b9a:	4b15      	ldr	r3, [pc, #84]	@ (8000bf0 <Audio_StartRecording+0xa8>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
    buf_full_ready = false;
 8000ba0:	4b14      	ldr	r3, [pc, #80]	@ (8000bf4 <Audio_StartRecording+0xac>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	701a      	strb	r2, [r3, #0]

    // I2S 인터페이스와 DMA를 연동하여 CPU 개입 없이 실시간 수신 처리함
    if (HAL_I2S_Receive_DMA(&hi2s2, pcm_buffer, PCM_BUFFER_SIZE) != HAL_OK) {
 8000ba6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000baa:	4913      	ldr	r1, [pc, #76]	@ (8000bf8 <Audio_StartRecording+0xb0>)
 8000bac:	4813      	ldr	r0, [pc, #76]	@ (8000bfc <Audio_StartRecording+0xb4>)
 8000bae:	f002 f943 	bl	8002e38 <HAL_I2S_Receive_DMA>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d009      	beq.n	8000bcc <Audio_StartRecording+0x84>
        printf("[AUDIO] I2S DMA Start Failed!\r\n");
 8000bb8:	4811      	ldr	r0, [pc, #68]	@ (8000c00 <Audio_StartRecording+0xb8>)
 8000bba:	f017 fec9 	bl	8018950 <puts>
        f_close(&wavFile);
 8000bbe:	4809      	ldr	r0, [pc, #36]	@ (8000be4 <Audio_StartRecording+0x9c>)
 8000bc0:	f012 fd0a 	bl	80135d8 <f_close>
        currentState = AUDIO_STATE_ERROR;
 8000bc4:	4b05      	ldr	r3, [pc, #20]	@ (8000bdc <Audio_StartRecording+0x94>)
 8000bc6:	2203      	movs	r2, #3
 8000bc8:	701a      	strb	r2, [r3, #0]
        return;
 8000bca:	e004      	b.n	8000bd6 <Audio_StartRecording+0x8e>
    }

    currentState = AUDIO_STATE_RECORDING;
 8000bcc:	4b03      	ldr	r3, [pc, #12]	@ (8000bdc <Audio_StartRecording+0x94>)
 8000bce:	2201      	movs	r2, #1
 8000bd0:	701a      	strb	r2, [r3, #0]
 8000bd2:	e000      	b.n	8000bd6 <Audio_StartRecording+0x8e>
    if (currentState != AUDIO_STATE_IDLE) return;
 8000bd4:	bf00      	nop
}
 8000bd6:	3710      	adds	r7, #16
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	200023d8 	.word	0x200023d8
 8000be0:	0801a4f4 	.word	0x0801a4f4
 8000be4:	20002180 	.word	0x20002180
 8000be8:	0801a514 	.word	0x0801a514
 8000bec:	200023dc 	.word	0x200023dc
 8000bf0:	2000217c 	.word	0x2000217c
 8000bf4:	2000217d 	.word	0x2000217d
 8000bf8:	2000017c 	.word	0x2000017c
 8000bfc:	200023f4 	.word	0x200023f4
 8000c00:	0801a53c 	.word	0x0801a53c

08000c04 <Audio_StopRecording>:

// 녹음 프로세스 정지 요청
void Audio_StopRecording(void) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
    if (currentState == AUDIO_STATE_RECORDING) {
 8000c08:	4b07      	ldr	r3, [pc, #28]	@ (8000c28 <Audio_StopRecording+0x24>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d108      	bne.n	8000c22 <Audio_StopRecording+0x1e>
        // 하드웨어 데이터 수신 중단 및 잔여 버퍼 처리를 위한 상태 전환함
        HAL_I2S_DMAStop(&hi2s2);
 8000c10:	4806      	ldr	r0, [pc, #24]	@ (8000c2c <Audio_StopRecording+0x28>)
 8000c12:	f002 f9c9 	bl	8002fa8 <HAL_I2S_DMAStop>
        currentState = AUDIO_STATE_STOPPING;
 8000c16:	4b04      	ldr	r3, [pc, #16]	@ (8000c28 <Audio_StopRecording+0x24>)
 8000c18:	2202      	movs	r2, #2
 8000c1a:	701a      	strb	r2, [r3, #0]
        printf("[AUDIO] Stop Recording Request\r\n");
 8000c1c:	4804      	ldr	r0, [pc, #16]	@ (8000c30 <Audio_StopRecording+0x2c>)
 8000c1e:	f017 fe97 	bl	8018950 <puts>
    }
}
 8000c22:	bf00      	nop
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	200023d8 	.word	0x200023d8
 8000c2c:	200023f4 	.word	0x200023f4
 8000c30:	0801a55c 	.word	0x0801a55c

08000c34 <Audio_Process>:

// 오디오 데이터 실시간 처리 루프
// DMA가 채워주는 전/후반부 버퍼 상태를 감시하여 SD 카드에 순차 기록함
void Audio_Process(void) {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
    UINT bw;
    
    if (currentState == AUDIO_STATE_RECORDING || currentState == AUDIO_STATE_STOPPING) {
 8000c3a:	4b3c      	ldr	r3, [pc, #240]	@ (8000d2c <Audio_Process+0xf8>)
 8000c3c:	781b      	ldrb	r3, [r3, #0]
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d003      	beq.n	8000c4a <Audio_Process+0x16>
 8000c42:	4b3a      	ldr	r3, [pc, #232]	@ (8000d2c <Audio_Process+0xf8>)
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b02      	cmp	r3, #2
 8000c48:	d16b      	bne.n	8000d22 <Audio_Process+0xee>
        // 더블 버퍼링 구조를 통해 수신 중단 없이 파일 쓰기 작업 병행함
        if (buf_half_ready) {
 8000c4a:	4b39      	ldr	r3, [pc, #228]	@ (8000d30 <Audio_Process+0xfc>)
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d012      	beq.n	8000c7a <Audio_Process+0x46>
            buf_half_ready = false;
 8000c54:	4b36      	ldr	r3, [pc, #216]	@ (8000d30 <Audio_Process+0xfc>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	701a      	strb	r2, [r3, #0]
            if (f_write(&wavFile, &pcm_buffer[0], PCM_BUFFER_SIZE, &bw) == FR_OK) {
 8000c5a:	463b      	mov	r3, r7
 8000c5c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c60:	4934      	ldr	r1, [pc, #208]	@ (8000d34 <Audio_Process+0x100>)
 8000c62:	4835      	ldr	r0, [pc, #212]	@ (8000d38 <Audio_Process+0x104>)
 8000c64:	f012 f91f 	bl	8012ea6 <f_write>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d105      	bne.n	8000c7a <Audio_Process+0x46>
                 totalDataBytes += bw;
 8000c6e:	4b33      	ldr	r3, [pc, #204]	@ (8000d3c <Audio_Process+0x108>)
 8000c70:	681a      	ldr	r2, [r3, #0]
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	4413      	add	r3, r2
 8000c76:	4a31      	ldr	r2, [pc, #196]	@ (8000d3c <Audio_Process+0x108>)
 8000c78:	6013      	str	r3, [r2, #0]
            }
        }

        if (buf_full_ready) {
 8000c7a:	4b31      	ldr	r3, [pc, #196]	@ (8000d40 <Audio_Process+0x10c>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d012      	beq.n	8000caa <Audio_Process+0x76>
            buf_full_ready = false;
 8000c84:	4b2e      	ldr	r3, [pc, #184]	@ (8000d40 <Audio_Process+0x10c>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	701a      	strb	r2, [r3, #0]
            if (f_write(&wavFile, &pcm_buffer[PCM_BUFFER_SIZE / 2], PCM_BUFFER_SIZE, &bw) == FR_OK) {
 8000c8a:	463b      	mov	r3, r7
 8000c8c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c90:	492c      	ldr	r1, [pc, #176]	@ (8000d44 <Audio_Process+0x110>)
 8000c92:	4829      	ldr	r0, [pc, #164]	@ (8000d38 <Audio_Process+0x104>)
 8000c94:	f012 f907 	bl	8012ea6 <f_write>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d105      	bne.n	8000caa <Audio_Process+0x76>
                 totalDataBytes += bw;
 8000c9e:	4b27      	ldr	r3, [pc, #156]	@ (8000d3c <Audio_Process+0x108>)
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	4413      	add	r3, r2
 8000ca6:	4a25      	ldr	r2, [pc, #148]	@ (8000d3c <Audio_Process+0x108>)
 8000ca8:	6013      	str	r3, [r2, #0]
            }
        }

        // 정지 요청 후 모든 잔여 데이터가 기록 완료되면 종료 단계 진입함
        if (currentState == AUDIO_STATE_STOPPING && !buf_half_ready && !buf_full_ready) {
 8000caa:	4b20      	ldr	r3, [pc, #128]	@ (8000d2c <Audio_Process+0xf8>)
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	2b02      	cmp	r3, #2
 8000cb0:	d137      	bne.n	8000d22 <Audio_Process+0xee>
 8000cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d30 <Audio_Process+0xfc>)
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	f083 0301 	eor.w	r3, r3, #1
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d02f      	beq.n	8000d22 <Audio_Process+0xee>
 8000cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8000d40 <Audio_Process+0x10c>)
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	f083 0301 	eor.w	r3, r3, #1
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d027      	beq.n	8000d22 <Audio_Process+0xee>
            // 최종 파일 크기 반영한 헤더 갱신 수행함
            WriteWavHeader(totalDataBytes);
 8000cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d3c <Audio_Process+0x108>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff fede 	bl	8000a98 <WriteWavHeader>
            
            // f_sync 호출을 통해 SD 카드 내부 캐시의 데이터를 물리 영역으로 커밋함
            // 전원 차단 시 발생할 수 있는 파일 시스템 손상 및 데이터 유실 방지 목적임 
            FRESULT res_sync = f_sync(&wavFile);
 8000cdc:	4816      	ldr	r0, [pc, #88]	@ (8000d38 <Audio_Process+0x104>)
 8000cde:	f012 fac5 	bl	801326c <f_sync>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	71fb      	strb	r3, [r7, #7]
            FRESULT res_close = f_close(&wavFile);
 8000ce6:	4814      	ldr	r0, [pc, #80]	@ (8000d38 <Audio_Process+0x104>)
 8000ce8:	f012 fc76 	bl	80135d8 <f_close>
 8000cec:	4603      	mov	r3, r0
 8000cee:	71bb      	strb	r3, [r7, #6]
            
            if (res_sync == FR_OK && res_close == FR_OK) {
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d10c      	bne.n	8000d10 <Audio_Process+0xdc>
 8000cf6:	79bb      	ldrb	r3, [r7, #6]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d109      	bne.n	8000d10 <Audio_Process+0xdc>
                printf("[AUDIO] Recording Completely Stopped. Size: %lu bytes\r\n", totalDataBytes);
 8000cfc:	4b0f      	ldr	r3, [pc, #60]	@ (8000d3c <Audio_Process+0x108>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4619      	mov	r1, r3
 8000d02:	4811      	ldr	r0, [pc, #68]	@ (8000d48 <Audio_Process+0x114>)
 8000d04:	f017 fdbc 	bl	8018880 <iprintf>
                currentState = AUDIO_STATE_IDLE;
 8000d08:	4b08      	ldr	r3, [pc, #32]	@ (8000d2c <Audio_Process+0xf8>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	701a      	strb	r2, [r3, #0]
                printf("[AUDIO] File Close Failed! SyncErr: %d, CloseErr: %d\r\n", res_sync, res_close);
                currentState = AUDIO_STATE_ERROR;
            }
        }
    }
}
 8000d0e:	e008      	b.n	8000d22 <Audio_Process+0xee>
                printf("[AUDIO] File Close Failed! SyncErr: %d, CloseErr: %d\r\n", res_sync, res_close);
 8000d10:	79fb      	ldrb	r3, [r7, #7]
 8000d12:	79ba      	ldrb	r2, [r7, #6]
 8000d14:	4619      	mov	r1, r3
 8000d16:	480d      	ldr	r0, [pc, #52]	@ (8000d4c <Audio_Process+0x118>)
 8000d18:	f017 fdb2 	bl	8018880 <iprintf>
                currentState = AUDIO_STATE_ERROR;
 8000d1c:	4b03      	ldr	r3, [pc, #12]	@ (8000d2c <Audio_Process+0xf8>)
 8000d1e:	2203      	movs	r2, #3
 8000d20:	701a      	strb	r2, [r3, #0]
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	200023d8 	.word	0x200023d8
 8000d30:	2000217c 	.word	0x2000217c
 8000d34:	2000017c 	.word	0x2000017c
 8000d38:	20002180 	.word	0x20002180
 8000d3c:	200023dc 	.word	0x200023dc
 8000d40:	2000217d 	.word	0x2000217d
 8000d44:	2000117c 	.word	0x2000117c
 8000d48:	0801a57c 	.word	0x0801a57c
 8000d4c:	0801a5b4 	.word	0x0801a5b4

08000d50 <Audio_I2S_HalfCpltCallback>:

// DMA 수신 절반 완료 콜백
void Audio_I2S_HalfCpltCallback(void) {
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
    buf_half_ready = true;
 8000d54:	4b03      	ldr	r3, [pc, #12]	@ (8000d64 <Audio_I2S_HalfCpltCallback+0x14>)
 8000d56:	2201      	movs	r2, #1
 8000d58:	701a      	strb	r2, [r3, #0]
}
 8000d5a:	bf00      	nop
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	2000217c 	.word	0x2000217c

08000d68 <Audio_I2S_CpltCallback>:

// DMA 수신 전체 완료 콜백
void Audio_I2S_CpltCallback(void) {
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
    buf_full_ready = true;
 8000d6c:	4b03      	ldr	r3, [pc, #12]	@ (8000d7c <Audio_I2S_CpltCallback+0x14>)
 8000d6e:	2201      	movs	r2, #1
 8000d70:	701a      	strb	r2, [r3, #0]
}
 8000d72:	bf00      	nop
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	2000217d 	.word	0x2000217d

08000d80 <Audio_GetState>:

// 현재 오디오 동작 상태 반환
AudioState_t Audio_GetState(void) {
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
    return currentState;
 8000d84:	4b03      	ldr	r3, [pc, #12]	@ (8000d94 <Audio_GetState+0x14>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	200023d8 	.word	0x200023d8

08000d98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d9e:	2300      	movs	r3, #0
 8000da0:	607b      	str	r3, [r7, #4]
 8000da2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e10 <MX_DMA_Init+0x78>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da6:	4a1a      	ldr	r2, [pc, #104]	@ (8000e10 <MX_DMA_Init+0x78>)
 8000da8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dae:	4b18      	ldr	r3, [pc, #96]	@ (8000e10 <MX_DMA_Init+0x78>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000db6:	607b      	str	r3, [r7, #4]
 8000db8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000dba:	2300      	movs	r3, #0
 8000dbc:	603b      	str	r3, [r7, #0]
 8000dbe:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <MX_DMA_Init+0x78>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc2:	4a13      	ldr	r2, [pc, #76]	@ (8000e10 <MX_DMA_Init+0x78>)
 8000dc4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dca:	4b11      	ldr	r3, [pc, #68]	@ (8000e10 <MX_DMA_Init+0x78>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000dd2:	603b      	str	r3, [r7, #0]
 8000dd4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2105      	movs	r1, #5
 8000dda:	200e      	movs	r0, #14
 8000ddc:	f001 f909 	bl	8001ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000de0:	200e      	movs	r0, #14
 8000de2:	f001 f922 	bl	800202a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8000de6:	2200      	movs	r2, #0
 8000de8:	2105      	movs	r1, #5
 8000dea:	203b      	movs	r0, #59	@ 0x3b
 8000dec:	f001 f901 	bl	8001ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000df0:	203b      	movs	r0, #59	@ 0x3b
 8000df2:	f001 f91a 	bl	800202a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2105      	movs	r1, #5
 8000dfa:	2045      	movs	r0, #69	@ 0x45
 8000dfc:	f001 f8f9 	bl	8001ff2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000e00:	2045      	movs	r0, #69	@ 0x45
 8000e02:	f001 f912 	bl	800202a <HAL_NVIC_EnableIRQ>

}
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40023800 	.word	0x40023800

08000e14 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of audioQueue */
  audioQueueHandle = osMessageQueueNew (16, sizeof(AudioCommand_t), &audioQueue_attributes);
 8000e18:	4a14      	ldr	r2, [pc, #80]	@ (8000e6c <MX_FREERTOS_Init+0x58>)
 8000e1a:	2141      	movs	r1, #65	@ 0x41
 8000e1c:	2010      	movs	r0, #16
 8000e1e:	f013 fc45 	bl	80146ac <osMessageQueueNew>
 8000e22:	4603      	mov	r3, r0
 8000e24:	4a12      	ldr	r2, [pc, #72]	@ (8000e70 <MX_FREERTOS_Init+0x5c>)
 8000e26:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000e28:	4a12      	ldr	r2, [pc, #72]	@ (8000e74 <MX_FREERTOS_Init+0x60>)
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4812      	ldr	r0, [pc, #72]	@ (8000e78 <MX_FREERTOS_Init+0x64>)
 8000e2e:	f013 fa46 	bl	80142be <osThreadNew>
 8000e32:	4603      	mov	r3, r0
 8000e34:	4a11      	ldr	r2, [pc, #68]	@ (8000e7c <MX_FREERTOS_Init+0x68>)
 8000e36:	6013      	str	r3, [r2, #0]

  /* creation of AudioTask */
  AudioTaskHandle = osThreadNew(Audio, NULL, &AudioTask_attributes);
 8000e38:	4a11      	ldr	r2, [pc, #68]	@ (8000e80 <MX_FREERTOS_Init+0x6c>)
 8000e3a:	2100      	movs	r1, #0
 8000e3c:	4811      	ldr	r0, [pc, #68]	@ (8000e84 <MX_FREERTOS_Init+0x70>)
 8000e3e:	f013 fa3e 	bl	80142be <osThreadNew>
 8000e42:	4603      	mov	r3, r0
 8000e44:	4a10      	ldr	r2, [pc, #64]	@ (8000e88 <MX_FREERTOS_Init+0x74>)
 8000e46:	6013      	str	r3, [r2, #0]

  /* creation of UiTask */
  UiTaskHandle = osThreadNew(Ui, NULL, &UiTask_attributes);
 8000e48:	4a10      	ldr	r2, [pc, #64]	@ (8000e8c <MX_FREERTOS_Init+0x78>)
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	4810      	ldr	r0, [pc, #64]	@ (8000e90 <MX_FREERTOS_Init+0x7c>)
 8000e4e:	f013 fa36 	bl	80142be <osThreadNew>
 8000e52:	4603      	mov	r3, r0
 8000e54:	4a0f      	ldr	r2, [pc, #60]	@ (8000e94 <MX_FREERTOS_Init+0x80>)
 8000e56:	6013      	str	r3, [r2, #0]

  /* creation of NtpTask */
  NtpTaskHandle = osThreadNew(Ntp, NULL, &NtpTask_attributes);
 8000e58:	4a0f      	ldr	r2, [pc, #60]	@ (8000e98 <MX_FREERTOS_Init+0x84>)
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	480f      	ldr	r0, [pc, #60]	@ (8000e9c <MX_FREERTOS_Init+0x88>)
 8000e5e:	f013 fa2e 	bl	80142be <osThreadNew>
 8000e62:	4603      	mov	r3, r0
 8000e64:	4a0e      	ldr	r2, [pc, #56]	@ (8000ea0 <MX_FREERTOS_Init+0x8c>)
 8000e66:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	0801a7a8 	.word	0x0801a7a8
 8000e70:	200023f0 	.word	0x200023f0
 8000e74:	0801a718 	.word	0x0801a718
 8000e78:	08000ea5 	.word	0x08000ea5
 8000e7c:	200023e0 	.word	0x200023e0
 8000e80:	0801a73c 	.word	0x0801a73c
 8000e84:	08000ebb 	.word	0x08000ebb
 8000e88:	200023e4 	.word	0x200023e4
 8000e8c:	0801a760 	.word	0x0801a760
 8000e90:	08000ed1 	.word	0x08000ed1
 8000e94:	200023e8 	.word	0x200023e8
 8000e98:	0801a784 	.word	0x0801a784
 8000e9c:	08000edd 	.word	0x08000edd
 8000ea0:	200023ec 	.word	0x200023ec

08000ea4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000eac:	f016 fe74 	bl	8017b98 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  for(;;)
  {
    osDelay(1000); // 시스템 생존 확인용 (Heartbeat)
 8000eb0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000eb4:	f013 fa9c 	bl	80143f0 <osDelay>
 8000eb8:	e7fa      	b.n	8000eb0 <StartDefaultTask+0xc>

08000eba <Audio>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Audio */
void Audio(void *argument)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b082      	sub	sp, #8
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Audio */
  // 실제 로직은 App/task_audio.c에 있음
  AudioTask(argument);
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff fb7a 	bl	80005bc <AudioTask>
  /* USER CODE END Audio */
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}

08000ed0 <Ui>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Ui */
void Ui(void *argument)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Ui */
  // 실제 로직은 App/task_ui.c에 있음
  // UiTask(argument);
  osThreadExit();
 8000ed8:	f013 fa83 	bl	80143e2 <osThreadExit>

08000edc <Ntp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Ntp */
void Ntp(void *argument)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Ntp */
  // 실제 로직은 App/task_network.c에 있음
  EspNtpTask(argument);
 8000ee4:	6878      	ldr	r0, [r7, #4]
 8000ee6:	f7ff fb97 	bl	8000618 <EspNtpTask>
  /* USER CODE END Ntp */
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
	...

08000ef4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b08a      	sub	sp, #40	@ 0x28
 8000ef8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000efa:	f107 0314 	add.w	r3, r7, #20
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
 8000f06:	60da      	str	r2, [r3, #12]
 8000f08:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	613b      	str	r3, [r7, #16]
 8000f0e:	4b26      	ldr	r3, [pc, #152]	@ (8000fa8 <MX_GPIO_Init+0xb4>)
 8000f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f12:	4a25      	ldr	r2, [pc, #148]	@ (8000fa8 <MX_GPIO_Init+0xb4>)
 8000f14:	f043 0301 	orr.w	r3, r3, #1
 8000f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f1a:	4b23      	ldr	r3, [pc, #140]	@ (8000fa8 <MX_GPIO_Init+0xb4>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1e:	f003 0301 	and.w	r3, r3, #1
 8000f22:	613b      	str	r3, [r7, #16]
 8000f24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f26:	2300      	movs	r3, #0
 8000f28:	60fb      	str	r3, [r7, #12]
 8000f2a:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa8 <MX_GPIO_Init+0xb4>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	4a1e      	ldr	r2, [pc, #120]	@ (8000fa8 <MX_GPIO_Init+0xb4>)
 8000f30:	f043 0302 	orr.w	r3, r3, #2
 8000f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f36:	4b1c      	ldr	r3, [pc, #112]	@ (8000fa8 <MX_GPIO_Init+0xb4>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	f003 0302 	and.w	r3, r3, #2
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f42:	2300      	movs	r3, #0
 8000f44:	60bb      	str	r3, [r7, #8]
 8000f46:	4b18      	ldr	r3, [pc, #96]	@ (8000fa8 <MX_GPIO_Init+0xb4>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4a:	4a17      	ldr	r2, [pc, #92]	@ (8000fa8 <MX_GPIO_Init+0xb4>)
 8000f4c:	f043 0304 	orr.w	r3, r3, #4
 8000f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f52:	4b15      	ldr	r3, [pc, #84]	@ (8000fa8 <MX_GPIO_Init+0xb4>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	f003 0304 	and.w	r3, r3, #4
 8000f5a:	60bb      	str	r3, [r7, #8]
 8000f5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f5e:	2300      	movs	r3, #0
 8000f60:	607b      	str	r3, [r7, #4]
 8000f62:	4b11      	ldr	r3, [pc, #68]	@ (8000fa8 <MX_GPIO_Init+0xb4>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	4a10      	ldr	r2, [pc, #64]	@ (8000fa8 <MX_GPIO_Init+0xb4>)
 8000f68:	f043 0308 	orr.w	r3, r3, #8
 8000f6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa8 <MX_GPIO_Init+0xb4>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f72:	f003 0308 	and.w	r3, r3, #8
 8000f76:	607b      	str	r3, [r7, #4]
 8000f78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2140      	movs	r1, #64	@ 0x40
 8000f7e:	480b      	ldr	r0, [pc, #44]	@ (8000fac <MX_GPIO_Init+0xb8>)
 8000f80:	f001 fe00 	bl	8002b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f84:	2340      	movs	r3, #64	@ 0x40
 8000f86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f90:	2300      	movs	r3, #0
 8000f92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4804      	ldr	r0, [pc, #16]	@ (8000fac <MX_GPIO_Init+0xb8>)
 8000f9c:	f001 fc6e 	bl	800287c <HAL_GPIO_Init>

}
 8000fa0:	bf00      	nop
 8000fa2:	3728      	adds	r7, #40	@ 0x28
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40023800 	.word	0x40023800
 8000fac:	40020400 	.word	0x40020400

08000fb0 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_rx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000fb4:	4b13      	ldr	r3, [pc, #76]	@ (8001004 <MX_I2S2_Init+0x54>)
 8000fb6:	4a14      	ldr	r2, [pc, #80]	@ (8001008 <MX_I2S2_Init+0x58>)
 8000fb8:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000fba:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <MX_I2S2_Init+0x54>)
 8000fbc:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000fc0:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000fc2:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <MX_I2S2_Init+0x54>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000fc8:	4b0e      	ldr	r3, [pc, #56]	@ (8001004 <MX_I2S2_Init+0x54>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000fce:	4b0d      	ldr	r3, [pc, #52]	@ (8001004 <MX_I2S2_Init+0x54>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8000fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8001004 <MX_I2S2_Init+0x54>)
 8000fd6:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000fda:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000fdc:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <MX_I2S2_Init+0x54>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000fe2:	4b08      	ldr	r3, [pc, #32]	@ (8001004 <MX_I2S2_Init+0x54>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000fe8:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <MX_I2S2_Init+0x54>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000fee:	4805      	ldr	r0, [pc, #20]	@ (8001004 <MX_I2S2_Init+0x54>)
 8000ff0:	f001 fde2 	bl	8002bb8 <HAL_I2S_Init>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000ffa:	f000 f979 	bl	80012f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	200023f4 	.word	0x200023f4
 8001008:	40003800 	.word	0x40003800

0800100c <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b090      	sub	sp, #64	@ 0x40
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
 8001022:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001024:	f107 0314 	add.w	r3, r7, #20
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	605a      	str	r2, [r3, #4]
 800102e:	609a      	str	r2, [r3, #8]
 8001030:	60da      	str	r2, [r3, #12]
 8001032:	611a      	str	r2, [r3, #16]
 8001034:	615a      	str	r2, [r3, #20]
  if(i2sHandle->Instance==SPI2)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a3f      	ldr	r2, [pc, #252]	@ (8001138 <HAL_I2S_MspInit+0x12c>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d176      	bne.n	800112e <HAL_I2S_MspInit+0x122>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001040:	2301      	movs	r3, #1
 8001042:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001044:	23c0      	movs	r3, #192	@ 0xc0
 8001046:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 8001048:	2310      	movs	r3, #16
 800104a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800104c:	2302      	movs	r3, #2
 800104e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001050:	f107 0314 	add.w	r3, r7, #20
 8001054:	4618      	mov	r0, r3
 8001056:	f004 fc49 	bl	80058ec <HAL_RCCEx_PeriphCLKConfig>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8001060:	f000 f946 	bl	80012f0 <Error_Handler>
    }

    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001064:	2300      	movs	r3, #0
 8001066:	613b      	str	r3, [r7, #16]
 8001068:	4b34      	ldr	r3, [pc, #208]	@ (800113c <HAL_I2S_MspInit+0x130>)
 800106a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106c:	4a33      	ldr	r2, [pc, #204]	@ (800113c <HAL_I2S_MspInit+0x130>)
 800106e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001072:	6413      	str	r3, [r2, #64]	@ 0x40
 8001074:	4b31      	ldr	r3, [pc, #196]	@ (800113c <HAL_I2S_MspInit+0x130>)
 8001076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001078:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001080:	2300      	movs	r3, #0
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	4b2d      	ldr	r3, [pc, #180]	@ (800113c <HAL_I2S_MspInit+0x130>)
 8001086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001088:	4a2c      	ldr	r2, [pc, #176]	@ (800113c <HAL_I2S_MspInit+0x130>)
 800108a:	f043 0302 	orr.w	r3, r3, #2
 800108e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001090:	4b2a      	ldr	r3, [pc, #168]	@ (800113c <HAL_I2S_MspInit+0x130>)
 8001092:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001094:	f003 0302 	and.w	r3, r3, #2
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800109c:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 80010a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010aa:	2303      	movs	r3, #3
 80010ac:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010ae:	2305      	movs	r3, #5
 80010b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010b6:	4619      	mov	r1, r3
 80010b8:	4821      	ldr	r0, [pc, #132]	@ (8001140 <HAL_I2S_MspInit+0x134>)
 80010ba:	f001 fbdf 	bl	800287c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80010be:	4b21      	ldr	r3, [pc, #132]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 80010c0:	4a21      	ldr	r2, [pc, #132]	@ (8001148 <HAL_I2S_MspInit+0x13c>)
 80010c2:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80010c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 80010d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010dc:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010de:	4b19      	ldr	r3, [pc, #100]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 80010e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80010e4:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010e6:	4b17      	ldr	r3, [pc, #92]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 80010e8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010ec:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 80010ee:	4b15      	ldr	r3, [pc, #84]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 80010f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010f4:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010f6:	4b13      	ldr	r3, [pc, #76]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010fc:	4b11      	ldr	r3, [pc, #68]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 80010fe:	2200      	movs	r2, #0
 8001100:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001102:	4810      	ldr	r0, [pc, #64]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 8001104:	f000 ffac 	bl	8002060 <HAL_DMA_Init>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d001      	beq.n	8001112 <HAL_I2S_MspInit+0x106>
    {
      Error_Handler();
 800110e:	f000 f8ef 	bl	80012f0 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a0b      	ldr	r2, [pc, #44]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 8001116:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001118:	4a0a      	ldr	r2, [pc, #40]	@ (8001144 <HAL_I2S_MspInit+0x138>)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 800111e:	2200      	movs	r2, #0
 8001120:	2105      	movs	r1, #5
 8001122:	2024      	movs	r0, #36	@ 0x24
 8001124:	f000 ff65 	bl	8001ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001128:	2024      	movs	r0, #36	@ 0x24
 800112a:	f000 ff7e 	bl	800202a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800112e:	bf00      	nop
 8001130:	3740      	adds	r7, #64	@ 0x40
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	40003800 	.word	0x40003800
 800113c:	40023800 	.word	0x40023800
 8001140:	40020400 	.word	0x40020400
 8001144:	2000243c 	.word	0x2000243c
 8001148:	40026058 	.word	0x40026058

0800114c <_write>:
#include <stdio.h>

extern UART_HandleTypeDef huart2;

int _write(int file, char *ptr, int len)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af00      	add	r7, sp, #0
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;
  hstatus = HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	b29a      	uxth	r2, r3
 800115c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001160:	68b9      	ldr	r1, [r7, #8]
 8001162:	4808      	ldr	r0, [pc, #32]	@ (8001184 <_write+0x38>)
 8001164:	f006 ffb7 	bl	80080d6 <HAL_UART_Transmit>
 8001168:	4603      	mov	r3, r0
 800116a:	75fb      	strb	r3, [r7, #23]
  if (hstatus == HAL_OK) return len;
 800116c:	7dfb      	ldrb	r3, [r7, #23]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d101      	bne.n	8001176 <_write+0x2a>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	e001      	b.n	800117a <_write+0x2e>
  else return -1;
 8001176:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800117a:	4618      	mov	r0, r3
 800117c:	3718      	adds	r7, #24
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	200026a8 	.word	0x200026a8

08001188 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800118c:	f000 fdc0 	bl	8001d10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001190:	f000 f820 	bl	80011d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001194:	f7ff feae 	bl	8000ef4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001198:	f7ff fdfe 	bl	8000d98 <MX_DMA_Init>
  MX_I2S2_Init();
 800119c:	f7ff ff08 	bl	8000fb0 <MX_I2S2_Init>
  MX_RTC_Init();
 80011a0:	f000 f8ac 	bl	80012fc <MX_RTC_Init>
  MX_SPI1_Init();
 80011a4:	f000 fa44 	bl	8001630 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80011a8:	f000 fca8 	bl	8001afc <MX_USART1_UART_Init>
  MX_FATFS_Init();
 80011ac:	f00a f8b4 	bl	800b318 <MX_FATFS_Init>
  MX_USART2_UART_Init();
 80011b0:	f000 fcce 	bl	8001b50 <MX_USART2_UART_Init>
  MX_SDIO_SD_Init();
 80011b4:	f000 f928 	bl	8001408 <MX_SDIO_SD_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n[SYSTEM] Booting Digital Audio Recorder (RTOS Mode)...\r\n");
 80011b8:	4805      	ldr	r0, [pc, #20]	@ (80011d0 <main+0x48>)
 80011ba:	f017 fbc9 	bl	8018950 <puts>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80011be:	f012 fffd 	bl	80141bc <osKernelInitialize>
  MX_FREERTOS_Init();
 80011c2:	f7ff fe27 	bl	8000e14 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80011c6:	f013 f83f 	bl	8014248 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011ca:	bf00      	nop
 80011cc:	e7fd      	b.n	80011ca <main+0x42>
 80011ce:	bf00      	nop
 80011d0:	0801a620 	.word	0x0801a620

080011d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b094      	sub	sp, #80	@ 0x50
 80011d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011da:	f107 0320 	add.w	r3, r7, #32
 80011de:	2230      	movs	r2, #48	@ 0x30
 80011e0:	2100      	movs	r1, #0
 80011e2:	4618      	mov	r0, r3
 80011e4:	f017 fbbc 	bl	8018960 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
 80011f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f8:	2300      	movs	r3, #0
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	4b28      	ldr	r3, [pc, #160]	@ (80012a0 <SystemClock_Config+0xcc>)
 80011fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001200:	4a27      	ldr	r2, [pc, #156]	@ (80012a0 <SystemClock_Config+0xcc>)
 8001202:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001206:	6413      	str	r3, [r2, #64]	@ 0x40
 8001208:	4b25      	ldr	r3, [pc, #148]	@ (80012a0 <SystemClock_Config+0xcc>)
 800120a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001210:	60bb      	str	r3, [r7, #8]
 8001212:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001214:	2300      	movs	r3, #0
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	4b22      	ldr	r3, [pc, #136]	@ (80012a4 <SystemClock_Config+0xd0>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a21      	ldr	r2, [pc, #132]	@ (80012a4 <SystemClock_Config+0xd0>)
 800121e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001222:	6013      	str	r3, [r2, #0]
 8001224:	4b1f      	ldr	r3, [pc, #124]	@ (80012a4 <SystemClock_Config+0xd0>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800122c:	607b      	str	r3, [r7, #4]
 800122e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001230:	230a      	movs	r3, #10
 8001232:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001234:	2301      	movs	r3, #1
 8001236:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001238:	2310      	movs	r3, #16
 800123a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800123c:	2301      	movs	r3, #1
 800123e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001240:	2302      	movs	r3, #2
 8001242:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001244:	2300      	movs	r3, #0
 8001246:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001248:	2310      	movs	r3, #16
 800124a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800124c:	23c0      	movs	r3, #192	@ 0xc0
 800124e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001250:	2302      	movs	r3, #2
 8001252:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001254:	2304      	movs	r3, #4
 8001256:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001258:	f107 0320 	add.w	r3, r7, #32
 800125c:	4618      	mov	r0, r3
 800125e:	f003 feed 	bl	800503c <HAL_RCC_OscConfig>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001268:	f000 f842 	bl	80012f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800126c:	230f      	movs	r3, #15
 800126e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001270:	2300      	movs	r3, #0
 8001272:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001274:	2300      	movs	r3, #0
 8001276:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001278:	2300      	movs	r3, #0
 800127a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800127c:	2300      	movs	r3, #0
 800127e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001280:	f107 030c 	add.w	r3, r7, #12
 8001284:	2100      	movs	r1, #0
 8001286:	4618      	mov	r0, r3
 8001288:	f004 f950 	bl	800552c <HAL_RCC_ClockConfig>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001292:	f000 f82d 	bl	80012f0 <Error_Handler>
  }
}
 8001296:	bf00      	nop
 8001298:	3750      	adds	r7, #80	@ 0x50
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40023800 	.word	0x40023800
 80012a4:	40007000 	.word	0x40007000

080012a8 <HAL_I2S_RxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

// I2S DMA 수신 절반 완료 콜백
 void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
	 // 만약 I2S2를 사용 중이라면 Instance == SPI2 입니다.
	if(hi2s->Instance == SPI2) {
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a04      	ldr	r2, [pc, #16]	@ (80012c8 <HAL_I2S_RxHalfCpltCallback+0x20>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d101      	bne.n	80012be <HAL_I2S_RxHalfCpltCallback+0x16>
		Audio_I2S_HalfCpltCallback();
 80012ba:	f7ff fd49 	bl	8000d50 <Audio_I2S_HalfCpltCallback>
	}
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40003800 	.word	0x40003800

080012cc <HAL_I2S_RxCpltCallback>:

// I2S DMA 수신 전체 완료 콜백
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
	if(hi2s->Instance == SPI2)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a04      	ldr	r2, [pc, #16]	@ (80012ec <HAL_I2S_RxCpltCallback+0x20>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d101      	bne.n	80012e2 <HAL_I2S_RxCpltCallback+0x16>
		Audio_I2S_CpltCallback();
 80012de:	f7ff fd43 	bl	8000d68 <Audio_I2S_CpltCallback>
}
 80012e2:	bf00      	nop
 80012e4:	3708      	adds	r7, #8
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40003800 	.word	0x40003800

080012f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012f4:	b672      	cpsid	i
}
 80012f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012f8:	bf00      	nop
 80012fa:	e7fd      	b.n	80012f8 <Error_Handler+0x8>

080012fc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001310:	2300      	movs	r3, #0
 8001312:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001314:	4b24      	ldr	r3, [pc, #144]	@ (80013a8 <MX_RTC_Init+0xac>)
 8001316:	4a25      	ldr	r2, [pc, #148]	@ (80013ac <MX_RTC_Init+0xb0>)
 8001318:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800131a:	4b23      	ldr	r3, [pc, #140]	@ (80013a8 <MX_RTC_Init+0xac>)
 800131c:	2200      	movs	r2, #0
 800131e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001320:	4b21      	ldr	r3, [pc, #132]	@ (80013a8 <MX_RTC_Init+0xac>)
 8001322:	227f      	movs	r2, #127	@ 0x7f
 8001324:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001326:	4b20      	ldr	r3, [pc, #128]	@ (80013a8 <MX_RTC_Init+0xac>)
 8001328:	22ff      	movs	r2, #255	@ 0xff
 800132a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800132c:	4b1e      	ldr	r3, [pc, #120]	@ (80013a8 <MX_RTC_Init+0xac>)
 800132e:	2200      	movs	r2, #0
 8001330:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001332:	4b1d      	ldr	r3, [pc, #116]	@ (80013a8 <MX_RTC_Init+0xac>)
 8001334:	2200      	movs	r2, #0
 8001336:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001338:	4b1b      	ldr	r3, [pc, #108]	@ (80013a8 <MX_RTC_Init+0xac>)
 800133a:	2200      	movs	r2, #0
 800133c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800133e:	481a      	ldr	r0, [pc, #104]	@ (80013a8 <MX_RTC_Init+0xac>)
 8001340:	f004 fc26 	bl	8005b90 <HAL_RTC_Init>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800134a:	f7ff ffd1 	bl	80012f0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800134e:	2300      	movs	r3, #0
 8001350:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001352:	2300      	movs	r3, #0
 8001354:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001356:	2300      	movs	r3, #0
 8001358:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800135a:	2300      	movs	r3, #0
 800135c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800135e:	2300      	movs	r3, #0
 8001360:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001362:	1d3b      	adds	r3, r7, #4
 8001364:	2201      	movs	r2, #1
 8001366:	4619      	mov	r1, r3
 8001368:	480f      	ldr	r0, [pc, #60]	@ (80013a8 <MX_RTC_Init+0xac>)
 800136a:	f004 fc92 	bl	8005c92 <HAL_RTC_SetTime>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001374:	f7ff ffbc 	bl	80012f0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001378:	2301      	movs	r3, #1
 800137a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 800137c:	2301      	movs	r3, #1
 800137e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001380:	2301      	movs	r3, #1
 8001382:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001384:	2300      	movs	r3, #0
 8001386:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001388:	463b      	mov	r3, r7
 800138a:	2201      	movs	r2, #1
 800138c:	4619      	mov	r1, r3
 800138e:	4806      	ldr	r0, [pc, #24]	@ (80013a8 <MX_RTC_Init+0xac>)
 8001390:	f004 fd77 	bl	8005e82 <HAL_RTC_SetDate>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800139a:	f7ff ffa9 	bl	80012f0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800139e:	bf00      	nop
 80013a0:	3718      	adds	r7, #24
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	2000249c 	.word	0x2000249c
 80013ac:	40002800 	.word	0x40002800

080013b0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b088      	sub	sp, #32
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013b8:	f107 0308 	add.w	r3, r7, #8
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
 80013c8:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a0c      	ldr	r2, [pc, #48]	@ (8001400 <HAL_RTC_MspInit+0x50>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	d111      	bne.n	80013f8 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80013d4:	2302      	movs	r3, #2
 80013d6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80013d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013dc:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013de:	f107 0308 	add.w	r3, r7, #8
 80013e2:	4618      	mov	r0, r3
 80013e4:	f004 fa82 	bl	80058ec <HAL_RCCEx_PeriphCLKConfig>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80013ee:	f7ff ff7f 	bl	80012f0 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80013f2:	4b04      	ldr	r3, [pc, #16]	@ (8001404 <HAL_RTC_MspInit+0x54>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80013f8:	bf00      	nop
 80013fa:	3720      	adds	r7, #32
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	40002800 	.word	0x40002800
 8001404:	42470e3c 	.word	0x42470e3c

08001408 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800140c:	4b0d      	ldr	r3, [pc, #52]	@ (8001444 <MX_SDIO_SD_Init+0x3c>)
 800140e:	4a0e      	ldr	r2, [pc, #56]	@ (8001448 <MX_SDIO_SD_Init+0x40>)
 8001410:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001412:	4b0c      	ldr	r3, [pc, #48]	@ (8001444 <MX_SDIO_SD_Init+0x3c>)
 8001414:	2200      	movs	r2, #0
 8001416:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001418:	4b0a      	ldr	r3, [pc, #40]	@ (8001444 <MX_SDIO_SD_Init+0x3c>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800141e:	4b09      	ldr	r3, [pc, #36]	@ (8001444 <MX_SDIO_SD_Init+0x3c>)
 8001420:	2200      	movs	r2, #0
 8001422:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001424:	4b07      	ldr	r3, [pc, #28]	@ (8001444 <MX_SDIO_SD_Init+0x3c>)
 8001426:	2200      	movs	r2, #0
 8001428:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 800142a:	4b06      	ldr	r3, [pc, #24]	@ (8001444 <MX_SDIO_SD_Init+0x3c>)
 800142c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001430:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 48;
 8001432:	4b04      	ldr	r3, [pc, #16]	@ (8001444 <MX_SDIO_SD_Init+0x3c>)
 8001434:	2230      	movs	r2, #48	@ 0x30
 8001436:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	200024bc 	.word	0x200024bc
 8001448:	40012c00 	.word	0x40012c00

0800144c <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08a      	sub	sp, #40	@ 0x28
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]
 8001460:	60da      	str	r2, [r3, #12]
 8001462:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a69      	ldr	r2, [pc, #420]	@ (8001610 <HAL_SD_MspInit+0x1c4>)
 800146a:	4293      	cmp	r3, r2
 800146c:	f040 80cb 	bne.w	8001606 <HAL_SD_MspInit+0x1ba>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001470:	2300      	movs	r3, #0
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	4b67      	ldr	r3, [pc, #412]	@ (8001614 <HAL_SD_MspInit+0x1c8>)
 8001476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001478:	4a66      	ldr	r2, [pc, #408]	@ (8001614 <HAL_SD_MspInit+0x1c8>)
 800147a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800147e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001480:	4b64      	ldr	r3, [pc, #400]	@ (8001614 <HAL_SD_MspInit+0x1c8>)
 8001482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001484:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001488:	613b      	str	r3, [r7, #16]
 800148a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800148c:	2300      	movs	r3, #0
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	4b60      	ldr	r3, [pc, #384]	@ (8001614 <HAL_SD_MspInit+0x1c8>)
 8001492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001494:	4a5f      	ldr	r2, [pc, #380]	@ (8001614 <HAL_SD_MspInit+0x1c8>)
 8001496:	f043 0304 	orr.w	r3, r3, #4
 800149a:	6313      	str	r3, [r2, #48]	@ 0x30
 800149c:	4b5d      	ldr	r3, [pc, #372]	@ (8001614 <HAL_SD_MspInit+0x1c8>)
 800149e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	60fb      	str	r3, [r7, #12]
 80014a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014a8:	2300      	movs	r3, #0
 80014aa:	60bb      	str	r3, [r7, #8]
 80014ac:	4b59      	ldr	r3, [pc, #356]	@ (8001614 <HAL_SD_MspInit+0x1c8>)
 80014ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b0:	4a58      	ldr	r2, [pc, #352]	@ (8001614 <HAL_SD_MspInit+0x1c8>)
 80014b2:	f043 0308 	orr.w	r3, r3, #8
 80014b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b8:	4b56      	ldr	r3, [pc, #344]	@ (8001614 <HAL_SD_MspInit+0x1c8>)
 80014ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014bc:	f003 0308 	and.w	r3, r3, #8
 80014c0:	60bb      	str	r3, [r7, #8]
 80014c2:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80014c4:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80014c8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ca:	2302      	movs	r3, #2
 80014cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ce:	2301      	movs	r3, #1
 80014d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014d2:	2303      	movs	r3, #3
 80014d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80014d6:	230c      	movs	r3, #12
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014da:	f107 0314 	add.w	r3, r7, #20
 80014de:	4619      	mov	r1, r3
 80014e0:	484d      	ldr	r0, [pc, #308]	@ (8001618 <HAL_SD_MspInit+0x1cc>)
 80014e2:	f001 f9cb 	bl	800287c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014e6:	2304      	movs	r3, #4
 80014e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ea:	2302      	movs	r3, #2
 80014ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ee:	2301      	movs	r3, #1
 80014f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014f2:	2303      	movs	r3, #3
 80014f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80014f6:	230c      	movs	r3, #12
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014fa:	f107 0314 	add.w	r3, r7, #20
 80014fe:	4619      	mov	r1, r3
 8001500:	4846      	ldr	r0, [pc, #280]	@ (800161c <HAL_SD_MspInit+0x1d0>)
 8001502:	f001 f9bb 	bl	800287c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001506:	4b46      	ldr	r3, [pc, #280]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 8001508:	4a46      	ldr	r2, [pc, #280]	@ (8001624 <HAL_SD_MspInit+0x1d8>)
 800150a:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800150c:	4b44      	ldr	r3, [pc, #272]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 800150e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001512:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001514:	4b42      	ldr	r3, [pc, #264]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 8001516:	2200      	movs	r2, #0
 8001518:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800151a:	4b41      	ldr	r3, [pc, #260]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 800151c:	2200      	movs	r2, #0
 800151e:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001520:	4b3f      	ldr	r3, [pc, #252]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 8001522:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001526:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001528:	4b3d      	ldr	r3, [pc, #244]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 800152a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800152e:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001530:	4b3b      	ldr	r3, [pc, #236]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 8001532:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001536:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001538:	4b39      	ldr	r3, [pc, #228]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 800153a:	2220      	movs	r2, #32
 800153c:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_HIGH;
 800153e:	4b38      	ldr	r3, [pc, #224]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 8001540:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001544:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001546:	4b36      	ldr	r3, [pc, #216]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 8001548:	2204      	movs	r2, #4
 800154a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800154c:	4b34      	ldr	r3, [pc, #208]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 800154e:	2203      	movs	r2, #3
 8001550:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001552:	4b33      	ldr	r3, [pc, #204]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 8001554:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001558:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800155a:	4b31      	ldr	r3, [pc, #196]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 800155c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001560:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001562:	482f      	ldr	r0, [pc, #188]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 8001564:	f000 fd7c 	bl	8002060 <HAL_DMA_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	d001      	beq.n	8001572 <HAL_SD_MspInit+0x126>
    {
      Error_Handler();
 800156e:	f7ff febf 	bl	80012f0 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4a2a      	ldr	r2, [pc, #168]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 8001576:	641a      	str	r2, [r3, #64]	@ 0x40
 8001578:	4a29      	ldr	r2, [pc, #164]	@ (8001620 <HAL_SD_MspInit+0x1d4>)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800157e:	4b2a      	ldr	r3, [pc, #168]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 8001580:	4a2a      	ldr	r2, [pc, #168]	@ (800162c <HAL_SD_MspInit+0x1e0>)
 8001582:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001584:	4b28      	ldr	r3, [pc, #160]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 8001586:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800158a:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800158c:	4b26      	ldr	r3, [pc, #152]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 800158e:	2240      	movs	r2, #64	@ 0x40
 8001590:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001592:	4b25      	ldr	r3, [pc, #148]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 8001594:	2200      	movs	r2, #0
 8001596:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001598:	4b23      	ldr	r3, [pc, #140]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 800159a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800159e:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015a0:	4b21      	ldr	r3, [pc, #132]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 80015a2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015a6:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015a8:	4b1f      	ldr	r3, [pc, #124]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 80015aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015ae:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80015b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 80015b2:	2220      	movs	r2, #32
 80015b4:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80015b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 80015b8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80015bc:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80015be:	4b1a      	ldr	r3, [pc, #104]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 80015c0:	2204      	movs	r2, #4
 80015c2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80015c4:	4b18      	ldr	r3, [pc, #96]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 80015c6:	2203      	movs	r2, #3
 80015c8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80015ca:	4b17      	ldr	r3, [pc, #92]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 80015cc:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80015d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80015d2:	4b15      	ldr	r3, [pc, #84]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 80015d4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80015d8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80015da:	4813      	ldr	r0, [pc, #76]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 80015dc:	f000 fd40 	bl	8002060 <HAL_DMA_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <HAL_SD_MspInit+0x19e>
    {
      Error_Handler();
 80015e6:	f7ff fe83 	bl	80012f0 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 80015ee:	63da      	str	r2, [r3, #60]	@ 0x3c
 80015f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001628 <HAL_SD_MspInit+0x1dc>)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 80015f6:	2200      	movs	r2, #0
 80015f8:	2105      	movs	r1, #5
 80015fa:	2031      	movs	r0, #49	@ 0x31
 80015fc:	f000 fcf9 	bl	8001ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001600:	2031      	movs	r0, #49	@ 0x31
 8001602:	f000 fd12 	bl	800202a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8001606:	bf00      	nop
 8001608:	3728      	adds	r7, #40	@ 0x28
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40012c00 	.word	0x40012c00
 8001614:	40023800 	.word	0x40023800
 8001618:	40020800 	.word	0x40020800
 800161c:	40020c00 	.word	0x40020c00
 8001620:	20002540 	.word	0x20002540
 8001624:	40026458 	.word	0x40026458
 8001628:	200025a0 	.word	0x200025a0
 800162c:	400264a0 	.word	0x400264a0

08001630 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001634:	4b17      	ldr	r3, [pc, #92]	@ (8001694 <MX_SPI1_Init+0x64>)
 8001636:	4a18      	ldr	r2, [pc, #96]	@ (8001698 <MX_SPI1_Init+0x68>)
 8001638:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800163a:	4b16      	ldr	r3, [pc, #88]	@ (8001694 <MX_SPI1_Init+0x64>)
 800163c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001640:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001642:	4b14      	ldr	r3, [pc, #80]	@ (8001694 <MX_SPI1_Init+0x64>)
 8001644:	2200      	movs	r2, #0
 8001646:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001648:	4b12      	ldr	r3, [pc, #72]	@ (8001694 <MX_SPI1_Init+0x64>)
 800164a:	2200      	movs	r2, #0
 800164c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800164e:	4b11      	ldr	r3, [pc, #68]	@ (8001694 <MX_SPI1_Init+0x64>)
 8001650:	2200      	movs	r2, #0
 8001652:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001654:	4b0f      	ldr	r3, [pc, #60]	@ (8001694 <MX_SPI1_Init+0x64>)
 8001656:	2200      	movs	r2, #0
 8001658:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800165a:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <MX_SPI1_Init+0x64>)
 800165c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001660:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001662:	4b0c      	ldr	r3, [pc, #48]	@ (8001694 <MX_SPI1_Init+0x64>)
 8001664:	2218      	movs	r2, #24
 8001666:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001668:	4b0a      	ldr	r3, [pc, #40]	@ (8001694 <MX_SPI1_Init+0x64>)
 800166a:	2200      	movs	r2, #0
 800166c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800166e:	4b09      	ldr	r3, [pc, #36]	@ (8001694 <MX_SPI1_Init+0x64>)
 8001670:	2200      	movs	r2, #0
 8001672:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001674:	4b07      	ldr	r3, [pc, #28]	@ (8001694 <MX_SPI1_Init+0x64>)
 8001676:	2200      	movs	r2, #0
 8001678:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800167a:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <MX_SPI1_Init+0x64>)
 800167c:	220a      	movs	r2, #10
 800167e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001680:	4804      	ldr	r0, [pc, #16]	@ (8001694 <MX_SPI1_Init+0x64>)
 8001682:	f006 fc4f 	bl	8007f24 <HAL_SPI_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800168c:	f7ff fe30 	bl	80012f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}
 8001694:	20002600 	.word	0x20002600
 8001698:	40013000 	.word	0x40013000

0800169c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b08a      	sub	sp, #40	@ 0x28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 0314 	add.w	r3, r7, #20
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a19      	ldr	r2, [pc, #100]	@ (8001720 <HAL_SPI_MspInit+0x84>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d12b      	bne.n	8001716 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016be:	2300      	movs	r3, #0
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	4b18      	ldr	r3, [pc, #96]	@ (8001724 <HAL_SPI_MspInit+0x88>)
 80016c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c6:	4a17      	ldr	r2, [pc, #92]	@ (8001724 <HAL_SPI_MspInit+0x88>)
 80016c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80016ce:	4b15      	ldr	r3, [pc, #84]	@ (8001724 <HAL_SPI_MspInit+0x88>)
 80016d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016d6:	613b      	str	r3, [r7, #16]
 80016d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016da:	2300      	movs	r3, #0
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	4b11      	ldr	r3, [pc, #68]	@ (8001724 <HAL_SPI_MspInit+0x88>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e2:	4a10      	ldr	r2, [pc, #64]	@ (8001724 <HAL_SPI_MspInit+0x88>)
 80016e4:	f043 0301 	orr.w	r3, r3, #1
 80016e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001724 <HAL_SPI_MspInit+0x88>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80016f6:	23e0      	movs	r3, #224	@ 0xe0
 80016f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fa:	2302      	movs	r3, #2
 80016fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001702:	2303      	movs	r3, #3
 8001704:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001706:	2305      	movs	r3, #5
 8001708:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	4619      	mov	r1, r3
 8001710:	4805      	ldr	r0, [pc, #20]	@ (8001728 <HAL_SPI_MspInit+0x8c>)
 8001712:	f001 f8b3 	bl	800287c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001716:	bf00      	nop
 8001718:	3728      	adds	r7, #40	@ 0x28
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40013000 	.word	0x40013000
 8001724:	40023800 	.word	0x40023800
 8001728:	40020000 	.word	0x40020000

0800172c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	607b      	str	r3, [r7, #4]
 8001736:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <HAL_MspInit+0x54>)
 8001738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800173a:	4a11      	ldr	r2, [pc, #68]	@ (8001780 <HAL_MspInit+0x54>)
 800173c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001740:	6453      	str	r3, [r2, #68]	@ 0x44
 8001742:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <HAL_MspInit+0x54>)
 8001744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001746:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800174a:	607b      	str	r3, [r7, #4]
 800174c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	603b      	str	r3, [r7, #0]
 8001752:	4b0b      	ldr	r3, [pc, #44]	@ (8001780 <HAL_MspInit+0x54>)
 8001754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001756:	4a0a      	ldr	r2, [pc, #40]	@ (8001780 <HAL_MspInit+0x54>)
 8001758:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800175c:	6413      	str	r3, [r2, #64]	@ 0x40
 800175e:	4b08      	ldr	r3, [pc, #32]	@ (8001780 <HAL_MspInit+0x54>)
 8001760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001762:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001766:	603b      	str	r3, [r7, #0]
 8001768:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800176a:	2200      	movs	r2, #0
 800176c:	210f      	movs	r1, #15
 800176e:	f06f 0001 	mvn.w	r0, #1
 8001772:	f000 fc3e 	bl	8001ff2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40023800 	.word	0x40023800

08001784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001788:	bf00      	nop
 800178a:	e7fd      	b.n	8001788 <NMI_Handler+0x4>

0800178c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001790:	bf00      	nop
 8001792:	e7fd      	b.n	8001790 <HardFault_Handler+0x4>

08001794 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <MemManage_Handler+0x4>

0800179c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017a0:	bf00      	nop
 80017a2:	e7fd      	b.n	80017a0 <BusFault_Handler+0x4>

080017a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017a8:	bf00      	nop
 80017aa:	e7fd      	b.n	80017a8 <UsageFault_Handler+0x4>

080017ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017ba:	b580      	push	{r7, lr}
 80017bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017be:	f000 faf9 	bl	8001db4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80017c2:	f015 f869 	bl	8016898 <xTaskGetSchedulerState>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d001      	beq.n	80017d0 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80017cc:	f015 ff64 	bl	8017698 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80017d8:	4802      	ldr	r0, [pc, #8]	@ (80017e4 <DMA1_Stream3_IRQHandler+0x10>)
 80017da:	f000 fdd9 	bl	8002390 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	2000243c 	.word	0x2000243c

080017e8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s2);
 80017ec:	4802      	ldr	r0, [pc, #8]	@ (80017f8 <SPI2_IRQHandler+0x10>)
 80017ee:	f001 fdb5 	bl	800335c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80017f2:	bf00      	nop
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	200023f4 	.word	0x200023f4

080017fc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001800:	4802      	ldr	r0, [pc, #8]	@ (800180c <USART1_IRQHandler+0x10>)
 8001802:	f006 fd8b 	bl	800831c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	20002660 	.word	0x20002660

08001810 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001814:	4802      	ldr	r0, [pc, #8]	@ (8001820 <USART2_IRQHandler+0x10>)
 8001816:	f006 fd81 	bl	800831c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200026a8 	.word	0x200026a8

08001824 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001828:	4802      	ldr	r0, [pc, #8]	@ (8001834 <SDIO_IRQHandler+0x10>)
 800182a:	f005 fab9 	bl	8006da0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	200024bc 	.word	0x200024bc

08001838 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800183c:	4802      	ldr	r0, [pc, #8]	@ (8001848 <DMA2_Stream3_IRQHandler+0x10>)
 800183e:	f000 fda7 	bl	8002390 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001842:	bf00      	nop
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20002540 	.word	0x20002540

0800184c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001850:	4802      	ldr	r0, [pc, #8]	@ (800185c <OTG_FS_IRQHandler+0x10>)
 8001852:	f002 fab7 	bl	8003dc4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	200077c0 	.word	0x200077c0

08001860 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001864:	4802      	ldr	r0, [pc, #8]	@ (8001870 <DMA2_Stream6_IRQHandler+0x10>)
 8001866:	f000 fd93 	bl	8002390 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	200025a0 	.word	0x200025a0

08001874 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001880:	2300      	movs	r3, #0
 8001882:	617b      	str	r3, [r7, #20]
 8001884:	e00a      	b.n	800189c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001886:	f3af 8000 	nop.w
 800188a:	4601      	mov	r1, r0
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	1c5a      	adds	r2, r3, #1
 8001890:	60ba      	str	r2, [r7, #8]
 8001892:	b2ca      	uxtb	r2, r1
 8001894:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	3301      	adds	r3, #1
 800189a:	617b      	str	r3, [r7, #20]
 800189c:	697a      	ldr	r2, [r7, #20]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	dbf0      	blt.n	8001886 <_read+0x12>
  }

  return len;
 80018a4:	687b      	ldr	r3, [r7, #4]
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3718      	adds	r7, #24
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <_close>:
  }
  return len;
}

int _close(int file)
{
 80018ae:	b480      	push	{r7}
 80018b0:	b083      	sub	sp, #12
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr

080018c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018c6:	b480      	push	{r7}
 80018c8:	b083      	sub	sp, #12
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	6078      	str	r0, [r7, #4]
 80018ce:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018d6:	605a      	str	r2, [r3, #4]
  return 0;
 80018d8:	2300      	movs	r3, #0
}
 80018da:	4618      	mov	r0, r3
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <_isatty>:

int _isatty(int file)
{
 80018e6:	b480      	push	{r7}
 80018e8:	b083      	sub	sp, #12
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018ee:	2301      	movs	r3, #1
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	370c      	adds	r7, #12
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001908:	2300      	movs	r3, #0
}
 800190a:	4618      	mov	r0, r3
 800190c:	3714      	adds	r7, #20
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
	...

08001918 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001920:	4a14      	ldr	r2, [pc, #80]	@ (8001974 <_sbrk+0x5c>)
 8001922:	4b15      	ldr	r3, [pc, #84]	@ (8001978 <_sbrk+0x60>)
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800192c:	4b13      	ldr	r3, [pc, #76]	@ (800197c <_sbrk+0x64>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d102      	bne.n	800193a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001934:	4b11      	ldr	r3, [pc, #68]	@ (800197c <_sbrk+0x64>)
 8001936:	4a12      	ldr	r2, [pc, #72]	@ (8001980 <_sbrk+0x68>)
 8001938:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800193a:	4b10      	ldr	r3, [pc, #64]	@ (800197c <_sbrk+0x64>)
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	4413      	add	r3, r2
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	429a      	cmp	r2, r3
 8001946:	d207      	bcs.n	8001958 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001948:	f017 f85e 	bl	8018a08 <__errno>
 800194c:	4603      	mov	r3, r0
 800194e:	220c      	movs	r2, #12
 8001950:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001952:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001956:	e009      	b.n	800196c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001958:	4b08      	ldr	r3, [pc, #32]	@ (800197c <_sbrk+0x64>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800195e:	4b07      	ldr	r3, [pc, #28]	@ (800197c <_sbrk+0x64>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4413      	add	r3, r2
 8001966:	4a05      	ldr	r2, [pc, #20]	@ (800197c <_sbrk+0x64>)
 8001968:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800196a:	68fb      	ldr	r3, [r7, #12]
}
 800196c:	4618      	mov	r0, r3
 800196e:	3718      	adds	r7, #24
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20020000 	.word	0x20020000
 8001978:	00000400 	.word	0x00000400
 800197c:	20002658 	.word	0x20002658
 8001980:	20008078 	.word	0x20008078

08001984 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001988:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <SystemInit+0x20>)
 800198a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800198e:	4a05      	ldr	r2, [pc, #20]	@ (80019a4 <SystemInit+0x20>)
 8001990:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001994:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	e000ed00 	.word	0xe000ed00

080019a8 <rtc_read>:

// 시간 준비 완료 여부를 나타내는 내부 플래그
static volatile bool s_time_ready = false;

// RTC 하드웨어 레지스터에서 현재 날짜와 시간을 읽어 구조체에 저장함
static void rtc_read(app_time_t* out) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b088      	sub	sp, #32
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
#ifdef HAL_RTC_MODULE_ENABLED
  RTC_TimeTypeDef t; RTC_DateTypeDef d;
  // 하드웨어 제약에 따라 시간 읽기 후 날짜를 읽어 동기화 보장함
  HAL_RTC_GetTime(&hrtc, &t, RTC_FORMAT_BIN);
 80019b0:	f107 030c 	add.w	r3, r7, #12
 80019b4:	2200      	movs	r2, #0
 80019b6:	4619      	mov	r1, r3
 80019b8:	4811      	ldr	r0, [pc, #68]	@ (8001a00 <rtc_read+0x58>)
 80019ba:	f004 fa04 	bl	8005dc6 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &d, RTC_FORMAT_BIN);
 80019be:	f107 0308 	add.w	r3, r7, #8
 80019c2:	2200      	movs	r2, #0
 80019c4:	4619      	mov	r1, r3
 80019c6:	480e      	ldr	r0, [pc, #56]	@ (8001a00 <rtc_read+0x58>)
 80019c8:	f004 fadf 	bl	8005f8a <HAL_RTC_GetDate>
  out->year  = 2000 + d.Year;
 80019cc:	7afb      	ldrb	r3, [r7, #11]
 80019ce:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	801a      	strh	r2, [r3, #0]
  out->month = d.Month;
 80019d8:	7a7a      	ldrb	r2, [r7, #9]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	709a      	strb	r2, [r3, #2]
  out->day   = d.Date;
 80019de:	7aba      	ldrb	r2, [r7, #10]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	70da      	strb	r2, [r3, #3]
  out->hour  = t.Hours;
 80019e4:	7b3a      	ldrb	r2, [r7, #12]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	711a      	strb	r2, [r3, #4]
  out->min   = t.Minutes;
 80019ea:	7b7a      	ldrb	r2, [r7, #13]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	715a      	strb	r2, [r3, #5]
  out->sec   = t.Seconds;
 80019f0:	7bba      	ldrb	r2, [r7, #14]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	719a      	strb	r2, [r3, #6]
#else
  *out = (app_time_t){0};
#endif
}
 80019f6:	bf00      	nop
 80019f8:	3720      	adds	r7, #32
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	2000249c 	.word	0x2000249c

08001a04 <TimeService_SetRtcFromAppTime>:
#endif
}

// 외부에서 입력받은 시간 정보를 RTC 하드웨어에 설정함
// 설정 완료 후 백업 레지스터에 동기화 마커를 기록함
void TimeService_SetRtcFromAppTime(const app_time_t* t_utc) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b088      	sub	sp, #32
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
#ifdef HAL_RTC_MODULE_ENABLED
  RTC_TimeTypeDef time = {0};
 8001a0c:	f107 030c 	add.w	r3, r7, #12
 8001a10:	2200      	movs	r2, #0
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	605a      	str	r2, [r3, #4]
 8001a16:	609a      	str	r2, [r3, #8]
 8001a18:	60da      	str	r2, [r3, #12]
 8001a1a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef date = {0};
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	60bb      	str	r3, [r7, #8]
  
  time.Hours = t_utc->hour; time.Minutes = t_utc->min; time.Seconds = t_utc->sec;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	791b      	ldrb	r3, [r3, #4]
 8001a24:	733b      	strb	r3, [r7, #12]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	795b      	ldrb	r3, [r3, #5]
 8001a2a:	737b      	strb	r3, [r7, #13]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	799b      	ldrb	r3, [r3, #6]
 8001a30:	73bb      	strb	r3, [r7, #14]
  date.Year  = (uint8_t)(t_utc->year - 2000);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	881b      	ldrh	r3, [r3, #0]
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	3330      	adds	r3, #48	@ 0x30
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	72fb      	strb	r3, [r7, #11]
  date.Month = t_utc->month; date.Date = t_utc->day;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	789b      	ldrb	r3, [r3, #2]
 8001a42:	727b      	strb	r3, [r7, #9]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	78db      	ldrb	r3, [r3, #3]
 8001a48:	72bb      	strb	r3, [r7, #10]
  date.WeekDay = RTC_WEEKDAY_MONDAY; 
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	723b      	strb	r3, [r7, #8]

  HAL_RTC_SetTime(&hrtc, &time, RTC_FORMAT_BIN);
 8001a4e:	f107 030c 	add.w	r3, r7, #12
 8001a52:	2200      	movs	r2, #0
 8001a54:	4619      	mov	r1, r3
 8001a56:	480b      	ldr	r0, [pc, #44]	@ (8001a84 <TimeService_SetRtcFromAppTime+0x80>)
 8001a58:	f004 f91b 	bl	8005c92 <HAL_RTC_SetTime>
  HAL_RTC_SetDate(&hrtc, &date, RTC_FORMAT_BIN);
 8001a5c:	f107 0308 	add.w	r3, r7, #8
 8001a60:	2200      	movs	r2, #0
 8001a62:	4619      	mov	r1, r3
 8001a64:	4807      	ldr	r0, [pc, #28]	@ (8001a84 <TimeService_SetRtcFromAppTime+0x80>)
 8001a66:	f004 fa0c 	bl	8005e82 <HAL_RTC_SetDate>

  // 동기화 성공 플래그를 백업 영역에 영구 저장함
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, RTC_VALID_MAGIC);
 8001a6a:	f645 225a 	movw	r2, #23130	@ 0x5a5a
 8001a6e:	2101      	movs	r1, #1
 8001a70:	4804      	ldr	r0, [pc, #16]	@ (8001a84 <TimeService_SetRtcFromAppTime+0x80>)
 8001a72:	f004 fb97 	bl	80061a4 <HAL_RTCEx_BKUPWrite>
  s_time_ready = true;
 8001a76:	4b04      	ldr	r3, [pc, #16]	@ (8001a88 <TimeService_SetRtcFromAppTime+0x84>)
 8001a78:	2201      	movs	r2, #1
 8001a7a:	701a      	strb	r2, [r3, #0]
#endif
}
 8001a7c:	bf00      	nop
 8001a7e:	3720      	adds	r7, #32
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	2000249c 	.word	0x2000249c
 8001a88:	2000265c 	.word	0x2000265c

08001a8c <add_hours>:
  rtc_read(out);
}

// 시간 값에 오프셋을 더하거나 뺌
// 자정 경계 발생 시 시간 값만 롤오버 처리함
static void add_hours(app_time_t* t, int8_t dh) {
 8001a8c:	b480      	push	{r7}
 8001a8e:	b085      	sub	sp, #20
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	460b      	mov	r3, r1
 8001a96:	70fb      	strb	r3, [r7, #3]
  int h = (int)t->hour + dh;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	791b      	ldrb	r3, [r3, #4]
 8001a9c:	461a      	mov	r2, r3
 8001a9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	60fb      	str	r3, [r7, #12]
  while (h < 0)  { h += 24; }
 8001aa6:	e002      	b.n	8001aae <add_hours+0x22>
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	3318      	adds	r3, #24
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	dbf9      	blt.n	8001aa8 <add_hours+0x1c>
  while (h >= 24){ h -= 24; }
 8001ab4:	e002      	b.n	8001abc <add_hours+0x30>
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	3b18      	subs	r3, #24
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	2b17      	cmp	r3, #23
 8001ac0:	dcf9      	bgt.n	8001ab6 <add_hours+0x2a>
  t->hour = (uint8_t)h;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	b2da      	uxtb	r2, r3
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	711a      	strb	r2, [r3, #4]
}
 8001aca:	bf00      	nop
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <TimeService_GetNowLocal>:

// 특정 시간대 오프셋이 적용된 로컬 시간 획득함
void TimeService_GetNowLocal(app_time_t* out, int8_t tz_offset_hours) {
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b082      	sub	sp, #8
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
 8001ade:	460b      	mov	r3, r1
 8001ae0:	70fb      	strb	r3, [r7, #3]
  rtc_read(out);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f7ff ff60 	bl	80019a8 <rtc_read>
  add_hours(out, tz_offset_hours);
 8001ae8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001aec:	4619      	mov	r1, r3
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f7ff ffcc 	bl	8001a8c <add_hours>
 8001af4:	bf00      	nop
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b00:	4b10      	ldr	r3, [pc, #64]	@ (8001b44 <MX_USART1_UART_Init+0x48>)
 8001b02:	4a11      	ldr	r2, [pc, #68]	@ (8001b48 <MX_USART1_UART_Init+0x4c>)
 8001b04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 8001b06:	4b0f      	ldr	r3, [pc, #60]	@ (8001b44 <MX_USART1_UART_Init+0x48>)
 8001b08:	4a10      	ldr	r2, [pc, #64]	@ (8001b4c <MX_USART1_UART_Init+0x50>)
 8001b0a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b44 <MX_USART1_UART_Init+0x48>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b12:	4b0c      	ldr	r3, [pc, #48]	@ (8001b44 <MX_USART1_UART_Init+0x48>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b18:	4b0a      	ldr	r3, [pc, #40]	@ (8001b44 <MX_USART1_UART_Init+0x48>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b1e:	4b09      	ldr	r3, [pc, #36]	@ (8001b44 <MX_USART1_UART_Init+0x48>)
 8001b20:	220c      	movs	r2, #12
 8001b22:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b24:	4b07      	ldr	r3, [pc, #28]	@ (8001b44 <MX_USART1_UART_Init+0x48>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b2a:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <MX_USART1_UART_Init+0x48>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b30:	4804      	ldr	r0, [pc, #16]	@ (8001b44 <MX_USART1_UART_Init+0x48>)
 8001b32:	f006 fa80 	bl	8008036 <HAL_UART_Init>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8001b3c:	f7ff fbd8 	bl	80012f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b40:	bf00      	nop
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	20002660 	.word	0x20002660
 8001b48:	40011000 	.word	0x40011000
 8001b4c:	000f4240 	.word	0x000f4240

08001b50 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b54:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <MX_USART2_UART_Init+0x4c>)
 8001b56:	4a12      	ldr	r2, [pc, #72]	@ (8001ba0 <MX_USART2_UART_Init+0x50>)
 8001b58:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b5a:	4b10      	ldr	r3, [pc, #64]	@ (8001b9c <MX_USART2_UART_Init+0x4c>)
 8001b5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b60:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b62:	4b0e      	ldr	r3, [pc, #56]	@ (8001b9c <MX_USART2_UART_Init+0x4c>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b68:	4b0c      	ldr	r3, [pc, #48]	@ (8001b9c <MX_USART2_UART_Init+0x4c>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b9c <MX_USART2_UART_Init+0x4c>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b74:	4b09      	ldr	r3, [pc, #36]	@ (8001b9c <MX_USART2_UART_Init+0x4c>)
 8001b76:	220c      	movs	r2, #12
 8001b78:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b7a:	4b08      	ldr	r3, [pc, #32]	@ (8001b9c <MX_USART2_UART_Init+0x4c>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b80:	4b06      	ldr	r3, [pc, #24]	@ (8001b9c <MX_USART2_UART_Init+0x4c>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b86:	4805      	ldr	r0, [pc, #20]	@ (8001b9c <MX_USART2_UART_Init+0x4c>)
 8001b88:	f006 fa55 	bl	8008036 <HAL_UART_Init>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b92:	f7ff fbad 	bl	80012f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b96:	bf00      	nop
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	200026a8 	.word	0x200026a8
 8001ba0:	40004400 	.word	0x40004400

08001ba4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08c      	sub	sp, #48	@ 0x30
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bac:	f107 031c 	add.w	r3, r7, #28
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]
 8001bba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a3a      	ldr	r2, [pc, #232]	@ (8001cac <HAL_UART_MspInit+0x108>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d135      	bne.n	8001c32 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61bb      	str	r3, [r7, #24]
 8001bca:	4b39      	ldr	r3, [pc, #228]	@ (8001cb0 <HAL_UART_MspInit+0x10c>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bce:	4a38      	ldr	r2, [pc, #224]	@ (8001cb0 <HAL_UART_MspInit+0x10c>)
 8001bd0:	f043 0310 	orr.w	r3, r3, #16
 8001bd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bd6:	4b36      	ldr	r3, [pc, #216]	@ (8001cb0 <HAL_UART_MspInit+0x10c>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bda:	f003 0310 	and.w	r3, r3, #16
 8001bde:	61bb      	str	r3, [r7, #24]
 8001be0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be2:	2300      	movs	r3, #0
 8001be4:	617b      	str	r3, [r7, #20]
 8001be6:	4b32      	ldr	r3, [pc, #200]	@ (8001cb0 <HAL_UART_MspInit+0x10c>)
 8001be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bea:	4a31      	ldr	r2, [pc, #196]	@ (8001cb0 <HAL_UART_MspInit+0x10c>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf2:	4b2f      	ldr	r3, [pc, #188]	@ (8001cb0 <HAL_UART_MspInit+0x10c>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	617b      	str	r3, [r7, #20]
 8001bfc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001bfe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c04:	2302      	movs	r3, #2
 8001c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c10:	2307      	movs	r3, #7
 8001c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c14:	f107 031c 	add.w	r3, r7, #28
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4826      	ldr	r0, [pc, #152]	@ (8001cb4 <HAL_UART_MspInit+0x110>)
 8001c1c:	f000 fe2e 	bl	800287c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001c20:	2200      	movs	r2, #0
 8001c22:	2105      	movs	r1, #5
 8001c24:	2025      	movs	r0, #37	@ 0x25
 8001c26:	f000 f9e4 	bl	8001ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c2a:	2025      	movs	r0, #37	@ 0x25
 8001c2c:	f000 f9fd 	bl	800202a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c30:	e038      	b.n	8001ca4 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a20      	ldr	r2, [pc, #128]	@ (8001cb8 <HAL_UART_MspInit+0x114>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d133      	bne.n	8001ca4 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	613b      	str	r3, [r7, #16]
 8001c40:	4b1b      	ldr	r3, [pc, #108]	@ (8001cb0 <HAL_UART_MspInit+0x10c>)
 8001c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c44:	4a1a      	ldr	r2, [pc, #104]	@ (8001cb0 <HAL_UART_MspInit+0x10c>)
 8001c46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c4c:	4b18      	ldr	r3, [pc, #96]	@ (8001cb0 <HAL_UART_MspInit+0x10c>)
 8001c4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c54:	613b      	str	r3, [r7, #16]
 8001c56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c58:	2300      	movs	r3, #0
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	4b14      	ldr	r3, [pc, #80]	@ (8001cb0 <HAL_UART_MspInit+0x10c>)
 8001c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c60:	4a13      	ldr	r2, [pc, #76]	@ (8001cb0 <HAL_UART_MspInit+0x10c>)
 8001c62:	f043 0301 	orr.w	r3, r3, #1
 8001c66:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c68:	4b11      	ldr	r3, [pc, #68]	@ (8001cb0 <HAL_UART_MspInit+0x10c>)
 8001c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6c:	f003 0301 	and.w	r3, r3, #1
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c74:	230c      	movs	r3, #12
 8001c76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c80:	2303      	movs	r3, #3
 8001c82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c84:	2307      	movs	r3, #7
 8001c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c88:	f107 031c 	add.w	r3, r7, #28
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4809      	ldr	r0, [pc, #36]	@ (8001cb4 <HAL_UART_MspInit+0x110>)
 8001c90:	f000 fdf4 	bl	800287c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001c94:	2200      	movs	r2, #0
 8001c96:	2105      	movs	r1, #5
 8001c98:	2026      	movs	r0, #38	@ 0x26
 8001c9a:	f000 f9aa 	bl	8001ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c9e:	2026      	movs	r0, #38	@ 0x26
 8001ca0:	f000 f9c3 	bl	800202a <HAL_NVIC_EnableIRQ>
}
 8001ca4:	bf00      	nop
 8001ca6:	3730      	adds	r7, #48	@ 0x30
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40011000 	.word	0x40011000
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	40020000 	.word	0x40020000
 8001cb8:	40004400 	.word	0x40004400

08001cbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cbc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cf4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001cc0:	f7ff fe60 	bl	8001984 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cc4:	480c      	ldr	r0, [pc, #48]	@ (8001cf8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cc6:	490d      	ldr	r1, [pc, #52]	@ (8001cfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ccc:	e002      	b.n	8001cd4 <LoopCopyDataInit>

08001cce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cd2:	3304      	adds	r3, #4

08001cd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cd8:	d3f9      	bcc.n	8001cce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cda:	4a0a      	ldr	r2, [pc, #40]	@ (8001d04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cdc:	4c0a      	ldr	r4, [pc, #40]	@ (8001d08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ce0:	e001      	b.n	8001ce6 <LoopFillZerobss>

08001ce2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ce2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ce4:	3204      	adds	r2, #4

08001ce6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ce6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ce8:	d3fb      	bcc.n	8001ce2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cea:	f016 fe93 	bl	8018a14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cee:	f7ff fa4b 	bl	8001188 <main>
  bx  lr    
 8001cf2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001cf4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cfc:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8001d00:	0801adb8 	.word	0x0801adb8
  ldr r2, =_sbss
 8001d04:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 8001d08:	20008078 	.word	0x20008078

08001d0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d0c:	e7fe      	b.n	8001d0c <ADC_IRQHandler>
	...

08001d10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d14:	4b0e      	ldr	r3, [pc, #56]	@ (8001d50 <HAL_Init+0x40>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a0d      	ldr	r2, [pc, #52]	@ (8001d50 <HAL_Init+0x40>)
 8001d1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d20:	4b0b      	ldr	r3, [pc, #44]	@ (8001d50 <HAL_Init+0x40>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a0a      	ldr	r2, [pc, #40]	@ (8001d50 <HAL_Init+0x40>)
 8001d26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d2c:	4b08      	ldr	r3, [pc, #32]	@ (8001d50 <HAL_Init+0x40>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a07      	ldr	r2, [pc, #28]	@ (8001d50 <HAL_Init+0x40>)
 8001d32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d38:	2003      	movs	r0, #3
 8001d3a:	f000 f94f 	bl	8001fdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d3e:	200f      	movs	r0, #15
 8001d40:	f000 f808 	bl	8001d54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d44:	f7ff fcf2 	bl	800172c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d48:	2300      	movs	r3, #0
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40023c00 	.word	0x40023c00

08001d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d5c:	4b12      	ldr	r3, [pc, #72]	@ (8001da8 <HAL_InitTick+0x54>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	4b12      	ldr	r3, [pc, #72]	@ (8001dac <HAL_InitTick+0x58>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	4619      	mov	r1, r3
 8001d66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d72:	4618      	mov	r0, r3
 8001d74:	f000 f967 	bl	8002046 <HAL_SYSTICK_Config>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e00e      	b.n	8001da0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2b0f      	cmp	r3, #15
 8001d86:	d80a      	bhi.n	8001d9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d90:	f000 f92f 	bl	8001ff2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d94:	4a06      	ldr	r2, [pc, #24]	@ (8001db0 <HAL_InitTick+0x5c>)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	e000      	b.n	8001da0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d9e:	2301      	movs	r3, #1
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	20000000 	.word	0x20000000
 8001dac:	20000008 	.word	0x20000008
 8001db0:	20000004 	.word	0x20000004

08001db4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001db8:	4b06      	ldr	r3, [pc, #24]	@ (8001dd4 <HAL_IncTick+0x20>)
 8001dba:	781b      	ldrb	r3, [r3, #0]
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	4b06      	ldr	r3, [pc, #24]	@ (8001dd8 <HAL_IncTick+0x24>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	4a04      	ldr	r2, [pc, #16]	@ (8001dd8 <HAL_IncTick+0x24>)
 8001dc6:	6013      	str	r3, [r2, #0]
}
 8001dc8:	bf00      	nop
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	20000008 	.word	0x20000008
 8001dd8:	200026f0 	.word	0x200026f0

08001ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  return uwTick;
 8001de0:	4b03      	ldr	r3, [pc, #12]	@ (8001df0 <HAL_GetTick+0x14>)
 8001de2:	681b      	ldr	r3, [r3, #0]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	46bd      	mov	sp, r7
 8001de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	200026f0 	.word	0x200026f0

08001df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dfc:	f7ff ffee 	bl	8001ddc <HAL_GetTick>
 8001e00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e0c:	d005      	beq.n	8001e1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e38 <HAL_Delay+0x44>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	461a      	mov	r2, r3
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	4413      	add	r3, r2
 8001e18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e1a:	bf00      	nop
 8001e1c:	f7ff ffde 	bl	8001ddc <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d8f7      	bhi.n	8001e1c <HAL_Delay+0x28>
  {
  }
}
 8001e2c:	bf00      	nop
 8001e2e:	bf00      	nop
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000008 	.word	0x20000008

08001e3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e80 <__NVIC_SetPriorityGrouping+0x44>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e52:	68ba      	ldr	r2, [r7, #8]
 8001e54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e58:	4013      	ands	r3, r2
 8001e5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e6e:	4a04      	ldr	r2, [pc, #16]	@ (8001e80 <__NVIC_SetPriorityGrouping+0x44>)
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	60d3      	str	r3, [r2, #12]
}
 8001e74:	bf00      	nop
 8001e76:	3714      	adds	r7, #20
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e88:	4b04      	ldr	r3, [pc, #16]	@ (8001e9c <__NVIC_GetPriorityGrouping+0x18>)
 8001e8a:	68db      	ldr	r3, [r3, #12]
 8001e8c:	0a1b      	lsrs	r3, r3, #8
 8001e8e:	f003 0307 	and.w	r3, r3, #7
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	e000ed00 	.word	0xe000ed00

08001ea0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	db0b      	blt.n	8001eca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	f003 021f 	and.w	r2, r3, #31
 8001eb8:	4907      	ldr	r1, [pc, #28]	@ (8001ed8 <__NVIC_EnableIRQ+0x38>)
 8001eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebe:	095b      	lsrs	r3, r3, #5
 8001ec0:	2001      	movs	r0, #1
 8001ec2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ec6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	e000e100 	.word	0xe000e100

08001edc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	6039      	str	r1, [r7, #0]
 8001ee6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ee8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	db0a      	blt.n	8001f06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	490c      	ldr	r1, [pc, #48]	@ (8001f28 <__NVIC_SetPriority+0x4c>)
 8001ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efa:	0112      	lsls	r2, r2, #4
 8001efc:	b2d2      	uxtb	r2, r2
 8001efe:	440b      	add	r3, r1
 8001f00:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f04:	e00a      	b.n	8001f1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	b2da      	uxtb	r2, r3
 8001f0a:	4908      	ldr	r1, [pc, #32]	@ (8001f2c <__NVIC_SetPriority+0x50>)
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
 8001f0e:	f003 030f 	and.w	r3, r3, #15
 8001f12:	3b04      	subs	r3, #4
 8001f14:	0112      	lsls	r2, r2, #4
 8001f16:	b2d2      	uxtb	r2, r2
 8001f18:	440b      	add	r3, r1
 8001f1a:	761a      	strb	r2, [r3, #24]
}
 8001f1c:	bf00      	nop
 8001f1e:	370c      	adds	r7, #12
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr
 8001f28:	e000e100 	.word	0xe000e100
 8001f2c:	e000ed00 	.word	0xe000ed00

08001f30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b089      	sub	sp, #36	@ 0x24
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	60b9      	str	r1, [r7, #8]
 8001f3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	f1c3 0307 	rsb	r3, r3, #7
 8001f4a:	2b04      	cmp	r3, #4
 8001f4c:	bf28      	it	cs
 8001f4e:	2304      	movcs	r3, #4
 8001f50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	3304      	adds	r3, #4
 8001f56:	2b06      	cmp	r3, #6
 8001f58:	d902      	bls.n	8001f60 <NVIC_EncodePriority+0x30>
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	3b03      	subs	r3, #3
 8001f5e:	e000      	b.n	8001f62 <NVIC_EncodePriority+0x32>
 8001f60:	2300      	movs	r3, #0
 8001f62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f64:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f68:	69bb      	ldr	r3, [r7, #24]
 8001f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6e:	43da      	mvns	r2, r3
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	401a      	ands	r2, r3
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f78:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f82:	43d9      	mvns	r1, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f88:	4313      	orrs	r3, r2
         );
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3724      	adds	r7, #36	@ 0x24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
	...

08001f98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fa8:	d301      	bcc.n	8001fae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001faa:	2301      	movs	r3, #1
 8001fac:	e00f      	b.n	8001fce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fae:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd8 <SysTick_Config+0x40>)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fb6:	210f      	movs	r1, #15
 8001fb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001fbc:	f7ff ff8e 	bl	8001edc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fc0:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <SysTick_Config+0x40>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fc6:	4b04      	ldr	r3, [pc, #16]	@ (8001fd8 <SysTick_Config+0x40>)
 8001fc8:	2207      	movs	r2, #7
 8001fca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3708      	adds	r7, #8
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	e000e010 	.word	0xe000e010

08001fdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff ff29 	bl	8001e3c <__NVIC_SetPriorityGrouping>
}
 8001fea:	bf00      	nop
 8001fec:	3708      	adds	r7, #8
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b086      	sub	sp, #24
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	60b9      	str	r1, [r7, #8]
 8001ffc:	607a      	str	r2, [r7, #4]
 8001ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002000:	2300      	movs	r3, #0
 8002002:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002004:	f7ff ff3e 	bl	8001e84 <__NVIC_GetPriorityGrouping>
 8002008:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	68b9      	ldr	r1, [r7, #8]
 800200e:	6978      	ldr	r0, [r7, #20]
 8002010:	f7ff ff8e 	bl	8001f30 <NVIC_EncodePriority>
 8002014:	4602      	mov	r2, r0
 8002016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800201a:	4611      	mov	r1, r2
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff ff5d 	bl	8001edc <__NVIC_SetPriority>
}
 8002022:	bf00      	nop
 8002024:	3718      	adds	r7, #24
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b082      	sub	sp, #8
 800202e:	af00      	add	r7, sp, #0
 8002030:	4603      	mov	r3, r0
 8002032:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff ff31 	bl	8001ea0 <__NVIC_EnableIRQ>
}
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b082      	sub	sp, #8
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f7ff ffa2 	bl	8001f98 <SysTick_Config>
 8002054:	4603      	mov	r3, r0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
	...

08002060 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002068:	2300      	movs	r3, #0
 800206a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800206c:	f7ff feb6 	bl	8001ddc <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d101      	bne.n	800207c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e099      	b.n	80021b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2202      	movs	r2, #2
 8002080:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f022 0201 	bic.w	r2, r2, #1
 800209a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800209c:	e00f      	b.n	80020be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800209e:	f7ff fe9d 	bl	8001ddc <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b05      	cmp	r3, #5
 80020aa:	d908      	bls.n	80020be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2220      	movs	r2, #32
 80020b0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2203      	movs	r2, #3
 80020b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80020ba:	2303      	movs	r3, #3
 80020bc:	e078      	b.n	80021b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f003 0301 	and.w	r3, r3, #1
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d1e8      	bne.n	800209e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80020d4:	697a      	ldr	r2, [r7, #20]
 80020d6:	4b38      	ldr	r3, [pc, #224]	@ (80021b8 <HAL_DMA_Init+0x158>)
 80020d8:	4013      	ands	r3, r2
 80020da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80020ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	691b      	ldr	r3, [r3, #16]
 80020f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80020f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	699b      	ldr	r3, [r3, #24]
 80020fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002102:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800210a:	697a      	ldr	r2, [r7, #20]
 800210c:	4313      	orrs	r3, r2
 800210e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002114:	2b04      	cmp	r3, #4
 8002116:	d107      	bne.n	8002128 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002120:	4313      	orrs	r3, r2
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	4313      	orrs	r3, r2
 8002126:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	697a      	ldr	r2, [r7, #20]
 800212e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	f023 0307 	bic.w	r3, r3, #7
 800213e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002144:	697a      	ldr	r2, [r7, #20]
 8002146:	4313      	orrs	r3, r2
 8002148:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800214e:	2b04      	cmp	r3, #4
 8002150:	d117      	bne.n	8002182 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002156:	697a      	ldr	r2, [r7, #20]
 8002158:	4313      	orrs	r3, r2
 800215a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002160:	2b00      	cmp	r3, #0
 8002162:	d00e      	beq.n	8002182 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f000 fb0d 	bl	8002784 <DMA_CheckFifoParam>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d008      	beq.n	8002182 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2240      	movs	r2, #64	@ 0x40
 8002174:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800217e:	2301      	movs	r3, #1
 8002180:	e016      	b.n	80021b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	697a      	ldr	r2, [r7, #20]
 8002188:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 fac4 	bl	8002718 <DMA_CalcBaseAndBitshift>
 8002190:	4603      	mov	r3, r0
 8002192:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002198:	223f      	movs	r2, #63	@ 0x3f
 800219a:	409a      	lsls	r2, r3
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2200      	movs	r2, #0
 80021a4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2201      	movs	r2, #1
 80021aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	f010803f 	.word	0xf010803f

080021bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b086      	sub	sp, #24
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	607a      	str	r2, [r7, #4]
 80021c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021ca:	2300      	movs	r3, #0
 80021cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d101      	bne.n	80021e2 <HAL_DMA_Start_IT+0x26>
 80021de:	2302      	movs	r3, #2
 80021e0:	e040      	b.n	8002264 <HAL_DMA_Start_IT+0xa8>
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2201      	movs	r2, #1
 80021e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d12f      	bne.n	8002256 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	2202      	movs	r2, #2
 80021fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2200      	movs	r2, #0
 8002202:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	68b9      	ldr	r1, [r7, #8]
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f000 fa56 	bl	80026bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002214:	223f      	movs	r2, #63	@ 0x3f
 8002216:	409a      	lsls	r2, r3
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f042 0216 	orr.w	r2, r2, #22
 800222a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002230:	2b00      	cmp	r3, #0
 8002232:	d007      	beq.n	8002244 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f042 0208 	orr.w	r2, r2, #8
 8002242:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f042 0201 	orr.w	r2, r2, #1
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	e005      	b.n	8002262 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2200      	movs	r2, #0
 800225a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800225e:	2302      	movs	r3, #2
 8002260:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002262:	7dfb      	ldrb	r3, [r7, #23]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3718      	adds	r7, #24
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b084      	sub	sp, #16
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002278:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800227a:	f7ff fdaf 	bl	8001ddc <HAL_GetTick>
 800227e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002286:	b2db      	uxtb	r3, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d008      	beq.n	800229e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2280      	movs	r2, #128	@ 0x80
 8002290:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e052      	b.n	8002344 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f022 0216 	bic.w	r2, r2, #22
 80022ac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	695a      	ldr	r2, [r3, #20]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022bc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d103      	bne.n	80022ce <HAL_DMA_Abort+0x62>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d007      	beq.n	80022de <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f022 0208 	bic.w	r2, r2, #8
 80022dc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f022 0201 	bic.w	r2, r2, #1
 80022ec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80022ee:	e013      	b.n	8002318 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80022f0:	f7ff fd74 	bl	8001ddc <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	2b05      	cmp	r3, #5
 80022fc:	d90c      	bls.n	8002318 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2220      	movs	r2, #32
 8002302:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2203      	movs	r2, #3
 8002308:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002314:	2303      	movs	r3, #3
 8002316:	e015      	b.n	8002344 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0301 	and.w	r3, r3, #1
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1e4      	bne.n	80022f0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800232a:	223f      	movs	r2, #63	@ 0x3f
 800232c:	409a      	lsls	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3710      	adds	r7, #16
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800235a:	b2db      	uxtb	r3, r3
 800235c:	2b02      	cmp	r3, #2
 800235e:	d004      	beq.n	800236a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2280      	movs	r2, #128	@ 0x80
 8002364:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e00c      	b.n	8002384 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2205      	movs	r2, #5
 800236e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f022 0201 	bic.w	r2, r2, #1
 8002380:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002398:	2300      	movs	r3, #0
 800239a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800239c:	4b8e      	ldr	r3, [pc, #568]	@ (80025d8 <HAL_DMA_IRQHandler+0x248>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a8e      	ldr	r2, [pc, #568]	@ (80025dc <HAL_DMA_IRQHandler+0x24c>)
 80023a2:	fba2 2303 	umull	r2, r3, r2, r3
 80023a6:	0a9b      	lsrs	r3, r3, #10
 80023a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ba:	2208      	movs	r2, #8
 80023bc:	409a      	lsls	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	4013      	ands	r3, r2
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d01a      	beq.n	80023fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f003 0304 	and.w	r3, r3, #4
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d013      	beq.n	80023fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f022 0204 	bic.w	r2, r2, #4
 80023e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e8:	2208      	movs	r2, #8
 80023ea:	409a      	lsls	r2, r3
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023f4:	f043 0201 	orr.w	r2, r3, #1
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002400:	2201      	movs	r2, #1
 8002402:	409a      	lsls	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4013      	ands	r3, r2
 8002408:	2b00      	cmp	r3, #0
 800240a:	d012      	beq.n	8002432 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	695b      	ldr	r3, [r3, #20]
 8002412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002416:	2b00      	cmp	r3, #0
 8002418:	d00b      	beq.n	8002432 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800241e:	2201      	movs	r2, #1
 8002420:	409a      	lsls	r2, r3
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800242a:	f043 0202 	orr.w	r2, r3, #2
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002436:	2204      	movs	r2, #4
 8002438:	409a      	lsls	r2, r3
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	4013      	ands	r3, r2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d012      	beq.n	8002468 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f003 0302 	and.w	r3, r3, #2
 800244c:	2b00      	cmp	r3, #0
 800244e:	d00b      	beq.n	8002468 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002454:	2204      	movs	r2, #4
 8002456:	409a      	lsls	r2, r3
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002460:	f043 0204 	orr.w	r2, r3, #4
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800246c:	2210      	movs	r2, #16
 800246e:	409a      	lsls	r2, r3
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	4013      	ands	r3, r2
 8002474:	2b00      	cmp	r3, #0
 8002476:	d043      	beq.n	8002500 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0308 	and.w	r3, r3, #8
 8002482:	2b00      	cmp	r3, #0
 8002484:	d03c      	beq.n	8002500 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800248a:	2210      	movs	r2, #16
 800248c:	409a      	lsls	r2, r3
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d018      	beq.n	80024d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d108      	bne.n	80024c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d024      	beq.n	8002500 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	4798      	blx	r3
 80024be:	e01f      	b.n	8002500 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d01b      	beq.n	8002500 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024cc:	6878      	ldr	r0, [r7, #4]
 80024ce:	4798      	blx	r3
 80024d0:	e016      	b.n	8002500 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d107      	bne.n	80024f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f022 0208 	bic.w	r2, r2, #8
 80024ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d003      	beq.n	8002500 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002504:	2220      	movs	r2, #32
 8002506:	409a      	lsls	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	4013      	ands	r3, r2
 800250c:	2b00      	cmp	r3, #0
 800250e:	f000 808f 	beq.w	8002630 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0310 	and.w	r3, r3, #16
 800251c:	2b00      	cmp	r3, #0
 800251e:	f000 8087 	beq.w	8002630 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002526:	2220      	movs	r2, #32
 8002528:	409a      	lsls	r2, r3
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002534:	b2db      	uxtb	r3, r3
 8002536:	2b05      	cmp	r3, #5
 8002538:	d136      	bne.n	80025a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 0216 	bic.w	r2, r2, #22
 8002548:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	695a      	ldr	r2, [r3, #20]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002558:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255e:	2b00      	cmp	r3, #0
 8002560:	d103      	bne.n	800256a <HAL_DMA_IRQHandler+0x1da>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002566:	2b00      	cmp	r3, #0
 8002568:	d007      	beq.n	800257a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f022 0208 	bic.w	r2, r2, #8
 8002578:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800257e:	223f      	movs	r2, #63	@ 0x3f
 8002580:	409a      	lsls	r2, r3
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800259a:	2b00      	cmp	r3, #0
 800259c:	d07e      	beq.n	800269c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	4798      	blx	r3
        }
        return;
 80025a6:	e079      	b.n	800269c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d01d      	beq.n	80025f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d10d      	bne.n	80025e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d031      	beq.n	8002630 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	4798      	blx	r3
 80025d4:	e02c      	b.n	8002630 <HAL_DMA_IRQHandler+0x2a0>
 80025d6:	bf00      	nop
 80025d8:	20000000 	.word	0x20000000
 80025dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d023      	beq.n	8002630 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	4798      	blx	r3
 80025f0:	e01e      	b.n	8002630 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d10f      	bne.n	8002620 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f022 0210 	bic.w	r2, r2, #16
 800260e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002624:	2b00      	cmp	r3, #0
 8002626:	d003      	beq.n	8002630 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002634:	2b00      	cmp	r3, #0
 8002636:	d032      	beq.n	800269e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800263c:	f003 0301 	and.w	r3, r3, #1
 8002640:	2b00      	cmp	r3, #0
 8002642:	d022      	beq.n	800268a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2205      	movs	r2, #5
 8002648:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 0201 	bic.w	r2, r2, #1
 800265a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	3301      	adds	r3, #1
 8002660:	60bb      	str	r3, [r7, #8]
 8002662:	697a      	ldr	r2, [r7, #20]
 8002664:	429a      	cmp	r2, r3
 8002666:	d307      	bcc.n	8002678 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0301 	and.w	r3, r3, #1
 8002672:	2b00      	cmp	r3, #0
 8002674:	d1f2      	bne.n	800265c <HAL_DMA_IRQHandler+0x2cc>
 8002676:	e000      	b.n	800267a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002678:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2201      	movs	r2, #1
 800267e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800268e:	2b00      	cmp	r3, #0
 8002690:	d005      	beq.n	800269e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002696:	6878      	ldr	r0, [r7, #4]
 8002698:	4798      	blx	r3
 800269a:	e000      	b.n	800269e <HAL_DMA_IRQHandler+0x30e>
        return;
 800269c:	bf00      	nop
    }
  }
}
 800269e:	3718      	adds	r7, #24
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026bc:	b480      	push	{r7}
 80026be:	b085      	sub	sp, #20
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
 80026c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80026d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	683a      	ldr	r2, [r7, #0]
 80026e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	2b40      	cmp	r3, #64	@ 0x40
 80026e8:	d108      	bne.n	80026fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	687a      	ldr	r2, [r7, #4]
 80026f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80026fa:	e007      	b.n	800270c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	68ba      	ldr	r2, [r7, #8]
 8002702:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	60da      	str	r2, [r3, #12]
}
 800270c:	bf00      	nop
 800270e:	3714      	adds	r7, #20
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	b2db      	uxtb	r3, r3
 8002726:	3b10      	subs	r3, #16
 8002728:	4a14      	ldr	r2, [pc, #80]	@ (800277c <DMA_CalcBaseAndBitshift+0x64>)
 800272a:	fba2 2303 	umull	r2, r3, r2, r3
 800272e:	091b      	lsrs	r3, r3, #4
 8002730:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002732:	4a13      	ldr	r2, [pc, #76]	@ (8002780 <DMA_CalcBaseAndBitshift+0x68>)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	4413      	add	r3, r2
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	461a      	mov	r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2b03      	cmp	r3, #3
 8002744:	d909      	bls.n	800275a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800274e:	f023 0303 	bic.w	r3, r3, #3
 8002752:	1d1a      	adds	r2, r3, #4
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	659a      	str	r2, [r3, #88]	@ 0x58
 8002758:	e007      	b.n	800276a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002762:	f023 0303 	bic.w	r3, r3, #3
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800276e:	4618      	mov	r0, r3
 8002770:	3714      	adds	r7, #20
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	aaaaaaab 	.word	0xaaaaaaab
 8002780:	0801a7d8 	.word	0x0801a7d8

08002784 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002784:	b480      	push	{r7}
 8002786:	b085      	sub	sp, #20
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800278c:	2300      	movs	r3, #0
 800278e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002794:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	699b      	ldr	r3, [r3, #24]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d11f      	bne.n	80027de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	2b03      	cmp	r3, #3
 80027a2:	d856      	bhi.n	8002852 <DMA_CheckFifoParam+0xce>
 80027a4:	a201      	add	r2, pc, #4	@ (adr r2, 80027ac <DMA_CheckFifoParam+0x28>)
 80027a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027aa:	bf00      	nop
 80027ac:	080027bd 	.word	0x080027bd
 80027b0:	080027cf 	.word	0x080027cf
 80027b4:	080027bd 	.word	0x080027bd
 80027b8:	08002853 	.word	0x08002853
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d046      	beq.n	8002856 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027cc:	e043      	b.n	8002856 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027d2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80027d6:	d140      	bne.n	800285a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027dc:	e03d      	b.n	800285a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	699b      	ldr	r3, [r3, #24]
 80027e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027e6:	d121      	bne.n	800282c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	2b03      	cmp	r3, #3
 80027ec:	d837      	bhi.n	800285e <DMA_CheckFifoParam+0xda>
 80027ee:	a201      	add	r2, pc, #4	@ (adr r2, 80027f4 <DMA_CheckFifoParam+0x70>)
 80027f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027f4:	08002805 	.word	0x08002805
 80027f8:	0800280b 	.word	0x0800280b
 80027fc:	08002805 	.word	0x08002805
 8002800:	0800281d 	.word	0x0800281d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	73fb      	strb	r3, [r7, #15]
      break;
 8002808:	e030      	b.n	800286c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800280e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002812:	2b00      	cmp	r3, #0
 8002814:	d025      	beq.n	8002862 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800281a:	e022      	b.n	8002862 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002820:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002824:	d11f      	bne.n	8002866 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800282a:	e01c      	b.n	8002866 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	2b02      	cmp	r3, #2
 8002830:	d903      	bls.n	800283a <DMA_CheckFifoParam+0xb6>
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	2b03      	cmp	r3, #3
 8002836:	d003      	beq.n	8002840 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002838:	e018      	b.n	800286c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	73fb      	strb	r3, [r7, #15]
      break;
 800283e:	e015      	b.n	800286c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002844:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002848:	2b00      	cmp	r3, #0
 800284a:	d00e      	beq.n	800286a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	73fb      	strb	r3, [r7, #15]
      break;
 8002850:	e00b      	b.n	800286a <DMA_CheckFifoParam+0xe6>
      break;
 8002852:	bf00      	nop
 8002854:	e00a      	b.n	800286c <DMA_CheckFifoParam+0xe8>
      break;
 8002856:	bf00      	nop
 8002858:	e008      	b.n	800286c <DMA_CheckFifoParam+0xe8>
      break;
 800285a:	bf00      	nop
 800285c:	e006      	b.n	800286c <DMA_CheckFifoParam+0xe8>
      break;
 800285e:	bf00      	nop
 8002860:	e004      	b.n	800286c <DMA_CheckFifoParam+0xe8>
      break;
 8002862:	bf00      	nop
 8002864:	e002      	b.n	800286c <DMA_CheckFifoParam+0xe8>
      break;   
 8002866:	bf00      	nop
 8002868:	e000      	b.n	800286c <DMA_CheckFifoParam+0xe8>
      break;
 800286a:	bf00      	nop
    }
  } 
  
  return status; 
 800286c:	7bfb      	ldrb	r3, [r7, #15]
}
 800286e:	4618      	mov	r0, r3
 8002870:	3714      	adds	r7, #20
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop

0800287c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800287c:	b480      	push	{r7}
 800287e:	b089      	sub	sp, #36	@ 0x24
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002886:	2300      	movs	r3, #0
 8002888:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800288a:	2300      	movs	r3, #0
 800288c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800288e:	2300      	movs	r3, #0
 8002890:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002892:	2300      	movs	r3, #0
 8002894:	61fb      	str	r3, [r7, #28]
 8002896:	e159      	b.n	8002b4c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002898:	2201      	movs	r2, #1
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	4013      	ands	r3, r2
 80028aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028ac:	693a      	ldr	r2, [r7, #16]
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	f040 8148 	bne.w	8002b46 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f003 0303 	and.w	r3, r3, #3
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d005      	beq.n	80028ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ca:	2b02      	cmp	r3, #2
 80028cc:	d130      	bne.n	8002930 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	2203      	movs	r2, #3
 80028da:	fa02 f303 	lsl.w	r3, r2, r3
 80028de:	43db      	mvns	r3, r3
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	4013      	ands	r3, r2
 80028e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	68da      	ldr	r2, [r3, #12]
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	fa02 f303 	lsl.w	r3, r2, r3
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002904:	2201      	movs	r2, #1
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	4013      	ands	r3, r2
 8002912:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	091b      	lsrs	r3, r3, #4
 800291a:	f003 0201 	and.w	r2, r3, #1
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4313      	orrs	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f003 0303 	and.w	r3, r3, #3
 8002938:	2b03      	cmp	r3, #3
 800293a:	d017      	beq.n	800296c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	2203      	movs	r2, #3
 8002948:	fa02 f303 	lsl.w	r3, r2, r3
 800294c:	43db      	mvns	r3, r3
 800294e:	69ba      	ldr	r2, [r7, #24]
 8002950:	4013      	ands	r3, r2
 8002952:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	689a      	ldr	r2, [r3, #8]
 8002958:	69fb      	ldr	r3, [r7, #28]
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	69ba      	ldr	r2, [r7, #24]
 8002962:	4313      	orrs	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f003 0303 	and.w	r3, r3, #3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d123      	bne.n	80029c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	08da      	lsrs	r2, r3, #3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	3208      	adds	r2, #8
 8002980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002984:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	f003 0307 	and.w	r3, r3, #7
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	220f      	movs	r2, #15
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	43db      	mvns	r3, r3
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4013      	ands	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	691a      	ldr	r2, [r3, #16]
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	f003 0307 	and.w	r3, r3, #7
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	08da      	lsrs	r2, r3, #3
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	3208      	adds	r2, #8
 80029ba:	69b9      	ldr	r1, [r7, #24]
 80029bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	2203      	movs	r2, #3
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	43db      	mvns	r3, r3
 80029d2:	69ba      	ldr	r2, [r7, #24]
 80029d4:	4013      	ands	r3, r2
 80029d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f003 0203 	and.w	r2, r3, #3
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	f000 80a2 	beq.w	8002b46 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a02:	2300      	movs	r3, #0
 8002a04:	60fb      	str	r3, [r7, #12]
 8002a06:	4b57      	ldr	r3, [pc, #348]	@ (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0a:	4a56      	ldr	r2, [pc, #344]	@ (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002a0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a10:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a12:	4b54      	ldr	r3, [pc, #336]	@ (8002b64 <HAL_GPIO_Init+0x2e8>)
 8002a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a1a:	60fb      	str	r3, [r7, #12]
 8002a1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a1e:	4a52      	ldr	r2, [pc, #328]	@ (8002b68 <HAL_GPIO_Init+0x2ec>)
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	089b      	lsrs	r3, r3, #2
 8002a24:	3302      	adds	r3, #2
 8002a26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	f003 0303 	and.w	r3, r3, #3
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	220f      	movs	r2, #15
 8002a36:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3a:	43db      	mvns	r3, r3
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	4013      	ands	r3, r2
 8002a40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a49      	ldr	r2, [pc, #292]	@ (8002b6c <HAL_GPIO_Init+0x2f0>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d019      	beq.n	8002a7e <HAL_GPIO_Init+0x202>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a48      	ldr	r2, [pc, #288]	@ (8002b70 <HAL_GPIO_Init+0x2f4>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d013      	beq.n	8002a7a <HAL_GPIO_Init+0x1fe>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a47      	ldr	r2, [pc, #284]	@ (8002b74 <HAL_GPIO_Init+0x2f8>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d00d      	beq.n	8002a76 <HAL_GPIO_Init+0x1fa>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a46      	ldr	r2, [pc, #280]	@ (8002b78 <HAL_GPIO_Init+0x2fc>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d007      	beq.n	8002a72 <HAL_GPIO_Init+0x1f6>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a45      	ldr	r2, [pc, #276]	@ (8002b7c <HAL_GPIO_Init+0x300>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d101      	bne.n	8002a6e <HAL_GPIO_Init+0x1f2>
 8002a6a:	2304      	movs	r3, #4
 8002a6c:	e008      	b.n	8002a80 <HAL_GPIO_Init+0x204>
 8002a6e:	2307      	movs	r3, #7
 8002a70:	e006      	b.n	8002a80 <HAL_GPIO_Init+0x204>
 8002a72:	2303      	movs	r3, #3
 8002a74:	e004      	b.n	8002a80 <HAL_GPIO_Init+0x204>
 8002a76:	2302      	movs	r3, #2
 8002a78:	e002      	b.n	8002a80 <HAL_GPIO_Init+0x204>
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <HAL_GPIO_Init+0x204>
 8002a7e:	2300      	movs	r3, #0
 8002a80:	69fa      	ldr	r2, [r7, #28]
 8002a82:	f002 0203 	and.w	r2, r2, #3
 8002a86:	0092      	lsls	r2, r2, #2
 8002a88:	4093      	lsls	r3, r2
 8002a8a:	69ba      	ldr	r2, [r7, #24]
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a90:	4935      	ldr	r1, [pc, #212]	@ (8002b68 <HAL_GPIO_Init+0x2ec>)
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	089b      	lsrs	r3, r3, #2
 8002a96:	3302      	adds	r3, #2
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a9e:	4b38      	ldr	r3, [pc, #224]	@ (8002b80 <HAL_GPIO_Init+0x304>)
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d003      	beq.n	8002ac2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ac2:	4a2f      	ldr	r2, [pc, #188]	@ (8002b80 <HAL_GPIO_Init+0x304>)
 8002ac4:	69bb      	ldr	r3, [r7, #24]
 8002ac6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ac8:	4b2d      	ldr	r3, [pc, #180]	@ (8002b80 <HAL_GPIO_Init+0x304>)
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	69ba      	ldr	r2, [r7, #24]
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d003      	beq.n	8002aec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ae4:	69ba      	ldr	r2, [r7, #24]
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002aec:	4a24      	ldr	r2, [pc, #144]	@ (8002b80 <HAL_GPIO_Init+0x304>)
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002af2:	4b23      	ldr	r3, [pc, #140]	@ (8002b80 <HAL_GPIO_Init+0x304>)
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	43db      	mvns	r3, r3
 8002afc:	69ba      	ldr	r2, [r7, #24]
 8002afe:	4013      	ands	r3, r2
 8002b00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d003      	beq.n	8002b16 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b0e:	69ba      	ldr	r2, [r7, #24]
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b16:	4a1a      	ldr	r2, [pc, #104]	@ (8002b80 <HAL_GPIO_Init+0x304>)
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b1c:	4b18      	ldr	r3, [pc, #96]	@ (8002b80 <HAL_GPIO_Init+0x304>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	43db      	mvns	r3, r3
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	4013      	ands	r3, r2
 8002b2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d003      	beq.n	8002b40 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002b38:	69ba      	ldr	r2, [r7, #24]
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	4313      	orrs	r3, r2
 8002b3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b40:	4a0f      	ldr	r2, [pc, #60]	@ (8002b80 <HAL_GPIO_Init+0x304>)
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	61fb      	str	r3, [r7, #28]
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	2b0f      	cmp	r3, #15
 8002b50:	f67f aea2 	bls.w	8002898 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b54:	bf00      	nop
 8002b56:	bf00      	nop
 8002b58:	3724      	adds	r7, #36	@ 0x24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	40023800 	.word	0x40023800
 8002b68:	40013800 	.word	0x40013800
 8002b6c:	40020000 	.word	0x40020000
 8002b70:	40020400 	.word	0x40020400
 8002b74:	40020800 	.word	0x40020800
 8002b78:	40020c00 	.word	0x40020c00
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	40013c00 	.word	0x40013c00

08002b84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	807b      	strh	r3, [r7, #2]
 8002b90:	4613      	mov	r3, r2
 8002b92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b94:	787b      	ldrb	r3, [r7, #1]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d003      	beq.n	8002ba2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b9a:	887a      	ldrh	r2, [r7, #2]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ba0:	e003      	b.n	8002baa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ba2:	887b      	ldrh	r3, [r7, #2]
 8002ba4:	041a      	lsls	r2, r3, #16
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	619a      	str	r2, [r3, #24]
}
 8002baa:	bf00      	nop
 8002bac:	370c      	adds	r7, #12
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
	...

08002bb8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b088      	sub	sp, #32
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e128      	b.n	8002e1c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d109      	bne.n	8002bea <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a90      	ldr	r2, [pc, #576]	@ (8002e24 <HAL_I2S_Init+0x26c>)
 8002be2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002be4:	6878      	ldr	r0, [r7, #4]
 8002be6:	f7fe fa11 	bl	800100c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2202      	movs	r2, #2
 8002bee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	69db      	ldr	r3, [r3, #28]
 8002bf8:	687a      	ldr	r2, [r7, #4]
 8002bfa:	6812      	ldr	r2, [r2, #0]
 8002bfc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002c00:	f023 030f 	bic.w	r3, r3, #15
 8002c04:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	2202      	movs	r2, #2
 8002c0c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d060      	beq.n	8002cd8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d102      	bne.n	8002c24 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002c1e:	2310      	movs	r3, #16
 8002c20:	617b      	str	r3, [r7, #20]
 8002c22:	e001      	b.n	8002c28 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002c24:	2320      	movs	r3, #32
 8002c26:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	2b20      	cmp	r3, #32
 8002c2e:	d802      	bhi.n	8002c36 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002c36:	2001      	movs	r0, #1
 8002c38:	f002 ff48 	bl	8005acc <HAL_RCCEx_GetPeriphCLKFreq>
 8002c3c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c46:	d125      	bne.n	8002c94 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d010      	beq.n	8002c72 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	68fa      	ldr	r2, [r7, #12]
 8002c56:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	005b      	lsls	r3, r3, #1
 8002c62:	461a      	mov	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	695b      	ldr	r3, [r3, #20]
 8002c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c6c:	3305      	adds	r3, #5
 8002c6e:	613b      	str	r3, [r7, #16]
 8002c70:	e01f      	b.n	8002cb2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	00db      	lsls	r3, r3, #3
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	4413      	add	r3, r2
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	461a      	mov	r2, r3
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c8e:	3305      	adds	r3, #5
 8002c90:	613b      	str	r3, [r7, #16]
 8002c92:	e00e      	b.n	8002cb2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002c94:	68fa      	ldr	r2, [r7, #12]
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	4413      	add	r3, r2
 8002ca2:	005b      	lsls	r3, r3, #1
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cae:	3305      	adds	r3, #5
 8002cb0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	4a5c      	ldr	r2, [pc, #368]	@ (8002e28 <HAL_I2S_Init+0x270>)
 8002cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cba:	08db      	lsrs	r3, r3, #3
 8002cbc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	f003 0301 	and.w	r3, r3, #1
 8002cc4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	69bb      	ldr	r3, [r7, #24]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	085b      	lsrs	r3, r3, #1
 8002cce:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	021b      	lsls	r3, r3, #8
 8002cd4:	61bb      	str	r3, [r7, #24]
 8002cd6:	e003      	b.n	8002ce0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002cd8:	2302      	movs	r3, #2
 8002cda:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d902      	bls.n	8002cec <HAL_I2S_Init+0x134>
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	2bff      	cmp	r3, #255	@ 0xff
 8002cea:	d907      	bls.n	8002cfc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf0:	f043 0210 	orr.w	r2, r3, #16
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e08f      	b.n	8002e1c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	691a      	ldr	r2, [r3, #16]
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	ea42 0103 	orr.w	r1, r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	69fa      	ldr	r2, [r7, #28]
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	69db      	ldr	r3, [r3, #28]
 8002d16:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002d1a:	f023 030f 	bic.w	r3, r3, #15
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	6851      	ldr	r1, [r2, #4]
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	6892      	ldr	r2, [r2, #8]
 8002d26:	4311      	orrs	r1, r2
 8002d28:	687a      	ldr	r2, [r7, #4]
 8002d2a:	68d2      	ldr	r2, [r2, #12]
 8002d2c:	4311      	orrs	r1, r2
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	6992      	ldr	r2, [r2, #24]
 8002d32:	430a      	orrs	r2, r1
 8002d34:	431a      	orrs	r2, r3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d3e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a1b      	ldr	r3, [r3, #32]
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d161      	bne.n	8002e0c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	4a38      	ldr	r2, [pc, #224]	@ (8002e2c <HAL_I2S_Init+0x274>)
 8002d4c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a37      	ldr	r2, [pc, #220]	@ (8002e30 <HAL_I2S_Init+0x278>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d101      	bne.n	8002d5c <HAL_I2S_Init+0x1a4>
 8002d58:	4b36      	ldr	r3, [pc, #216]	@ (8002e34 <HAL_I2S_Init+0x27c>)
 8002d5a:	e001      	b.n	8002d60 <HAL_I2S_Init+0x1a8>
 8002d5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d60:	69db      	ldr	r3, [r3, #28]
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	6812      	ldr	r2, [r2, #0]
 8002d66:	4932      	ldr	r1, [pc, #200]	@ (8002e30 <HAL_I2S_Init+0x278>)
 8002d68:	428a      	cmp	r2, r1
 8002d6a:	d101      	bne.n	8002d70 <HAL_I2S_Init+0x1b8>
 8002d6c:	4a31      	ldr	r2, [pc, #196]	@ (8002e34 <HAL_I2S_Init+0x27c>)
 8002d6e:	e001      	b.n	8002d74 <HAL_I2S_Init+0x1bc>
 8002d70:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002d74:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002d78:	f023 030f 	bic.w	r3, r3, #15
 8002d7c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a2b      	ldr	r2, [pc, #172]	@ (8002e30 <HAL_I2S_Init+0x278>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d101      	bne.n	8002d8c <HAL_I2S_Init+0x1d4>
 8002d88:	4b2a      	ldr	r3, [pc, #168]	@ (8002e34 <HAL_I2S_Init+0x27c>)
 8002d8a:	e001      	b.n	8002d90 <HAL_I2S_Init+0x1d8>
 8002d8c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d90:	2202      	movs	r2, #2
 8002d92:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a25      	ldr	r2, [pc, #148]	@ (8002e30 <HAL_I2S_Init+0x278>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d101      	bne.n	8002da2 <HAL_I2S_Init+0x1ea>
 8002d9e:	4b25      	ldr	r3, [pc, #148]	@ (8002e34 <HAL_I2S_Init+0x27c>)
 8002da0:	e001      	b.n	8002da6 <HAL_I2S_Init+0x1ee>
 8002da2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002da6:	69db      	ldr	r3, [r3, #28]
 8002da8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002db2:	d003      	beq.n	8002dbc <HAL_I2S_Init+0x204>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d103      	bne.n	8002dc4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002dbc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002dc0:	613b      	str	r3, [r7, #16]
 8002dc2:	e001      	b.n	8002dc8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	699b      	ldr	r3, [r3, #24]
 8002de4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002de6:	4313      	orrs	r3, r2
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	897b      	ldrh	r3, [r7, #10]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002df4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a0d      	ldr	r2, [pc, #52]	@ (8002e30 <HAL_I2S_Init+0x278>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d101      	bne.n	8002e04 <HAL_I2S_Init+0x24c>
 8002e00:	4b0c      	ldr	r3, [pc, #48]	@ (8002e34 <HAL_I2S_Init+0x27c>)
 8002e02:	e001      	b.n	8002e08 <HAL_I2S_Init+0x250>
 8002e04:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002e08:	897a      	ldrh	r2, [r7, #10]
 8002e0a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2201      	movs	r2, #1
 8002e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8002e1a:	2300      	movs	r3, #0
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3720      	adds	r7, #32
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	08003501 	.word	0x08003501
 8002e28:	cccccccd 	.word	0xcccccccd
 8002e2c:	08003689 	.word	0x08003689
 8002e30:	40003800 	.word	0x40003800
 8002e34:	40003400 	.word	0x40003400

08002e38 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	4613      	mov	r3, r2
 8002e44:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d002      	beq.n	8002e52 <HAL_I2S_Receive_DMA+0x1a>
 8002e4c:	88fb      	ldrh	r3, [r7, #6]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e09d      	b.n	8002f92 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d001      	beq.n	8002e66 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8002e62:	2302      	movs	r3, #2
 8002e64:	e095      	b.n	8002f92 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d101      	bne.n	8002e76 <HAL_I2S_Receive_DMA+0x3e>
 8002e72:	2302      	movs	r3, #2
 8002e74:	e08d      	b.n	8002f92 <HAL_I2S_Receive_DMA+0x15a>
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2204      	movs	r2, #4
 8002e82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	68ba      	ldr	r2, [r7, #8]
 8002e90:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	69db      	ldr	r3, [r3, #28]
 8002e98:	f003 0307 	and.w	r3, r3, #7
 8002e9c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	2b03      	cmp	r3, #3
 8002ea2:	d002      	beq.n	8002eaa <HAL_I2S_Receive_DMA+0x72>
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	2b05      	cmp	r3, #5
 8002ea8:	d10a      	bne.n	8002ec0 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 8002eaa:	88fb      	ldrh	r3, [r7, #6]
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	b29a      	uxth	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002eb4:	88fb      	ldrh	r3, [r7, #6]
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	b29a      	uxth	r2, r3
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	865a      	strh	r2, [r3, #50]	@ 0x32
 8002ebe:	e005      	b.n	8002ecc <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	88fa      	ldrh	r2, [r7, #6]
 8002ec4:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	88fa      	ldrh	r2, [r7, #6]
 8002eca:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed0:	4a32      	ldr	r2, [pc, #200]	@ (8002f9c <HAL_I2S_Receive_DMA+0x164>)
 8002ed2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed8:	4a31      	ldr	r2, [pc, #196]	@ (8002fa0 <HAL_I2S_Receive_DMA+0x168>)
 8002eda:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee0:	4a30      	ldr	r2, [pc, #192]	@ (8002fa4 <HAL_I2S_Receive_DMA+0x16c>)
 8002ee2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	69db      	ldr	r3, [r3, #28]
 8002eea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002eee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ef2:	d10a      	bne.n	8002f0a <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	613b      	str	r3, [r7, #16]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	613b      	str	r3, [r7, #16]
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	613b      	str	r3, [r7, #16]
 8002f08:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	330c      	adds	r3, #12
 8002f14:	4619      	mov	r1, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1a:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8002f20:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002f22:	f7ff f94b 	bl	80021bc <HAL_DMA_Start_IT>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00f      	beq.n	8002f4c <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f30:	f043 0208 	orr.w	r2, r3, #8
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e022      	b.n	8002f92 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f003 0301 	and.w	r3, r3, #1
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d107      	bne.n	8002f72 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f042 0201 	orr.w	r2, r2, #1
 8002f70:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d107      	bne.n	8002f90 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	69da      	ldr	r2, [r3, #28]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f8e:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002f90:	2300      	movs	r3, #0
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3718      	adds	r7, #24
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	080033df 	.word	0x080033df
 8002fa0:	0800339d 	.word	0x0800339d
 8002fa4:	080033fb 	.word	0x080033fb

08002fa8 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b088      	sub	sp, #32
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002fbc:	d004      	beq.n	8002fc8 <HAL_I2S_DMAStop+0x20>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	f040 80d1 	bne.w	800316a <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d00f      	beq.n	8002ff0 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7ff f949 	bl	800226c <HAL_DMA_Abort>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d007      	beq.n	8002ff0 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fe4:	f043 0208 	orr.w	r2, r3, #8
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8002ff0:	2364      	movs	r3, #100	@ 0x64
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	2102      	movs	r1, #2
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 fb0c 	bl	8003614 <I2S_WaitFlagStateUntilTimeout>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00b      	beq.n	800301a <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003006:	f043 0201 	orr.w	r2, r3, #1
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2201      	movs	r2, #1
 8003012:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800301a:	2364      	movs	r3, #100	@ 0x64
 800301c:	2200      	movs	r2, #0
 800301e:	2180      	movs	r1, #128	@ 0x80
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f000 faf7 	bl	8003614 <I2S_WaitFlagStateUntilTimeout>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d00b      	beq.n	8003044 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003030:	f043 0201 	orr.w	r2, r3, #1
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2201      	movs	r2, #1
 800303c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode   = HAL_ERROR;
 8003040:	2301      	movs	r3, #1
 8003042:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	69da      	ldr	r2, [r3, #28]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003052:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003054:	2300      	movs	r3, #0
 8003056:	617b      	str	r3, [r7, #20]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	617b      	str	r3, [r7, #20]
 8003060:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	685a      	ldr	r2, [r3, #4]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f022 0202 	bic.w	r2, r2, #2
 8003070:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b05      	cmp	r3, #5
 800307c:	f040 8165 	bne.w	800334a <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00f      	beq.n	80030a8 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800308c:	4618      	mov	r0, r3
 800308e:	f7ff f8ed 	bl	800226c <HAL_DMA_Abort>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d007      	beq.n	80030a8 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800309c:	f043 0208 	orr.w	r2, r3, #8
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a8a      	ldr	r2, [pc, #552]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d101      	bne.n	80030b6 <HAL_I2S_DMAStop+0x10e>
 80030b2:	4b8a      	ldr	r3, [pc, #552]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 80030b4:	e001      	b.n	80030ba <HAL_I2S_DMAStop+0x112>
 80030b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80030ba:	69da      	ldr	r2, [r3, #28]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4985      	ldr	r1, [pc, #532]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 80030c2:	428b      	cmp	r3, r1
 80030c4:	d101      	bne.n	80030ca <HAL_I2S_DMAStop+0x122>
 80030c6:	4b85      	ldr	r3, [pc, #532]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 80030c8:	e001      	b.n	80030ce <HAL_I2S_DMAStop+0x126>
 80030ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80030ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030d2:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 80030d4:	2300      	movs	r3, #0
 80030d6:	613b      	str	r3, [r7, #16]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a7e      	ldr	r2, [pc, #504]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d101      	bne.n	80030e6 <HAL_I2S_DMAStop+0x13e>
 80030e2:	4b7e      	ldr	r3, [pc, #504]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 80030e4:	e001      	b.n	80030ea <HAL_I2S_DMAStop+0x142>
 80030e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	613b      	str	r3, [r7, #16]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a79      	ldr	r2, [pc, #484]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d101      	bne.n	80030fc <HAL_I2S_DMAStop+0x154>
 80030f8:	4b78      	ldr	r3, [pc, #480]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 80030fa:	e001      	b.n	8003100 <HAL_I2S_DMAStop+0x158>
 80030fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	613b      	str	r3, [r7, #16]
 8003104:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a73      	ldr	r2, [pc, #460]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d101      	bne.n	8003114 <HAL_I2S_DMAStop+0x16c>
 8003110:	4b72      	ldr	r3, [pc, #456]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 8003112:	e001      	b.n	8003118 <HAL_I2S_DMAStop+0x170>
 8003114:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003118:	685a      	ldr	r2, [r3, #4]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	496e      	ldr	r1, [pc, #440]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 8003120:	428b      	cmp	r3, r1
 8003122:	d101      	bne.n	8003128 <HAL_I2S_DMAStop+0x180>
 8003124:	4b6d      	ldr	r3, [pc, #436]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 8003126:	e001      	b.n	800312c <HAL_I2S_DMAStop+0x184>
 8003128:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800312c:	f022 0201 	bic.w	r2, r2, #1
 8003130:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10c      	bne.n	8003154 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800313e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        errorcode = HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8003152:	e0fa      	b.n	800334a <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a5f      	ldr	r2, [pc, #380]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d101      	bne.n	8003162 <HAL_I2S_DMAStop+0x1ba>
 800315e:	4b5f      	ldr	r3, [pc, #380]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 8003160:	e001      	b.n	8003166 <HAL_I2S_DMAStop+0x1be>
 8003162:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003166:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8003168:	e0ef      	b.n	800334a <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003172:	d005      	beq.n	8003180 <HAL_I2S_DMAStop+0x1d8>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800317c:	f040 80e5 	bne.w	800334a <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003184:	2b00      	cmp	r3, #0
 8003186:	d00f      	beq.n	80031a8 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800318c:	4618      	mov	r0, r3
 800318e:	f7ff f86d 	bl	800226c <HAL_DMA_Abort>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d007      	beq.n	80031a8 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319c:	f043 0208 	orr.w	r2, r3, #8
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	645a      	str	r2, [r3, #68]	@ 0x44
        errorcode = HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031ae:	b2db      	uxtb	r3, r3
 80031b0:	2b05      	cmp	r3, #5
 80031b2:	f040 809a 	bne.w	80032ea <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00f      	beq.n	80031de <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7ff f852 	bl	800226c <HAL_DMA_Abort>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d007      	beq.n	80031de <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d2:	f043 0208 	orr.w	r2, r3, #8
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	645a      	str	r2, [r3, #68]	@ 0x44
          errorcode = HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 80031de:	f7fe fdfd 	bl	8001ddc <HAL_GetTick>
 80031e2:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 80031e4:	e012      	b.n	800320c <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 80031e6:	f7fe fdf9 	bl	8001ddc <HAL_GetTick>
 80031ea:	4602      	mov	r2, r0
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	2b64      	cmp	r3, #100	@ 0x64
 80031f2:	d90b      	bls.n	800320c <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031f8:	f043 0201 	orr.w	r2, r3, #1
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a31      	ldr	r2, [pc, #196]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d101      	bne.n	800321a <HAL_I2S_DMAStop+0x272>
 8003216:	4b31      	ldr	r3, [pc, #196]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 8003218:	e001      	b.n	800321e <HAL_I2S_DMAStop+0x276>
 800321a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b02      	cmp	r3, #2
 8003226:	d1de      	bne.n	80031e6 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8003228:	e012      	b.n	8003250 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 800322a:	f7fe fdd7 	bl	8001ddc <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b64      	cmp	r3, #100	@ 0x64
 8003236:	d90b      	bls.n	8003250 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800323c:	f043 0201 	orr.w	r2, r3, #1
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          errorcode   = HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a20      	ldr	r2, [pc, #128]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d101      	bne.n	800325e <HAL_I2S_DMAStop+0x2b6>
 800325a:	4b20      	ldr	r3, [pc, #128]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 800325c:	e001      	b.n	8003262 <HAL_I2S_DMAStop+0x2ba>
 800325e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003268:	2b80      	cmp	r3, #128	@ 0x80
 800326a:	d0de      	beq.n	800322a <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a19      	ldr	r2, [pc, #100]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d101      	bne.n	800327a <HAL_I2S_DMAStop+0x2d2>
 8003276:	4b19      	ldr	r3, [pc, #100]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 8003278:	e001      	b.n	800327e <HAL_I2S_DMAStop+0x2d6>
 800327a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800327e:	69da      	ldr	r2, [r3, #28]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4914      	ldr	r1, [pc, #80]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 8003286:	428b      	cmp	r3, r1
 8003288:	d101      	bne.n	800328e <HAL_I2S_DMAStop+0x2e6>
 800328a:	4b14      	ldr	r3, [pc, #80]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 800328c:	e001      	b.n	8003292 <HAL_I2S_DMAStop+0x2ea>
 800328e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003292:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003296:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 8003298:	2300      	movs	r3, #0
 800329a:	60fb      	str	r3, [r7, #12]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a0d      	ldr	r2, [pc, #52]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d101      	bne.n	80032aa <HAL_I2S_DMAStop+0x302>
 80032a6:	4b0d      	ldr	r3, [pc, #52]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 80032a8:	e001      	b.n	80032ae <HAL_I2S_DMAStop+0x306>
 80032aa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	60fb      	str	r3, [r7, #12]
 80032b2:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a07      	ldr	r2, [pc, #28]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d101      	bne.n	80032c2 <HAL_I2S_DMAStop+0x31a>
 80032be:	4b07      	ldr	r3, [pc, #28]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 80032c0:	e001      	b.n	80032c6 <HAL_I2S_DMAStop+0x31e>
 80032c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032c6:	685a      	ldr	r2, [r3, #4]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4902      	ldr	r1, [pc, #8]	@ (80032d8 <HAL_I2S_DMAStop+0x330>)
 80032ce:	428b      	cmp	r3, r1
 80032d0:	d106      	bne.n	80032e0 <HAL_I2S_DMAStop+0x338>
 80032d2:	4b02      	ldr	r3, [pc, #8]	@ (80032dc <HAL_I2S_DMAStop+0x334>)
 80032d4:	e006      	b.n	80032e4 <HAL_I2S_DMAStop+0x33c>
 80032d6:	bf00      	nop
 80032d8:	40003800 	.word	0x40003800
 80032dc:	40003400 	.word	0x40003400
 80032e0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032e4:	f022 0202 	bic.w	r2, r2, #2
 80032e8:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	69da      	ldr	r2, [r3, #28]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032f8:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80032fa:	2300      	movs	r3, #0
 80032fc:	60bb      	str	r3, [r7, #8]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	60bb      	str	r3, [r7, #8]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	60bb      	str	r3, [r7, #8]
 800330e:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f022 0201 	bic.w	r2, r2, #1
 800331e:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003328:	d10c      	bne.n	8003344 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800332e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      errorcode = HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	77fb      	strb	r3, [r7, #31]
 8003342:	e002      	b.n	800334a <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2201      	movs	r2, #1
 800334e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return errorcode;
 8003352:	7ffb      	ldrb	r3, [r7, #31]
}
 8003354:	4618      	mov	r0, r3
 8003356:	3720      	adds	r7, #32
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	4798      	blx	r3
}
 800336c:	bf00      	nop
 800336e:	3708      	adds	r7, #8
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003390:	bf00      	nop
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033a8:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10e      	bne.n	80033d0 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	685a      	ldr	r2, [r3, #4]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 0201 	bic.w	r2, r2, #1
 80033c0:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	f7fd ff7b 	bl	80012cc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80033d6:	bf00      	nop
 80033d8:	3710      	adds	r7, #16
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80033de:	b580      	push	{r7, lr}
 80033e0:	b084      	sub	sp, #16
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033ea:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f7fd ff5b 	bl	80012a8 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80033f2:	bf00      	nop
 80033f4:	3710      	adds	r7, #16
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b084      	sub	sp, #16
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003406:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f022 0203 	bic.w	r2, r2, #3
 8003416:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2200      	movs	r2, #0
 800341c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2200      	movs	r2, #0
 8003422:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003430:	f043 0208 	orr.w	r2, r3, #8
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f7ff ffa5 	bl	8003388 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800343e:	bf00      	nop
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003446:	b580      	push	{r7, lr}
 8003448:	b082      	sub	sp, #8
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003452:	881a      	ldrh	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345e:	1c9a      	adds	r2, r3, #2
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003468:	b29b      	uxth	r3, r3
 800346a:	3b01      	subs	r3, #1
 800346c:	b29a      	uxth	r2, r3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003476:	b29b      	uxth	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	d10e      	bne.n	800349a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	685a      	ldr	r2, [r3, #4]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800348a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f7ff ff6d 	bl	8003374 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800349a:	bf00      	nop
 800349c:	3708      	adds	r7, #8
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}

080034a2 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80034a2:	b580      	push	{r7, lr}
 80034a4:	b082      	sub	sp, #8
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68da      	ldr	r2, [r3, #12]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b4:	b292      	uxth	r2, r2
 80034b6:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034bc:	1c9a      	adds	r2, r3, #2
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	3b01      	subs	r3, #1
 80034ca:	b29a      	uxth	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d10e      	bne.n	80034f8 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	685a      	ldr	r2, [r3, #4]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80034e8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2201      	movs	r2, #1
 80034ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f7fd feea 	bl	80012cc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80034f8:	bf00      	nop
 80034fa:	3708      	adds	r7, #8
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b086      	sub	sp, #24
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003516:	b2db      	uxtb	r3, r3
 8003518:	2b04      	cmp	r3, #4
 800351a:	d13a      	bne.n	8003592 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800351c:	697b      	ldr	r3, [r7, #20]
 800351e:	f003 0301 	and.w	r3, r3, #1
 8003522:	2b01      	cmp	r3, #1
 8003524:	d109      	bne.n	800353a <I2S_IRQHandler+0x3a>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003530:	2b40      	cmp	r3, #64	@ 0x40
 8003532:	d102      	bne.n	800353a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003534:	6878      	ldr	r0, [r7, #4]
 8003536:	f7ff ffb4 	bl	80034a2 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003540:	2b40      	cmp	r3, #64	@ 0x40
 8003542:	d126      	bne.n	8003592 <I2S_IRQHandler+0x92>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f003 0320 	and.w	r3, r3, #32
 800354e:	2b20      	cmp	r3, #32
 8003550:	d11f      	bne.n	8003592 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	685a      	ldr	r2, [r3, #4]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003560:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003562:	2300      	movs	r3, #0
 8003564:	613b      	str	r3, [r7, #16]
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	613b      	str	r3, [r7, #16]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	613b      	str	r3, [r7, #16]
 8003576:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2201      	movs	r2, #1
 800357c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003584:	f043 0202 	orr.w	r2, r3, #2
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f7ff fefb 	bl	8003388 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b03      	cmp	r3, #3
 800359c:	d136      	bne.n	800360c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f003 0302 	and.w	r3, r3, #2
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d109      	bne.n	80035bc <I2S_IRQHandler+0xbc>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b2:	2b80      	cmp	r3, #128	@ 0x80
 80035b4:	d102      	bne.n	80035bc <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f7ff ff45 	bl	8003446 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f003 0308 	and.w	r3, r3, #8
 80035c2:	2b08      	cmp	r3, #8
 80035c4:	d122      	bne.n	800360c <I2S_IRQHandler+0x10c>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f003 0320 	and.w	r3, r3, #32
 80035d0:	2b20      	cmp	r3, #32
 80035d2:	d11b      	bne.n	800360c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685a      	ldr	r2, [r3, #4]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80035e2:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80035e4:	2300      	movs	r3, #0
 80035e6:	60fb      	str	r3, [r7, #12]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	60fb      	str	r3, [r7, #12]
 80035f0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035fe:	f043 0204 	orr.w	r2, r3, #4
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f7ff febe 	bl	8003388 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800360c:	bf00      	nop
 800360e:	3718      	adds	r7, #24
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b086      	sub	sp, #24
 8003618:	af00      	add	r7, sp, #0
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	603b      	str	r3, [r7, #0]
 8003620:	4613      	mov	r3, r2
 8003622:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003624:	f7fe fbda 	bl	8001ddc <HAL_GetTick>
 8003628:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800362a:	e018      	b.n	800365e <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003632:	d014      	beq.n	800365e <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8003634:	f7fe fbd2 	bl	8001ddc <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	683a      	ldr	r2, [r7, #0]
 8003640:	429a      	cmp	r2, r3
 8003642:	d902      	bls.n	800364a <I2S_WaitFlagStateUntilTimeout+0x36>
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d109      	bne.n	800365e <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800365a:	2303      	movs	r3, #3
 800365c:	e00f      	b.n	800367e <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689a      	ldr	r2, [r3, #8]
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	4013      	ands	r3, r2
 8003668:	68ba      	ldr	r2, [r7, #8]
 800366a:	429a      	cmp	r2, r3
 800366c:	bf0c      	ite	eq
 800366e:	2301      	moveq	r3, #1
 8003670:	2300      	movne	r3, #0
 8003672:	b2db      	uxtb	r3, r3
 8003674:	461a      	mov	r2, r3
 8003676:	79fb      	ldrb	r3, [r7, #7]
 8003678:	429a      	cmp	r2, r3
 800367a:	d1d7      	bne.n	800362c <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3718      	adds	r7, #24
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
	...

08003688 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b088      	sub	sp, #32
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a92      	ldr	r2, [pc, #584]	@ (80038e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d101      	bne.n	80036a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80036a2:	4b92      	ldr	r3, [pc, #584]	@ (80038ec <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036a4:	e001      	b.n	80036aa <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80036a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a8b      	ldr	r2, [pc, #556]	@ (80038e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d101      	bne.n	80036c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80036c0:	4b8a      	ldr	r3, [pc, #552]	@ (80038ec <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036c2:	e001      	b.n	80036c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80036c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036d4:	d004      	beq.n	80036e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f040 8099 	bne.w	8003812 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	f003 0302 	and.w	r3, r3, #2
 80036e6:	2b02      	cmp	r3, #2
 80036e8:	d107      	bne.n	80036fa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d002      	beq.n	80036fa <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 f925 	bl	8003944 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b01      	cmp	r3, #1
 8003702:	d107      	bne.n	8003714 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800370a:	2b00      	cmp	r3, #0
 800370c:	d002      	beq.n	8003714 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 f9c8 	bl	8003aa4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800371a:	2b40      	cmp	r3, #64	@ 0x40
 800371c:	d13a      	bne.n	8003794 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	f003 0320 	and.w	r3, r3, #32
 8003724:	2b00      	cmp	r3, #0
 8003726:	d035      	beq.n	8003794 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a6e      	ldr	r2, [pc, #440]	@ (80038e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d101      	bne.n	8003736 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003732:	4b6e      	ldr	r3, [pc, #440]	@ (80038ec <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003734:	e001      	b.n	800373a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003736:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800373a:	685a      	ldr	r2, [r3, #4]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4969      	ldr	r1, [pc, #420]	@ (80038e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003742:	428b      	cmp	r3, r1
 8003744:	d101      	bne.n	800374a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003746:	4b69      	ldr	r3, [pc, #420]	@ (80038ec <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003748:	e001      	b.n	800374e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800374a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800374e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003752:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	685a      	ldr	r2, [r3, #4]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003762:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003764:	2300      	movs	r3, #0
 8003766:	60fb      	str	r3, [r7, #12]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	60fb      	str	r3, [r7, #12]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	60fb      	str	r3, [r7, #12]
 8003778:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003786:	f043 0202 	orr.w	r2, r3, #2
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f7ff fdfa 	bl	8003388 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	f003 0308 	and.w	r3, r3, #8
 800379a:	2b08      	cmp	r3, #8
 800379c:	f040 80c3 	bne.w	8003926 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	f003 0320 	and.w	r3, r3, #32
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	f000 80bd 	beq.w	8003926 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	685a      	ldr	r2, [r3, #4]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80037ba:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a49      	ldr	r2, [pc, #292]	@ (80038e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d101      	bne.n	80037ca <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80037c6:	4b49      	ldr	r3, [pc, #292]	@ (80038ec <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037c8:	e001      	b.n	80037ce <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80037ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037ce:	685a      	ldr	r2, [r3, #4]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4944      	ldr	r1, [pc, #272]	@ (80038e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037d6:	428b      	cmp	r3, r1
 80037d8:	d101      	bne.n	80037de <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80037da:	4b44      	ldr	r3, [pc, #272]	@ (80038ec <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037dc:	e001      	b.n	80037e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80037de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037e2:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80037e6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80037e8:	2300      	movs	r3, #0
 80037ea:	60bb      	str	r3, [r7, #8]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	60bb      	str	r3, [r7, #8]
 80037f4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2201      	movs	r2, #1
 80037fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003802:	f043 0204 	orr.w	r2, r3, #4
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f7ff fdbc 	bl	8003388 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003810:	e089      	b.n	8003926 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	f003 0302 	and.w	r3, r3, #2
 8003818:	2b02      	cmp	r3, #2
 800381a:	d107      	bne.n	800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003822:	2b00      	cmp	r3, #0
 8003824:	d002      	beq.n	800382c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f000 f8be 	bl	80039a8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	2b01      	cmp	r3, #1
 8003834:	d107      	bne.n	8003846 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800383c:	2b00      	cmp	r3, #0
 800383e:	d002      	beq.n	8003846 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f000 f8fd 	bl	8003a40 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800384c:	2b40      	cmp	r3, #64	@ 0x40
 800384e:	d12f      	bne.n	80038b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	f003 0320 	and.w	r3, r3, #32
 8003856:	2b00      	cmp	r3, #0
 8003858:	d02a      	beq.n	80038b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	685a      	ldr	r2, [r3, #4]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003868:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a1e      	ldr	r2, [pc, #120]	@ (80038e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d101      	bne.n	8003878 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003874:	4b1d      	ldr	r3, [pc, #116]	@ (80038ec <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003876:	e001      	b.n	800387c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003878:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800387c:	685a      	ldr	r2, [r3, #4]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4919      	ldr	r1, [pc, #100]	@ (80038e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003884:	428b      	cmp	r3, r1
 8003886:	d101      	bne.n	800388c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003888:	4b18      	ldr	r3, [pc, #96]	@ (80038ec <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800388a:	e001      	b.n	8003890 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800388c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003890:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003894:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a2:	f043 0202 	orr.w	r2, r3, #2
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7ff fd6c 	bl	8003388 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	f003 0308 	and.w	r3, r3, #8
 80038b6:	2b08      	cmp	r3, #8
 80038b8:	d136      	bne.n	8003928 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	f003 0320 	and.w	r3, r3, #32
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d031      	beq.n	8003928 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a07      	ldr	r2, [pc, #28]	@ (80038e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d101      	bne.n	80038d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80038ce:	4b07      	ldr	r3, [pc, #28]	@ (80038ec <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038d0:	e001      	b.n	80038d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80038d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4902      	ldr	r1, [pc, #8]	@ (80038e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038de:	428b      	cmp	r3, r1
 80038e0:	d106      	bne.n	80038f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80038e2:	4b02      	ldr	r3, [pc, #8]	@ (80038ec <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038e4:	e006      	b.n	80038f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80038e6:	bf00      	nop
 80038e8:	40003800 	.word	0x40003800
 80038ec:	40003400 	.word	0x40003400
 80038f0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038f4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80038f8:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	685a      	ldr	r2, [r3, #4]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003908:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2201      	movs	r2, #1
 800390e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003916:	f043 0204 	orr.w	r2, r3, #4
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f7ff fd32 	bl	8003388 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003924:	e000      	b.n	8003928 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003926:	bf00      	nop
}
 8003928:	bf00      	nop
 800392a:	3720      	adds	r7, #32
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003950:	1c99      	adds	r1, r3, #2
 8003952:	687a      	ldr	r2, [r7, #4]
 8003954:	6251      	str	r1, [r2, #36]	@ 0x24
 8003956:	881a      	ldrh	r2, [r3, #0]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003962:	b29b      	uxth	r3, r3
 8003964:	3b01      	subs	r3, #1
 8003966:	b29a      	uxth	r2, r3
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003970:	b29b      	uxth	r3, r3
 8003972:	2b00      	cmp	r3, #0
 8003974:	d113      	bne.n	800399e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003984:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800398a:	b29b      	uxth	r3, r3
 800398c:	2b00      	cmp	r3, #0
 800398e:	d106      	bne.n	800399e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f7ff ffc9 	bl	8003930 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800399e:	bf00      	nop
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
	...

080039a8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b082      	sub	sp, #8
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039b4:	1c99      	adds	r1, r3, #2
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	6251      	str	r1, [r2, #36]	@ 0x24
 80039ba:	8819      	ldrh	r1, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003a38 <I2SEx_TxISR_I2SExt+0x90>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d101      	bne.n	80039ca <I2SEx_TxISR_I2SExt+0x22>
 80039c6:	4b1d      	ldr	r3, [pc, #116]	@ (8003a3c <I2SEx_TxISR_I2SExt+0x94>)
 80039c8:	e001      	b.n	80039ce <I2SEx_TxISR_I2SExt+0x26>
 80039ca:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80039ce:	460a      	mov	r2, r1
 80039d0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	3b01      	subs	r3, #1
 80039da:	b29a      	uxth	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d121      	bne.n	8003a2e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a12      	ldr	r2, [pc, #72]	@ (8003a38 <I2SEx_TxISR_I2SExt+0x90>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d101      	bne.n	80039f8 <I2SEx_TxISR_I2SExt+0x50>
 80039f4:	4b11      	ldr	r3, [pc, #68]	@ (8003a3c <I2SEx_TxISR_I2SExt+0x94>)
 80039f6:	e001      	b.n	80039fc <I2SEx_TxISR_I2SExt+0x54>
 80039f8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80039fc:	685a      	ldr	r2, [r3, #4]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	490d      	ldr	r1, [pc, #52]	@ (8003a38 <I2SEx_TxISR_I2SExt+0x90>)
 8003a04:	428b      	cmp	r3, r1
 8003a06:	d101      	bne.n	8003a0c <I2SEx_TxISR_I2SExt+0x64>
 8003a08:	4b0c      	ldr	r3, [pc, #48]	@ (8003a3c <I2SEx_TxISR_I2SExt+0x94>)
 8003a0a:	e001      	b.n	8003a10 <I2SEx_TxISR_I2SExt+0x68>
 8003a0c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a10:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003a14:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003a1a:	b29b      	uxth	r3, r3
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d106      	bne.n	8003a2e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f7ff ff81 	bl	8003930 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a2e:	bf00      	nop
 8003a30:	3708      	adds	r7, #8
 8003a32:	46bd      	mov	sp, r7
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	bf00      	nop
 8003a38:	40003800 	.word	0x40003800
 8003a3c:	40003400 	.word	0x40003400

08003a40 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68d8      	ldr	r0, [r3, #12]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a52:	1c99      	adds	r1, r3, #2
 8003a54:	687a      	ldr	r2, [r7, #4]
 8003a56:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003a58:	b282      	uxth	r2, r0
 8003a5a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003a60:	b29b      	uxth	r3, r3
 8003a62:	3b01      	subs	r3, #1
 8003a64:	b29a      	uxth	r2, r3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d113      	bne.n	8003a9c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	685a      	ldr	r2, [r3, #4]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003a82:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d106      	bne.n	8003a9c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f7ff ff4a 	bl	8003930 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a9c:	bf00      	nop
 8003a9e:	3708      	adds	r7, #8
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a20      	ldr	r2, [pc, #128]	@ (8003b34 <I2SEx_RxISR_I2SExt+0x90>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d101      	bne.n	8003aba <I2SEx_RxISR_I2SExt+0x16>
 8003ab6:	4b20      	ldr	r3, [pc, #128]	@ (8003b38 <I2SEx_RxISR_I2SExt+0x94>)
 8003ab8:	e001      	b.n	8003abe <I2SEx_RxISR_I2SExt+0x1a>
 8003aba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003abe:	68d8      	ldr	r0, [r3, #12]
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac4:	1c99      	adds	r1, r3, #2
 8003ac6:	687a      	ldr	r2, [r7, #4]
 8003ac8:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003aca:	b282      	uxth	r2, r0
 8003acc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d121      	bne.n	8003b2a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a12      	ldr	r2, [pc, #72]	@ (8003b34 <I2SEx_RxISR_I2SExt+0x90>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d101      	bne.n	8003af4 <I2SEx_RxISR_I2SExt+0x50>
 8003af0:	4b11      	ldr	r3, [pc, #68]	@ (8003b38 <I2SEx_RxISR_I2SExt+0x94>)
 8003af2:	e001      	b.n	8003af8 <I2SEx_RxISR_I2SExt+0x54>
 8003af4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003af8:	685a      	ldr	r2, [r3, #4]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	490d      	ldr	r1, [pc, #52]	@ (8003b34 <I2SEx_RxISR_I2SExt+0x90>)
 8003b00:	428b      	cmp	r3, r1
 8003b02:	d101      	bne.n	8003b08 <I2SEx_RxISR_I2SExt+0x64>
 8003b04:	4b0c      	ldr	r3, [pc, #48]	@ (8003b38 <I2SEx_RxISR_I2SExt+0x94>)
 8003b06:	e001      	b.n	8003b0c <I2SEx_RxISR_I2SExt+0x68>
 8003b08:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b0c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b10:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d106      	bne.n	8003b2a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003b24:	6878      	ldr	r0, [r7, #4]
 8003b26:	f7ff ff03 	bl	8003930 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003b2a:	bf00      	nop
 8003b2c:	3708      	adds	r7, #8
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	bf00      	nop
 8003b34:	40003800 	.word	0x40003800
 8003b38:	40003400 	.word	0x40003400

08003b3c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b086      	sub	sp, #24
 8003b40:	af02      	add	r7, sp, #8
 8003b42:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d101      	bne.n	8003b4e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e101      	b.n	8003d52 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d106      	bne.n	8003b6e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f014 f9f5 	bl	8017f58 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2203      	movs	r2, #3
 8003b72:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003b76:	68bb      	ldr	r3, [r7, #8]
 8003b78:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b7c:	d102      	bne.n	8003b84 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f006 f98e 	bl	8009eaa <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6818      	ldr	r0, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	7c1a      	ldrb	r2, [r3, #16]
 8003b96:	f88d 2000 	strb.w	r2, [sp]
 8003b9a:	3304      	adds	r3, #4
 8003b9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b9e:	f006 f86d 	bl	8009c7c <USB_CoreInit>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d005      	beq.n	8003bb4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2202      	movs	r2, #2
 8003bac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e0ce      	b.n	8003d52 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2100      	movs	r1, #0
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f006 f986 	bl	8009ecc <USB_SetCurrentMode>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d005      	beq.n	8003bd2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2202      	movs	r2, #2
 8003bca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e0bf      	b.n	8003d52 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	73fb      	strb	r3, [r7, #15]
 8003bd6:	e04a      	b.n	8003c6e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003bd8:	7bfa      	ldrb	r2, [r7, #15]
 8003bda:	6879      	ldr	r1, [r7, #4]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	4413      	add	r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	440b      	add	r3, r1
 8003be6:	3315      	adds	r3, #21
 8003be8:	2201      	movs	r2, #1
 8003bea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003bec:	7bfa      	ldrb	r2, [r7, #15]
 8003bee:	6879      	ldr	r1, [r7, #4]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	00db      	lsls	r3, r3, #3
 8003bf4:	4413      	add	r3, r2
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	440b      	add	r3, r1
 8003bfa:	3314      	adds	r3, #20
 8003bfc:	7bfa      	ldrb	r2, [r7, #15]
 8003bfe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003c00:	7bfa      	ldrb	r2, [r7, #15]
 8003c02:	7bfb      	ldrb	r3, [r7, #15]
 8003c04:	b298      	uxth	r0, r3
 8003c06:	6879      	ldr	r1, [r7, #4]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	00db      	lsls	r3, r3, #3
 8003c0c:	4413      	add	r3, r2
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	440b      	add	r3, r1
 8003c12:	332e      	adds	r3, #46	@ 0x2e
 8003c14:	4602      	mov	r2, r0
 8003c16:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003c18:	7bfa      	ldrb	r2, [r7, #15]
 8003c1a:	6879      	ldr	r1, [r7, #4]
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	00db      	lsls	r3, r3, #3
 8003c20:	4413      	add	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	440b      	add	r3, r1
 8003c26:	3318      	adds	r3, #24
 8003c28:	2200      	movs	r2, #0
 8003c2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003c2c:	7bfa      	ldrb	r2, [r7, #15]
 8003c2e:	6879      	ldr	r1, [r7, #4]
 8003c30:	4613      	mov	r3, r2
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	4413      	add	r3, r2
 8003c36:	009b      	lsls	r3, r3, #2
 8003c38:	440b      	add	r3, r1
 8003c3a:	331c      	adds	r3, #28
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003c40:	7bfa      	ldrb	r2, [r7, #15]
 8003c42:	6879      	ldr	r1, [r7, #4]
 8003c44:	4613      	mov	r3, r2
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	4413      	add	r3, r2
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	440b      	add	r3, r1
 8003c4e:	3320      	adds	r3, #32
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003c54:	7bfa      	ldrb	r2, [r7, #15]
 8003c56:	6879      	ldr	r1, [r7, #4]
 8003c58:	4613      	mov	r3, r2
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	4413      	add	r3, r2
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	440b      	add	r3, r1
 8003c62:	3324      	adds	r3, #36	@ 0x24
 8003c64:	2200      	movs	r2, #0
 8003c66:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c68:	7bfb      	ldrb	r3, [r7, #15]
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	73fb      	strb	r3, [r7, #15]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	791b      	ldrb	r3, [r3, #4]
 8003c72:	7bfa      	ldrb	r2, [r7, #15]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d3af      	bcc.n	8003bd8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c78:	2300      	movs	r3, #0
 8003c7a:	73fb      	strb	r3, [r7, #15]
 8003c7c:	e044      	b.n	8003d08 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003c7e:	7bfa      	ldrb	r2, [r7, #15]
 8003c80:	6879      	ldr	r1, [r7, #4]
 8003c82:	4613      	mov	r3, r2
 8003c84:	00db      	lsls	r3, r3, #3
 8003c86:	4413      	add	r3, r2
 8003c88:	009b      	lsls	r3, r3, #2
 8003c8a:	440b      	add	r3, r1
 8003c8c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003c90:	2200      	movs	r2, #0
 8003c92:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003c94:	7bfa      	ldrb	r2, [r7, #15]
 8003c96:	6879      	ldr	r1, [r7, #4]
 8003c98:	4613      	mov	r3, r2
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	4413      	add	r3, r2
 8003c9e:	009b      	lsls	r3, r3, #2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003ca6:	7bfa      	ldrb	r2, [r7, #15]
 8003ca8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003caa:	7bfa      	ldrb	r2, [r7, #15]
 8003cac:	6879      	ldr	r1, [r7, #4]
 8003cae:	4613      	mov	r3, r2
 8003cb0:	00db      	lsls	r3, r3, #3
 8003cb2:	4413      	add	r3, r2
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	440b      	add	r3, r1
 8003cb8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003cc0:	7bfa      	ldrb	r2, [r7, #15]
 8003cc2:	6879      	ldr	r1, [r7, #4]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	4413      	add	r3, r2
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	440b      	add	r3, r1
 8003cce:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003cd6:	7bfa      	ldrb	r2, [r7, #15]
 8003cd8:	6879      	ldr	r1, [r7, #4]
 8003cda:	4613      	mov	r3, r2
 8003cdc:	00db      	lsls	r3, r3, #3
 8003cde:	4413      	add	r3, r2
 8003ce0:	009b      	lsls	r3, r3, #2
 8003ce2:	440b      	add	r3, r1
 8003ce4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003ce8:	2200      	movs	r2, #0
 8003cea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003cec:	7bfa      	ldrb	r2, [r7, #15]
 8003cee:	6879      	ldr	r1, [r7, #4]
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	00db      	lsls	r3, r3, #3
 8003cf4:	4413      	add	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	440b      	add	r3, r1
 8003cfa:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d02:	7bfb      	ldrb	r3, [r7, #15]
 8003d04:	3301      	adds	r3, #1
 8003d06:	73fb      	strb	r3, [r7, #15]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	791b      	ldrb	r3, [r3, #4]
 8003d0c:	7bfa      	ldrb	r2, [r7, #15]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	d3b5      	bcc.n	8003c7e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6818      	ldr	r0, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	7c1a      	ldrb	r2, [r3, #16]
 8003d1a:	f88d 2000 	strb.w	r2, [sp]
 8003d1e:	3304      	adds	r3, #4
 8003d20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003d22:	f006 f91f 	bl	8009f64 <USB_DevInit>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d005      	beq.n	8003d38 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2202      	movs	r2, #2
 8003d30:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e00c      	b.n	8003d52 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2201      	movs	r2, #1
 8003d42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f007 f969 	bl	800b022 <USB_DevDisconnect>

  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b084      	sub	sp, #16
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d101      	bne.n	8003d76 <HAL_PCD_Start+0x1c>
 8003d72:	2302      	movs	r3, #2
 8003d74:	e022      	b.n	8003dbc <HAL_PCD_Start+0x62>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d009      	beq.n	8003d9e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d105      	bne.n	8003d9e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d96:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f006 f870 	bl	8009e88 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4618      	mov	r0, r3
 8003dae:	f007 f917 	bl	800afe0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003dba:	2300      	movs	r3, #0
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3710      	adds	r7, #16
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}

08003dc4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003dc4:	b590      	push	{r4, r7, lr}
 8003dc6:	b08d      	sub	sp, #52	@ 0x34
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003dd2:	6a3b      	ldr	r3, [r7, #32]
 8003dd4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f007 f9d5 	bl	800b18a <USB_GetMode>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f040 848c 	bne.w	8004700 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4618      	mov	r0, r3
 8003dee:	f007 f939 	bl	800b064 <USB_ReadInterrupts>
 8003df2:	4603      	mov	r3, r0
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	f000 8482 	beq.w	80046fe <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	0a1b      	lsrs	r3, r3, #8
 8003e04:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f007 f926 	bl	800b064 <USB_ReadInterrupts>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b02      	cmp	r3, #2
 8003e20:	d107      	bne.n	8003e32 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	695a      	ldr	r2, [r3, #20]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f002 0202 	and.w	r2, r2, #2
 8003e30:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4618      	mov	r0, r3
 8003e38:	f007 f914 	bl	800b064 <USB_ReadInterrupts>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	f003 0310 	and.w	r3, r3, #16
 8003e42:	2b10      	cmp	r3, #16
 8003e44:	d161      	bne.n	8003f0a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	699a      	ldr	r2, [r3, #24]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0210 	bic.w	r2, r2, #16
 8003e54:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003e56:	6a3b      	ldr	r3, [r7, #32]
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	f003 020f 	and.w	r2, r3, #15
 8003e62:	4613      	mov	r3, r2
 8003e64:	00db      	lsls	r3, r3, #3
 8003e66:	4413      	add	r3, r2
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	4413      	add	r3, r2
 8003e72:	3304      	adds	r3, #4
 8003e74:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003e76:	69bb      	ldr	r3, [r7, #24]
 8003e78:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003e7c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e80:	d124      	bne.n	8003ecc <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003e82:	69ba      	ldr	r2, [r7, #24]
 8003e84:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003e88:	4013      	ands	r3, r2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d035      	beq.n	8003efa <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003e92:	69bb      	ldr	r3, [r7, #24]
 8003e94:	091b      	lsrs	r3, r3, #4
 8003e96:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003e98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	6a38      	ldr	r0, [r7, #32]
 8003ea2:	f006 ff4b 	bl	800ad3c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	68da      	ldr	r2, [r3, #12]
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	091b      	lsrs	r3, r3, #4
 8003eae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003eb2:	441a      	add	r2, r3
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003eb8:	697b      	ldr	r3, [r7, #20]
 8003eba:	695a      	ldr	r2, [r3, #20]
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	091b      	lsrs	r3, r3, #4
 8003ec0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ec4:	441a      	add	r2, r3
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	615a      	str	r2, [r3, #20]
 8003eca:	e016      	b.n	8003efa <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003ed2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003ed6:	d110      	bne.n	8003efa <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003ede:	2208      	movs	r2, #8
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	6a38      	ldr	r0, [r7, #32]
 8003ee4:	f006 ff2a 	bl	800ad3c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ee8:	697b      	ldr	r3, [r7, #20]
 8003eea:	695a      	ldr	r2, [r3, #20]
 8003eec:	69bb      	ldr	r3, [r7, #24]
 8003eee:	091b      	lsrs	r3, r3, #4
 8003ef0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ef4:	441a      	add	r2, r3
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	699a      	ldr	r2, [r3, #24]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f042 0210 	orr.w	r2, r2, #16
 8003f08:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f007 f8a8 	bl	800b064 <USB_ReadInterrupts>
 8003f14:	4603      	mov	r3, r0
 8003f16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f1a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003f1e:	f040 80a7 	bne.w	8004070 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003f22:	2300      	movs	r3, #0
 8003f24:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f007 f8ad 	bl	800b08a <USB_ReadDevAllOutEpInterrupt>
 8003f30:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003f32:	e099      	b.n	8004068 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f36:	f003 0301 	and.w	r3, r3, #1
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f000 808e 	beq.w	800405c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f46:	b2d2      	uxtb	r2, r2
 8003f48:	4611      	mov	r1, r2
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f007 f8d1 	bl	800b0f2 <USB_ReadDevOutEPInterrupt>
 8003f50:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	f003 0301 	and.w	r3, r3, #1
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d00c      	beq.n	8003f76 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5e:	015a      	lsls	r2, r3, #5
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	4413      	add	r3, r2
 8003f64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f68:	461a      	mov	r2, r3
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003f6e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	f000 fed1 	bl	8004d18 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	f003 0308 	and.w	r3, r3, #8
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d00c      	beq.n	8003f9a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f82:	015a      	lsls	r2, r3, #5
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	4413      	add	r3, r2
 8003f88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	2308      	movs	r3, #8
 8003f90:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003f92:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f000 ffa7 	bl	8004ee8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	f003 0310 	and.w	r3, r3, #16
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d008      	beq.n	8003fb6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa6:	015a      	lsls	r2, r3, #5
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	4413      	add	r3, r2
 8003fac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	2310      	movs	r3, #16
 8003fb4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d030      	beq.n	8004022 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003fc0:	6a3b      	ldr	r3, [r7, #32]
 8003fc2:	695b      	ldr	r3, [r3, #20]
 8003fc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fc8:	2b80      	cmp	r3, #128	@ 0x80
 8003fca:	d109      	bne.n	8003fe0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	69fa      	ldr	r2, [r7, #28]
 8003fd6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003fda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003fde:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003fe0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	4413      	add	r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	4413      	add	r3, r2
 8003ff2:	3304      	adds	r3, #4
 8003ff4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	78db      	ldrb	r3, [r3, #3]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d108      	bne.n	8004010 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	2200      	movs	r2, #0
 8004002:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004006:	b2db      	uxtb	r3, r3
 8004008:	4619      	mov	r1, r3
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f014 f8a0 	bl	8018150 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004012:	015a      	lsls	r2, r3, #5
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	4413      	add	r3, r2
 8004018:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800401c:	461a      	mov	r2, r3
 800401e:	2302      	movs	r3, #2
 8004020:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	f003 0320 	and.w	r3, r3, #32
 8004028:	2b00      	cmp	r3, #0
 800402a:	d008      	beq.n	800403e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800402c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800402e:	015a      	lsls	r2, r3, #5
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	4413      	add	r3, r2
 8004034:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004038:	461a      	mov	r2, r3
 800403a:	2320      	movs	r3, #32
 800403c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004044:	2b00      	cmp	r3, #0
 8004046:	d009      	beq.n	800405c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404a:	015a      	lsls	r2, r3, #5
 800404c:	69fb      	ldr	r3, [r7, #28]
 800404e:	4413      	add	r3, r2
 8004050:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004054:	461a      	mov	r2, r3
 8004056:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800405a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800405c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405e:	3301      	adds	r3, #1
 8004060:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004062:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004064:	085b      	lsrs	r3, r3, #1
 8004066:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800406a:	2b00      	cmp	r3, #0
 800406c:	f47f af62 	bne.w	8003f34 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4618      	mov	r0, r3
 8004076:	f006 fff5 	bl	800b064 <USB_ReadInterrupts>
 800407a:	4603      	mov	r3, r0
 800407c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004080:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004084:	f040 80db 	bne.w	800423e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4618      	mov	r0, r3
 800408e:	f007 f816 	bl	800b0be <USB_ReadDevAllInEpInterrupt>
 8004092:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004094:	2300      	movs	r3, #0
 8004096:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004098:	e0cd      	b.n	8004236 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800409a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	f000 80c2 	beq.w	800422a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ac:	b2d2      	uxtb	r2, r2
 80040ae:	4611      	mov	r1, r2
 80040b0:	4618      	mov	r0, r3
 80040b2:	f007 f83c 	bl	800b12e <USB_ReadDevInEPInterrupt>
 80040b6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	f003 0301 	and.w	r3, r3, #1
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d057      	beq.n	8004172 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80040c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c4:	f003 030f 	and.w	r3, r3, #15
 80040c8:	2201      	movs	r2, #1
 80040ca:	fa02 f303 	lsl.w	r3, r2, r3
 80040ce:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	43db      	mvns	r3, r3
 80040dc:	69f9      	ldr	r1, [r7, #28]
 80040de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80040e2:	4013      	ands	r3, r2
 80040e4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80040e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e8:	015a      	lsls	r2, r3, #5
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	4413      	add	r3, r2
 80040ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80040f2:	461a      	mov	r2, r3
 80040f4:	2301      	movs	r3, #1
 80040f6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	799b      	ldrb	r3, [r3, #6]
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d132      	bne.n	8004166 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004100:	6879      	ldr	r1, [r7, #4]
 8004102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004104:	4613      	mov	r3, r2
 8004106:	00db      	lsls	r3, r3, #3
 8004108:	4413      	add	r3, r2
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	440b      	add	r3, r1
 800410e:	3320      	adds	r3, #32
 8004110:	6819      	ldr	r1, [r3, #0]
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004116:	4613      	mov	r3, r2
 8004118:	00db      	lsls	r3, r3, #3
 800411a:	4413      	add	r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	4403      	add	r3, r0
 8004120:	331c      	adds	r3, #28
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4419      	add	r1, r3
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800412a:	4613      	mov	r3, r2
 800412c:	00db      	lsls	r3, r3, #3
 800412e:	4413      	add	r3, r2
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	4403      	add	r3, r0
 8004134:	3320      	adds	r3, #32
 8004136:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413a:	2b00      	cmp	r3, #0
 800413c:	d113      	bne.n	8004166 <HAL_PCD_IRQHandler+0x3a2>
 800413e:	6879      	ldr	r1, [r7, #4]
 8004140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004142:	4613      	mov	r3, r2
 8004144:	00db      	lsls	r3, r3, #3
 8004146:	4413      	add	r3, r2
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	440b      	add	r3, r1
 800414c:	3324      	adds	r3, #36	@ 0x24
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d108      	bne.n	8004166 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6818      	ldr	r0, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800415e:	461a      	mov	r2, r3
 8004160:	2101      	movs	r1, #1
 8004162:	f007 f843 	bl	800b1ec <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004168:	b2db      	uxtb	r3, r3
 800416a:	4619      	mov	r1, r3
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f013 ff74 	bl	801805a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	f003 0308 	and.w	r3, r3, #8
 8004178:	2b00      	cmp	r3, #0
 800417a:	d008      	beq.n	800418e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800417c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417e:	015a      	lsls	r2, r3, #5
 8004180:	69fb      	ldr	r3, [r7, #28]
 8004182:	4413      	add	r3, r2
 8004184:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004188:	461a      	mov	r2, r3
 800418a:	2308      	movs	r3, #8
 800418c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	f003 0310 	and.w	r3, r3, #16
 8004194:	2b00      	cmp	r3, #0
 8004196:	d008      	beq.n	80041aa <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419a:	015a      	lsls	r2, r3, #5
 800419c:	69fb      	ldr	r3, [r7, #28]
 800419e:	4413      	add	r3, r2
 80041a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041a4:	461a      	mov	r2, r3
 80041a6:	2310      	movs	r3, #16
 80041a8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d008      	beq.n	80041c6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80041b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b6:	015a      	lsls	r2, r3, #5
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	4413      	add	r3, r2
 80041bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041c0:	461a      	mov	r2, r3
 80041c2:	2340      	movs	r3, #64	@ 0x40
 80041c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	f003 0302 	and.w	r3, r3, #2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d023      	beq.n	8004218 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80041d0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80041d2:	6a38      	ldr	r0, [r7, #32]
 80041d4:	f006 f82a 	bl	800a22c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80041d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041da:	4613      	mov	r3, r2
 80041dc:	00db      	lsls	r3, r3, #3
 80041de:	4413      	add	r3, r2
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	3310      	adds	r3, #16
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	4413      	add	r3, r2
 80041e8:	3304      	adds	r3, #4
 80041ea:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80041ec:	697b      	ldr	r3, [r7, #20]
 80041ee:	78db      	ldrb	r3, [r3, #3]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d108      	bne.n	8004206 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	2200      	movs	r2, #0
 80041f8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80041fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	4619      	mov	r1, r3
 8004200:	6878      	ldr	r0, [r7, #4]
 8004202:	f013 ffb7 	bl	8018174 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004208:	015a      	lsls	r2, r3, #5
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	4413      	add	r3, r2
 800420e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004212:	461a      	mov	r2, r3
 8004214:	2302      	movs	r3, #2
 8004216:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004222:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f000 fcea 	bl	8004bfe <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800422a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422c:	3301      	adds	r3, #1
 800422e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004232:	085b      	lsrs	r3, r3, #1
 8004234:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004238:	2b00      	cmp	r3, #0
 800423a:	f47f af2e 	bne.w	800409a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4618      	mov	r0, r3
 8004244:	f006 ff0e 	bl	800b064 <USB_ReadInterrupts>
 8004248:	4603      	mov	r3, r0
 800424a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800424e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004252:	d122      	bne.n	800429a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	69fa      	ldr	r2, [r7, #28]
 800425e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004262:	f023 0301 	bic.w	r3, r3, #1
 8004266:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800426e:	2b01      	cmp	r3, #1
 8004270:	d108      	bne.n	8004284 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800427a:	2100      	movs	r1, #0
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 fed1 	bl	8005024 <HAL_PCDEx_LPM_Callback>
 8004282:	e002      	b.n	800428a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f013 ff55 	bl	8018134 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	695a      	ldr	r2, [r3, #20]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004298:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4618      	mov	r0, r3
 80042a0:	f006 fee0 	bl	800b064 <USB_ReadInterrupts>
 80042a4:	4603      	mov	r3, r0
 80042a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042ae:	d112      	bne.n	80042d6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f003 0301 	and.w	r3, r3, #1
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d102      	bne.n	80042c6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f013 ff11 	bl	80180e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	695a      	ldr	r2, [r3, #20]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80042d4:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4618      	mov	r0, r3
 80042dc:	f006 fec2 	bl	800b064 <USB_ReadInterrupts>
 80042e0:	4603      	mov	r3, r0
 80042e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80042e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042ea:	f040 80b7 	bne.w	800445c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80042ee:	69fb      	ldr	r3, [r7, #28]
 80042f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	69fa      	ldr	r2, [r7, #28]
 80042f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042fc:	f023 0301 	bic.w	r3, r3, #1
 8004300:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2110      	movs	r1, #16
 8004308:	4618      	mov	r0, r3
 800430a:	f005 ff8f 	bl	800a22c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800430e:	2300      	movs	r3, #0
 8004310:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004312:	e046      	b.n	80043a2 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004316:	015a      	lsls	r2, r3, #5
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	4413      	add	r3, r2
 800431c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004320:	461a      	mov	r2, r3
 8004322:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004326:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800432a:	015a      	lsls	r2, r3, #5
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	4413      	add	r3, r2
 8004330:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004338:	0151      	lsls	r1, r2, #5
 800433a:	69fa      	ldr	r2, [r7, #28]
 800433c:	440a      	add	r2, r1
 800433e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004342:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004346:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800434a:	015a      	lsls	r2, r3, #5
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	4413      	add	r3, r2
 8004350:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004354:	461a      	mov	r2, r3
 8004356:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800435a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800435c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800435e:	015a      	lsls	r2, r3, #5
 8004360:	69fb      	ldr	r3, [r7, #28]
 8004362:	4413      	add	r3, r2
 8004364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800436c:	0151      	lsls	r1, r2, #5
 800436e:	69fa      	ldr	r2, [r7, #28]
 8004370:	440a      	add	r2, r1
 8004372:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004376:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800437a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800437c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800437e:	015a      	lsls	r2, r3, #5
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	4413      	add	r3, r2
 8004384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800438c:	0151      	lsls	r1, r2, #5
 800438e:	69fa      	ldr	r2, [r7, #28]
 8004390:	440a      	add	r2, r1
 8004392:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004396:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800439a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800439c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800439e:	3301      	adds	r3, #1
 80043a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	791b      	ldrb	r3, [r3, #4]
 80043a6:	461a      	mov	r2, r3
 80043a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d3b2      	bcc.n	8004314 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043b4:	69db      	ldr	r3, [r3, #28]
 80043b6:	69fa      	ldr	r2, [r7, #28]
 80043b8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043bc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80043c0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	7bdb      	ldrb	r3, [r3, #15]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d016      	beq.n	80043f8 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80043ca:	69fb      	ldr	r3, [r7, #28]
 80043cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043d4:	69fa      	ldr	r2, [r7, #28]
 80043d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043da:	f043 030b 	orr.w	r3, r3, #11
 80043de:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ea:	69fa      	ldr	r2, [r7, #28]
 80043ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043f0:	f043 030b 	orr.w	r3, r3, #11
 80043f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80043f6:	e015      	b.n	8004424 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043fe:	695b      	ldr	r3, [r3, #20]
 8004400:	69fa      	ldr	r2, [r7, #28]
 8004402:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004406:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800440a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800440e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004410:	69fb      	ldr	r3, [r7, #28]
 8004412:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004416:	691b      	ldr	r3, [r3, #16]
 8004418:	69fa      	ldr	r2, [r7, #28]
 800441a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800441e:	f043 030b 	orr.w	r3, r3, #11
 8004422:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	69fa      	ldr	r2, [r7, #28]
 800442e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004432:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004436:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6818      	ldr	r0, [r3, #0]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004446:	461a      	mov	r2, r3
 8004448:	f006 fed0 	bl	800b1ec <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	695a      	ldr	r2, [r3, #20]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800445a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4618      	mov	r0, r3
 8004462:	f006 fdff 	bl	800b064 <USB_ReadInterrupts>
 8004466:	4603      	mov	r3, r0
 8004468:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800446c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004470:	d123      	bne.n	80044ba <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4618      	mov	r0, r3
 8004478:	f006 fe95 	bl	800b1a6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4618      	mov	r0, r3
 8004482:	f005 ff4c 	bl	800a31e <USB_GetDevSpeed>
 8004486:	4603      	mov	r3, r0
 8004488:	461a      	mov	r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681c      	ldr	r4, [r3, #0]
 8004492:	f001 f9f7 	bl	8005884 <HAL_RCC_GetHCLKFreq>
 8004496:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800449c:	461a      	mov	r2, r3
 800449e:	4620      	mov	r0, r4
 80044a0:	f005 fc50 	bl	8009d44 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f013 fe00 	bl	80180aa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695a      	ldr	r2, [r3, #20]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80044b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4618      	mov	r0, r3
 80044c0:	f006 fdd0 	bl	800b064 <USB_ReadInterrupts>
 80044c4:	4603      	mov	r3, r0
 80044c6:	f003 0308 	and.w	r3, r3, #8
 80044ca:	2b08      	cmp	r3, #8
 80044cc:	d10a      	bne.n	80044e4 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f013 fddd 	bl	801808e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695a      	ldr	r2, [r3, #20]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f002 0208 	and.w	r2, r2, #8
 80044e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f006 fdbb 	bl	800b064 <USB_ReadInterrupts>
 80044ee:	4603      	mov	r3, r0
 80044f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044f4:	2b80      	cmp	r3, #128	@ 0x80
 80044f6:	d123      	bne.n	8004540 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80044f8:	6a3b      	ldr	r3, [r7, #32]
 80044fa:	699b      	ldr	r3, [r3, #24]
 80044fc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004500:	6a3b      	ldr	r3, [r7, #32]
 8004502:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004504:	2301      	movs	r3, #1
 8004506:	627b      	str	r3, [r7, #36]	@ 0x24
 8004508:	e014      	b.n	8004534 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800450a:	6879      	ldr	r1, [r7, #4]
 800450c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800450e:	4613      	mov	r3, r2
 8004510:	00db      	lsls	r3, r3, #3
 8004512:	4413      	add	r3, r2
 8004514:	009b      	lsls	r3, r3, #2
 8004516:	440b      	add	r3, r1
 8004518:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d105      	bne.n	800452e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004524:	b2db      	uxtb	r3, r3
 8004526:	4619      	mov	r1, r3
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 fb0a 	bl	8004b42 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800452e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004530:	3301      	adds	r3, #1
 8004532:	627b      	str	r3, [r7, #36]	@ 0x24
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	791b      	ldrb	r3, [r3, #4]
 8004538:	461a      	mov	r2, r3
 800453a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453c:	4293      	cmp	r3, r2
 800453e:	d3e4      	bcc.n	800450a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4618      	mov	r0, r3
 8004546:	f006 fd8d 	bl	800b064 <USB_ReadInterrupts>
 800454a:	4603      	mov	r3, r0
 800454c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004550:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004554:	d13c      	bne.n	80045d0 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004556:	2301      	movs	r3, #1
 8004558:	627b      	str	r3, [r7, #36]	@ 0x24
 800455a:	e02b      	b.n	80045b4 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800455c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800455e:	015a      	lsls	r2, r3, #5
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	4413      	add	r3, r2
 8004564:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800456c:	6879      	ldr	r1, [r7, #4]
 800456e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004570:	4613      	mov	r3, r2
 8004572:	00db      	lsls	r3, r3, #3
 8004574:	4413      	add	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	440b      	add	r3, r1
 800457a:	3318      	adds	r3, #24
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d115      	bne.n	80045ae <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004582:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004584:	2b00      	cmp	r3, #0
 8004586:	da12      	bge.n	80045ae <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004588:	6879      	ldr	r1, [r7, #4]
 800458a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800458c:	4613      	mov	r3, r2
 800458e:	00db      	lsls	r3, r3, #3
 8004590:	4413      	add	r3, r2
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	440b      	add	r3, r1
 8004596:	3317      	adds	r3, #23
 8004598:	2201      	movs	r2, #1
 800459a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800459c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	4619      	mov	r1, r3
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 faca 	bl	8004b42 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b0:	3301      	adds	r3, #1
 80045b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	791b      	ldrb	r3, [r3, #4]
 80045b8:	461a      	mov	r2, r3
 80045ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045bc:	4293      	cmp	r3, r2
 80045be:	d3cd      	bcc.n	800455c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	695a      	ldr	r2, [r3, #20]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80045ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4618      	mov	r0, r3
 80045d6:	f006 fd45 	bl	800b064 <USB_ReadInterrupts>
 80045da:	4603      	mov	r3, r0
 80045dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045e0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045e4:	d156      	bne.n	8004694 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045e6:	2301      	movs	r3, #1
 80045e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80045ea:	e045      	b.n	8004678 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80045ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ee:	015a      	lsls	r2, r3, #5
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	4413      	add	r3, r2
 80045f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80045fc:	6879      	ldr	r1, [r7, #4]
 80045fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004600:	4613      	mov	r3, r2
 8004602:	00db      	lsls	r3, r3, #3
 8004604:	4413      	add	r3, r2
 8004606:	009b      	lsls	r3, r3, #2
 8004608:	440b      	add	r3, r1
 800460a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	2b01      	cmp	r3, #1
 8004612:	d12e      	bne.n	8004672 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004614:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004616:	2b00      	cmp	r3, #0
 8004618:	da2b      	bge.n	8004672 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	0c1a      	lsrs	r2, r3, #16
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004624:	4053      	eors	r3, r2
 8004626:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800462a:	2b00      	cmp	r3, #0
 800462c:	d121      	bne.n	8004672 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800462e:	6879      	ldr	r1, [r7, #4]
 8004630:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004632:	4613      	mov	r3, r2
 8004634:	00db      	lsls	r3, r3, #3
 8004636:	4413      	add	r3, r2
 8004638:	009b      	lsls	r3, r3, #2
 800463a:	440b      	add	r3, r1
 800463c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004640:	2201      	movs	r2, #1
 8004642:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004644:	6a3b      	ldr	r3, [r7, #32]
 8004646:	699b      	ldr	r3, [r3, #24]
 8004648:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800464c:	6a3b      	ldr	r3, [r7, #32]
 800464e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004650:	6a3b      	ldr	r3, [r7, #32]
 8004652:	695b      	ldr	r3, [r3, #20]
 8004654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004658:	2b00      	cmp	r3, #0
 800465a:	d10a      	bne.n	8004672 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800465c:	69fb      	ldr	r3, [r7, #28]
 800465e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	69fa      	ldr	r2, [r7, #28]
 8004666:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800466a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800466e:	6053      	str	r3, [r2, #4]
            break;
 8004670:	e008      	b.n	8004684 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004674:	3301      	adds	r3, #1
 8004676:	627b      	str	r3, [r7, #36]	@ 0x24
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	791b      	ldrb	r3, [r3, #4]
 800467c:	461a      	mov	r2, r3
 800467e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004680:	4293      	cmp	r3, r2
 8004682:	d3b3      	bcc.n	80045ec <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	695a      	ldr	r2, [r3, #20]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004692:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f006 fce3 	bl	800b064 <USB_ReadInterrupts>
 800469e:	4603      	mov	r3, r0
 80046a0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80046a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046a8:	d10a      	bne.n	80046c0 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f013 fd74 	bl	8018198 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	695a      	ldr	r2, [r3, #20]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80046be:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4618      	mov	r0, r3
 80046c6:	f006 fccd 	bl	800b064 <USB_ReadInterrupts>
 80046ca:	4603      	mov	r3, r0
 80046cc:	f003 0304 	and.w	r3, r3, #4
 80046d0:	2b04      	cmp	r3, #4
 80046d2:	d115      	bne.n	8004700 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80046dc:	69bb      	ldr	r3, [r7, #24]
 80046de:	f003 0304 	and.w	r3, r3, #4
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d002      	beq.n	80046ec <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f013 fd64 	bl	80181b4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	6859      	ldr	r1, [r3, #4]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	69ba      	ldr	r2, [r7, #24]
 80046f8:	430a      	orrs	r2, r1
 80046fa:	605a      	str	r2, [r3, #4]
 80046fc:	e000      	b.n	8004700 <HAL_PCD_IRQHandler+0x93c>
      return;
 80046fe:	bf00      	nop
    }
  }
}
 8004700:	3734      	adds	r7, #52	@ 0x34
 8004702:	46bd      	mov	sp, r7
 8004704:	bd90      	pop	{r4, r7, pc}

08004706 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004706:	b580      	push	{r7, lr}
 8004708:	b082      	sub	sp, #8
 800470a:	af00      	add	r7, sp, #0
 800470c:	6078      	str	r0, [r7, #4]
 800470e:	460b      	mov	r3, r1
 8004710:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004718:	2b01      	cmp	r3, #1
 800471a:	d101      	bne.n	8004720 <HAL_PCD_SetAddress+0x1a>
 800471c:	2302      	movs	r3, #2
 800471e:	e012      	b.n	8004746 <HAL_PCD_SetAddress+0x40>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	78fa      	ldrb	r2, [r7, #3]
 800472c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	78fa      	ldrb	r2, [r7, #3]
 8004734:	4611      	mov	r1, r2
 8004736:	4618      	mov	r0, r3
 8004738:	f006 fc2c 	bl	800af94 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3708      	adds	r7, #8
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}

0800474e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800474e:	b580      	push	{r7, lr}
 8004750:	b084      	sub	sp, #16
 8004752:	af00      	add	r7, sp, #0
 8004754:	6078      	str	r0, [r7, #4]
 8004756:	4608      	mov	r0, r1
 8004758:	4611      	mov	r1, r2
 800475a:	461a      	mov	r2, r3
 800475c:	4603      	mov	r3, r0
 800475e:	70fb      	strb	r3, [r7, #3]
 8004760:	460b      	mov	r3, r1
 8004762:	803b      	strh	r3, [r7, #0]
 8004764:	4613      	mov	r3, r2
 8004766:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004768:	2300      	movs	r3, #0
 800476a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800476c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004770:	2b00      	cmp	r3, #0
 8004772:	da0f      	bge.n	8004794 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004774:	78fb      	ldrb	r3, [r7, #3]
 8004776:	f003 020f 	and.w	r2, r3, #15
 800477a:	4613      	mov	r3, r2
 800477c:	00db      	lsls	r3, r3, #3
 800477e:	4413      	add	r3, r2
 8004780:	009b      	lsls	r3, r3, #2
 8004782:	3310      	adds	r3, #16
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	4413      	add	r3, r2
 8004788:	3304      	adds	r3, #4
 800478a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2201      	movs	r2, #1
 8004790:	705a      	strb	r2, [r3, #1]
 8004792:	e00f      	b.n	80047b4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004794:	78fb      	ldrb	r3, [r7, #3]
 8004796:	f003 020f 	and.w	r2, r3, #15
 800479a:	4613      	mov	r3, r2
 800479c:	00db      	lsls	r3, r3, #3
 800479e:	4413      	add	r3, r2
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	4413      	add	r3, r2
 80047aa:	3304      	adds	r3, #4
 80047ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80047b4:	78fb      	ldrb	r3, [r7, #3]
 80047b6:	f003 030f 	and.w	r3, r3, #15
 80047ba:	b2da      	uxtb	r2, r3
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80047c0:	883b      	ldrh	r3, [r7, #0]
 80047c2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	78ba      	ldrb	r2, [r7, #2]
 80047ce:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	785b      	ldrb	r3, [r3, #1]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d004      	beq.n	80047e2 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	781b      	ldrb	r3, [r3, #0]
 80047dc:	461a      	mov	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80047e2:	78bb      	ldrb	r3, [r7, #2]
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d102      	bne.n	80047ee <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2200      	movs	r2, #0
 80047ec:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d101      	bne.n	80047fc <HAL_PCD_EP_Open+0xae>
 80047f8:	2302      	movs	r3, #2
 80047fa:	e00e      	b.n	800481a <HAL_PCD_EP_Open+0xcc>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68f9      	ldr	r1, [r7, #12]
 800480a:	4618      	mov	r0, r3
 800480c:	f005 fdac 	bl	800a368 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004818:	7afb      	ldrb	r3, [r7, #11]
}
 800481a:	4618      	mov	r0, r3
 800481c:	3710      	adds	r7, #16
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}

08004822 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004822:	b580      	push	{r7, lr}
 8004824:	b084      	sub	sp, #16
 8004826:	af00      	add	r7, sp, #0
 8004828:	6078      	str	r0, [r7, #4]
 800482a:	460b      	mov	r3, r1
 800482c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800482e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004832:	2b00      	cmp	r3, #0
 8004834:	da0f      	bge.n	8004856 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004836:	78fb      	ldrb	r3, [r7, #3]
 8004838:	f003 020f 	and.w	r2, r3, #15
 800483c:	4613      	mov	r3, r2
 800483e:	00db      	lsls	r3, r3, #3
 8004840:	4413      	add	r3, r2
 8004842:	009b      	lsls	r3, r3, #2
 8004844:	3310      	adds	r3, #16
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	4413      	add	r3, r2
 800484a:	3304      	adds	r3, #4
 800484c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2201      	movs	r2, #1
 8004852:	705a      	strb	r2, [r3, #1]
 8004854:	e00f      	b.n	8004876 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004856:	78fb      	ldrb	r3, [r7, #3]
 8004858:	f003 020f 	and.w	r2, r3, #15
 800485c:	4613      	mov	r3, r2
 800485e:	00db      	lsls	r3, r3, #3
 8004860:	4413      	add	r3, r2
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	4413      	add	r3, r2
 800486c:	3304      	adds	r3, #4
 800486e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2200      	movs	r2, #0
 8004874:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8004876:	78fb      	ldrb	r3, [r7, #3]
 8004878:	f003 030f 	and.w	r3, r3, #15
 800487c:	b2da      	uxtb	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004888:	2b01      	cmp	r3, #1
 800488a:	d101      	bne.n	8004890 <HAL_PCD_EP_Close+0x6e>
 800488c:	2302      	movs	r3, #2
 800488e:	e00e      	b.n	80048ae <HAL_PCD_EP_Close+0x8c>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68f9      	ldr	r1, [r7, #12]
 800489e:	4618      	mov	r0, r3
 80048a0:	f005 fdea 	bl	800a478 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80048ac:	2300      	movs	r3, #0
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3710      	adds	r7, #16
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}

080048b6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80048b6:	b580      	push	{r7, lr}
 80048b8:	b086      	sub	sp, #24
 80048ba:	af00      	add	r7, sp, #0
 80048bc:	60f8      	str	r0, [r7, #12]
 80048be:	607a      	str	r2, [r7, #4]
 80048c0:	603b      	str	r3, [r7, #0]
 80048c2:	460b      	mov	r3, r1
 80048c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048c6:	7afb      	ldrb	r3, [r7, #11]
 80048c8:	f003 020f 	and.w	r2, r3, #15
 80048cc:	4613      	mov	r3, r2
 80048ce:	00db      	lsls	r3, r3, #3
 80048d0:	4413      	add	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	4413      	add	r3, r2
 80048dc:	3304      	adds	r3, #4
 80048de:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	683a      	ldr	r2, [r7, #0]
 80048ea:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	2200      	movs	r2, #0
 80048f0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80048f2:	697b      	ldr	r3, [r7, #20]
 80048f4:	2200      	movs	r2, #0
 80048f6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80048f8:	7afb      	ldrb	r3, [r7, #11]
 80048fa:	f003 030f 	and.w	r3, r3, #15
 80048fe:	b2da      	uxtb	r2, r3
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	799b      	ldrb	r3, [r3, #6]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d102      	bne.n	8004912 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6818      	ldr	r0, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	799b      	ldrb	r3, [r3, #6]
 800491a:	461a      	mov	r2, r3
 800491c:	6979      	ldr	r1, [r7, #20]
 800491e:	f005 fe87 	bl	800a630 <USB_EPStartXfer>

  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3718      	adds	r7, #24
 8004928:	46bd      	mov	sp, r7
 800492a:	bd80      	pop	{r7, pc}

0800492c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
 8004934:	460b      	mov	r3, r1
 8004936:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004938:	78fb      	ldrb	r3, [r7, #3]
 800493a:	f003 020f 	and.w	r2, r3, #15
 800493e:	6879      	ldr	r1, [r7, #4]
 8004940:	4613      	mov	r3, r2
 8004942:	00db      	lsls	r3, r3, #3
 8004944:	4413      	add	r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	440b      	add	r3, r1
 800494a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800494e:	681b      	ldr	r3, [r3, #0]
}
 8004950:	4618      	mov	r0, r3
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr

0800495c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b086      	sub	sp, #24
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	607a      	str	r2, [r7, #4]
 8004966:	603b      	str	r3, [r7, #0]
 8004968:	460b      	mov	r3, r1
 800496a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800496c:	7afb      	ldrb	r3, [r7, #11]
 800496e:	f003 020f 	and.w	r2, r3, #15
 8004972:	4613      	mov	r3, r2
 8004974:	00db      	lsls	r3, r3, #3
 8004976:	4413      	add	r3, r2
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	3310      	adds	r3, #16
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	4413      	add	r3, r2
 8004980:	3304      	adds	r3, #4
 8004982:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	687a      	ldr	r2, [r7, #4]
 8004988:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	2200      	movs	r2, #0
 8004994:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	2201      	movs	r2, #1
 800499a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800499c:	7afb      	ldrb	r3, [r7, #11]
 800499e:	f003 030f 	and.w	r3, r3, #15
 80049a2:	b2da      	uxtb	r2, r3
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	799b      	ldrb	r3, [r3, #6]
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d102      	bne.n	80049b6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6818      	ldr	r0, [r3, #0]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	799b      	ldrb	r3, [r3, #6]
 80049be:	461a      	mov	r2, r3
 80049c0:	6979      	ldr	r1, [r7, #20]
 80049c2:	f005 fe35 	bl	800a630 <USB_EPStartXfer>

  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3718      	adds	r7, #24
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	460b      	mov	r3, r1
 80049da:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80049dc:	78fb      	ldrb	r3, [r7, #3]
 80049de:	f003 030f 	and.w	r3, r3, #15
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	7912      	ldrb	r2, [r2, #4]
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d901      	bls.n	80049ee <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	e04f      	b.n	8004a8e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80049ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	da0f      	bge.n	8004a16 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049f6:	78fb      	ldrb	r3, [r7, #3]
 80049f8:	f003 020f 	and.w	r2, r3, #15
 80049fc:	4613      	mov	r3, r2
 80049fe:	00db      	lsls	r3, r3, #3
 8004a00:	4413      	add	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	3310      	adds	r3, #16
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	4413      	add	r3, r2
 8004a0a:	3304      	adds	r3, #4
 8004a0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2201      	movs	r2, #1
 8004a12:	705a      	strb	r2, [r3, #1]
 8004a14:	e00d      	b.n	8004a32 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004a16:	78fa      	ldrb	r2, [r7, #3]
 8004a18:	4613      	mov	r3, r2
 8004a1a:	00db      	lsls	r3, r3, #3
 8004a1c:	4413      	add	r3, r2
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	4413      	add	r3, r2
 8004a28:	3304      	adds	r3, #4
 8004a2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2201      	movs	r2, #1
 8004a36:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a38:	78fb      	ldrb	r3, [r7, #3]
 8004a3a:	f003 030f 	and.w	r3, r3, #15
 8004a3e:	b2da      	uxtb	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d101      	bne.n	8004a52 <HAL_PCD_EP_SetStall+0x82>
 8004a4e:	2302      	movs	r3, #2
 8004a50:	e01d      	b.n	8004a8e <HAL_PCD_EP_SetStall+0xbe>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2201      	movs	r2, #1
 8004a56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68f9      	ldr	r1, [r7, #12]
 8004a60:	4618      	mov	r0, r3
 8004a62:	f006 f9c3 	bl	800adec <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a66:	78fb      	ldrb	r3, [r7, #3]
 8004a68:	f003 030f 	and.w	r3, r3, #15
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d109      	bne.n	8004a84 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6818      	ldr	r0, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	7999      	ldrb	r1, [r3, #6]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a7e:	461a      	mov	r2, r3
 8004a80:	f006 fbb4 	bl	800b1ec <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}

08004a96 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b084      	sub	sp, #16
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	6078      	str	r0, [r7, #4]
 8004a9e:	460b      	mov	r3, r1
 8004aa0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004aa2:	78fb      	ldrb	r3, [r7, #3]
 8004aa4:	f003 030f 	and.w	r3, r3, #15
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	7912      	ldrb	r2, [r2, #4]
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d901      	bls.n	8004ab4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e042      	b.n	8004b3a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004ab4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	da0f      	bge.n	8004adc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004abc:	78fb      	ldrb	r3, [r7, #3]
 8004abe:	f003 020f 	and.w	r2, r3, #15
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	00db      	lsls	r3, r3, #3
 8004ac6:	4413      	add	r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	3310      	adds	r3, #16
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	4413      	add	r3, r2
 8004ad0:	3304      	adds	r3, #4
 8004ad2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	705a      	strb	r2, [r3, #1]
 8004ada:	e00f      	b.n	8004afc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004adc:	78fb      	ldrb	r3, [r7, #3]
 8004ade:	f003 020f 	and.w	r2, r3, #15
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	00db      	lsls	r3, r3, #3
 8004ae6:	4413      	add	r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	4413      	add	r3, r2
 8004af2:	3304      	adds	r3, #4
 8004af4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	2200      	movs	r2, #0
 8004b00:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b02:	78fb      	ldrb	r3, [r7, #3]
 8004b04:	f003 030f 	and.w	r3, r3, #15
 8004b08:	b2da      	uxtb	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d101      	bne.n	8004b1c <HAL_PCD_EP_ClrStall+0x86>
 8004b18:	2302      	movs	r3, #2
 8004b1a:	e00e      	b.n	8004b3a <HAL_PCD_EP_ClrStall+0xa4>
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68f9      	ldr	r1, [r7, #12]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f006 f9cc 	bl	800aec8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2200      	movs	r2, #0
 8004b34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b084      	sub	sp, #16
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	6078      	str	r0, [r7, #4]
 8004b4a:	460b      	mov	r3, r1
 8004b4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004b4e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	da0c      	bge.n	8004b70 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b56:	78fb      	ldrb	r3, [r7, #3]
 8004b58:	f003 020f 	and.w	r2, r3, #15
 8004b5c:	4613      	mov	r3, r2
 8004b5e:	00db      	lsls	r3, r3, #3
 8004b60:	4413      	add	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	3310      	adds	r3, #16
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	4413      	add	r3, r2
 8004b6a:	3304      	adds	r3, #4
 8004b6c:	60fb      	str	r3, [r7, #12]
 8004b6e:	e00c      	b.n	8004b8a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b70:	78fb      	ldrb	r3, [r7, #3]
 8004b72:	f003 020f 	and.w	r2, r3, #15
 8004b76:	4613      	mov	r3, r2
 8004b78:	00db      	lsls	r3, r3, #3
 8004b7a:	4413      	add	r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	4413      	add	r3, r2
 8004b86:	3304      	adds	r3, #4
 8004b88:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	68f9      	ldr	r1, [r7, #12]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f005 ffeb 	bl	800ab6c <USB_EPStopXfer>
 8004b96:	4603      	mov	r3, r0
 8004b98:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004b9a:	7afb      	ldrb	r3, [r7, #11]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	460b      	mov	r3, r1
 8004bae:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d101      	bne.n	8004bbe <HAL_PCD_EP_Flush+0x1a>
 8004bba:	2302      	movs	r3, #2
 8004bbc:	e01b      	b.n	8004bf6 <HAL_PCD_EP_Flush+0x52>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if ((ep_addr & 0x80U) == 0x80U)
 8004bc6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	da09      	bge.n	8004be2 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	78fb      	ldrb	r3, [r7, #3]
 8004bd4:	f003 030f 	and.w	r3, r3, #15
 8004bd8:	4619      	mov	r1, r3
 8004bda:	4610      	mov	r0, r2
 8004bdc:	f005 fb26 	bl	800a22c <USB_FlushTxFifo>
 8004be0:	e004      	b.n	8004bec <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	4618      	mov	r0, r3
 8004be8:	f005 fb52 	bl	800a290 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3708      	adds	r7, #8
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b08a      	sub	sp, #40	@ 0x28
 8004c02:	af02      	add	r7, sp, #8
 8004c04:	6078      	str	r0, [r7, #4]
 8004c06:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004c12:	683a      	ldr	r2, [r7, #0]
 8004c14:	4613      	mov	r3, r2
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	4413      	add	r3, r2
 8004c1a:	009b      	lsls	r3, r3, #2
 8004c1c:	3310      	adds	r3, #16
 8004c1e:	687a      	ldr	r2, [r7, #4]
 8004c20:	4413      	add	r3, r2
 8004c22:	3304      	adds	r3, #4
 8004c24:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	695a      	ldr	r2, [r3, #20]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	691b      	ldr	r3, [r3, #16]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d901      	bls.n	8004c36 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e06b      	b.n	8004d0e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	691a      	ldr	r2, [r3, #16]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	69fa      	ldr	r2, [r7, #28]
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d902      	bls.n	8004c52 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	3303      	adds	r3, #3
 8004c56:	089b      	lsrs	r3, r3, #2
 8004c58:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004c5a:	e02a      	b.n	8004cb2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	691a      	ldr	r2, [r3, #16]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	69fa      	ldr	r2, [r7, #28]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d902      	bls.n	8004c78 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	3303      	adds	r3, #3
 8004c7c:	089b      	lsrs	r3, r3, #2
 8004c7e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	68d9      	ldr	r1, [r3, #12]
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	b2da      	uxtb	r2, r3
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	4603      	mov	r3, r0
 8004c94:	6978      	ldr	r0, [r7, #20]
 8004c96:	f006 f813 	bl	800acc0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	68da      	ldr	r2, [r3, #12]
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	441a      	add	r2, r3
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	695a      	ldr	r2, [r3, #20]
 8004caa:	69fb      	ldr	r3, [r7, #28]
 8004cac:	441a      	add	r2, r3
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	015a      	lsls	r2, r3, #5
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	4413      	add	r3, r2
 8004cba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cbe:	699b      	ldr	r3, [r3, #24]
 8004cc0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004cc2:	69ba      	ldr	r2, [r7, #24]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d809      	bhi.n	8004cdc <PCD_WriteEmptyTxFifo+0xde>
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	695a      	ldr	r2, [r3, #20]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d203      	bcs.n	8004cdc <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d1bf      	bne.n	8004c5c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	691a      	ldr	r2, [r3, #16]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d811      	bhi.n	8004d0c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	f003 030f 	and.w	r3, r3, #15
 8004cee:	2201      	movs	r2, #1
 8004cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cfc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	43db      	mvns	r3, r3
 8004d02:	6939      	ldr	r1, [r7, #16]
 8004d04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004d08:	4013      	ands	r3, r2
 8004d0a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004d0c:	2300      	movs	r3, #0
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3720      	adds	r7, #32
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
	...

08004d18 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b088      	sub	sp, #32
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
 8004d20:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	333c      	adds	r3, #60	@ 0x3c
 8004d30:	3304      	adds	r3, #4
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	015a      	lsls	r2, r3, #5
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	799b      	ldrb	r3, [r3, #6]
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d17b      	bne.n	8004e46 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	f003 0308 	and.w	r3, r3, #8
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d015      	beq.n	8004d84 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	4a61      	ldr	r2, [pc, #388]	@ (8004ee0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	f240 80b9 	bls.w	8004ed4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	f000 80b3 	beq.w	8004ed4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	015a      	lsls	r2, r3, #5
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	4413      	add	r3, r2
 8004d76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d80:	6093      	str	r3, [r2, #8]
 8004d82:	e0a7      	b.n	8004ed4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	f003 0320 	and.w	r3, r3, #32
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d009      	beq.n	8004da2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	015a      	lsls	r2, r3, #5
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	4413      	add	r3, r2
 8004d96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d9a:	461a      	mov	r2, r3
 8004d9c:	2320      	movs	r3, #32
 8004d9e:	6093      	str	r3, [r2, #8]
 8004da0:	e098      	b.n	8004ed4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	f040 8093 	bne.w	8004ed4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	4a4b      	ldr	r2, [pc, #300]	@ (8004ee0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d90f      	bls.n	8004dd6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00a      	beq.n	8004dd6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	015a      	lsls	r2, r3, #5
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dcc:	461a      	mov	r2, r3
 8004dce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dd2:	6093      	str	r3, [r2, #8]
 8004dd4:	e07e      	b.n	8004ed4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004dd6:	683a      	ldr	r2, [r7, #0]
 8004dd8:	4613      	mov	r3, r2
 8004dda:	00db      	lsls	r3, r3, #3
 8004ddc:	4413      	add	r3, r2
 8004dde:	009b      	lsls	r3, r3, #2
 8004de0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	4413      	add	r3, r2
 8004de8:	3304      	adds	r3, #4
 8004dea:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6a1a      	ldr	r2, [r3, #32]
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	0159      	lsls	r1, r3, #5
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	440b      	add	r3, r1
 8004df8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e02:	1ad2      	subs	r2, r2, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d114      	bne.n	8004e38 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d109      	bne.n	8004e2a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6818      	ldr	r0, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e20:	461a      	mov	r2, r3
 8004e22:	2101      	movs	r1, #1
 8004e24:	f006 f9e2 	bl	800b1ec <USB_EP0_OutStart>
 8004e28:	e006      	b.n	8004e38 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	68da      	ldr	r2, [r3, #12]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	441a      	add	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f013 f8f0 	bl	8018024 <HAL_PCD_DataOutStageCallback>
 8004e44:	e046      	b.n	8004ed4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	4a26      	ldr	r2, [pc, #152]	@ (8004ee4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d124      	bne.n	8004e98 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d00a      	beq.n	8004e6e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	015a      	lsls	r2, r3, #5
 8004e5c:	69bb      	ldr	r3, [r7, #24]
 8004e5e:	4413      	add	r3, r2
 8004e60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e64:	461a      	mov	r2, r3
 8004e66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e6a:	6093      	str	r3, [r2, #8]
 8004e6c:	e032      	b.n	8004ed4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	f003 0320 	and.w	r3, r3, #32
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d008      	beq.n	8004e8a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	015a      	lsls	r2, r3, #5
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	4413      	add	r3, r2
 8004e80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e84:	461a      	mov	r2, r3
 8004e86:	2320      	movs	r3, #32
 8004e88:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	4619      	mov	r1, r3
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f013 f8c7 	bl	8018024 <HAL_PCD_DataOutStageCallback>
 8004e96:	e01d      	b.n	8004ed4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d114      	bne.n	8004ec8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004e9e:	6879      	ldr	r1, [r7, #4]
 8004ea0:	683a      	ldr	r2, [r7, #0]
 8004ea2:	4613      	mov	r3, r2
 8004ea4:	00db      	lsls	r3, r3, #3
 8004ea6:	4413      	add	r3, r2
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	440b      	add	r3, r1
 8004eac:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d108      	bne.n	8004ec8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6818      	ldr	r0, [r3, #0]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004ec0:	461a      	mov	r2, r3
 8004ec2:	2100      	movs	r1, #0
 8004ec4:	f006 f992 	bl	800b1ec <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	4619      	mov	r1, r3
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f013 f8a8 	bl	8018024 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3720      	adds	r7, #32
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}
 8004ede:	bf00      	nop
 8004ee0:	4f54300a 	.word	0x4f54300a
 8004ee4:	4f54310a 	.word	0x4f54310a

08004ee8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	333c      	adds	r3, #60	@ 0x3c
 8004f00:	3304      	adds	r3, #4
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	015a      	lsls	r2, r3, #5
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	4a15      	ldr	r2, [pc, #84]	@ (8004f70 <PCD_EP_OutSetupPacket_int+0x88>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d90e      	bls.n	8004f3c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d009      	beq.n	8004f3c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	015a      	lsls	r2, r3, #5
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	4413      	add	r3, r2
 8004f30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f34:	461a      	mov	r2, r3
 8004f36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f3a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f013 f85f 	bl	8018000 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	4a0a      	ldr	r2, [pc, #40]	@ (8004f70 <PCD_EP_OutSetupPacket_int+0x88>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d90c      	bls.n	8004f64 <PCD_EP_OutSetupPacket_int+0x7c>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	799b      	ldrb	r3, [r3, #6]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d108      	bne.n	8004f64 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6818      	ldr	r0, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	2101      	movs	r1, #1
 8004f60:	f006 f944 	bl	800b1ec <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3718      	adds	r7, #24
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	4f54300a 	.word	0x4f54300a

08004f74 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	70fb      	strb	r3, [r7, #3]
 8004f80:	4613      	mov	r3, r2
 8004f82:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f8a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004f8c:	78fb      	ldrb	r3, [r7, #3]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d107      	bne.n	8004fa2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004f92:	883b      	ldrh	r3, [r7, #0]
 8004f94:	0419      	lsls	r1, r3, #16
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004fa0:	e028      	b.n	8004ff4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa8:	0c1b      	lsrs	r3, r3, #16
 8004faa:	68ba      	ldr	r2, [r7, #8]
 8004fac:	4413      	add	r3, r2
 8004fae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	73fb      	strb	r3, [r7, #15]
 8004fb4:	e00d      	b.n	8004fd2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	7bfb      	ldrb	r3, [r7, #15]
 8004fbc:	3340      	adds	r3, #64	@ 0x40
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	4413      	add	r3, r2
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	0c1b      	lsrs	r3, r3, #16
 8004fc6:	68ba      	ldr	r2, [r7, #8]
 8004fc8:	4413      	add	r3, r2
 8004fca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004fcc:	7bfb      	ldrb	r3, [r7, #15]
 8004fce:	3301      	adds	r3, #1
 8004fd0:	73fb      	strb	r3, [r7, #15]
 8004fd2:	7bfa      	ldrb	r2, [r7, #15]
 8004fd4:	78fb      	ldrb	r3, [r7, #3]
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d3ec      	bcc.n	8004fb6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004fdc:	883b      	ldrh	r3, [r7, #0]
 8004fde:	0418      	lsls	r0, r3, #16
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6819      	ldr	r1, [r3, #0]
 8004fe4:	78fb      	ldrb	r3, [r7, #3]
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	68ba      	ldr	r2, [r7, #8]
 8004fea:	4302      	orrs	r2, r0
 8004fec:	3340      	adds	r3, #64	@ 0x40
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	440b      	add	r3, r1
 8004ff2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3714      	adds	r7, #20
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr

08005002 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005002:	b480      	push	{r7}
 8005004:	b083      	sub	sp, #12
 8005006:	af00      	add	r7, sp, #0
 8005008:	6078      	str	r0, [r7, #4]
 800500a:	460b      	mov	r3, r1
 800500c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	887a      	ldrh	r2, [r7, #2]
 8005014:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005016:	2300      	movs	r3, #0
}
 8005018:	4618      	mov	r0, r3
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	460b      	mov	r3, r1
 800502e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b086      	sub	sp, #24
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d101      	bne.n	800504e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800504a:	2301      	movs	r3, #1
 800504c:	e267      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b00      	cmp	r3, #0
 8005058:	d075      	beq.n	8005146 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800505a:	4b88      	ldr	r3, [pc, #544]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f003 030c 	and.w	r3, r3, #12
 8005062:	2b04      	cmp	r3, #4
 8005064:	d00c      	beq.n	8005080 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005066:	4b85      	ldr	r3, [pc, #532]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800506e:	2b08      	cmp	r3, #8
 8005070:	d112      	bne.n	8005098 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005072:	4b82      	ldr	r3, [pc, #520]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800507a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800507e:	d10b      	bne.n	8005098 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005080:	4b7e      	ldr	r3, [pc, #504]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005088:	2b00      	cmp	r3, #0
 800508a:	d05b      	beq.n	8005144 <HAL_RCC_OscConfig+0x108>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d157      	bne.n	8005144 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e242      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050a0:	d106      	bne.n	80050b0 <HAL_RCC_OscConfig+0x74>
 80050a2:	4b76      	ldr	r3, [pc, #472]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a75      	ldr	r2, [pc, #468]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80050a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050ac:	6013      	str	r3, [r2, #0]
 80050ae:	e01d      	b.n	80050ec <HAL_RCC_OscConfig+0xb0>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050b8:	d10c      	bne.n	80050d4 <HAL_RCC_OscConfig+0x98>
 80050ba:	4b70      	ldr	r3, [pc, #448]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a6f      	ldr	r2, [pc, #444]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80050c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050c4:	6013      	str	r3, [r2, #0]
 80050c6:	4b6d      	ldr	r3, [pc, #436]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a6c      	ldr	r2, [pc, #432]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80050cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050d0:	6013      	str	r3, [r2, #0]
 80050d2:	e00b      	b.n	80050ec <HAL_RCC_OscConfig+0xb0>
 80050d4:	4b69      	ldr	r3, [pc, #420]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a68      	ldr	r2, [pc, #416]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80050da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050de:	6013      	str	r3, [r2, #0]
 80050e0:	4b66      	ldr	r3, [pc, #408]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a65      	ldr	r2, [pc, #404]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80050e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d013      	beq.n	800511c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050f4:	f7fc fe72 	bl	8001ddc <HAL_GetTick>
 80050f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80050fa:	e008      	b.n	800510e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050fc:	f7fc fe6e 	bl	8001ddc <HAL_GetTick>
 8005100:	4602      	mov	r2, r0
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	2b64      	cmp	r3, #100	@ 0x64
 8005108:	d901      	bls.n	800510e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800510a:	2303      	movs	r3, #3
 800510c:	e207      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800510e:	4b5b      	ldr	r3, [pc, #364]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005116:	2b00      	cmp	r3, #0
 8005118:	d0f0      	beq.n	80050fc <HAL_RCC_OscConfig+0xc0>
 800511a:	e014      	b.n	8005146 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800511c:	f7fc fe5e 	bl	8001ddc <HAL_GetTick>
 8005120:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005122:	e008      	b.n	8005136 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005124:	f7fc fe5a 	bl	8001ddc <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	2b64      	cmp	r3, #100	@ 0x64
 8005130:	d901      	bls.n	8005136 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e1f3      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005136:	4b51      	ldr	r3, [pc, #324]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800513e:	2b00      	cmp	r3, #0
 8005140:	d1f0      	bne.n	8005124 <HAL_RCC_OscConfig+0xe8>
 8005142:	e000      	b.n	8005146 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005144:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 0302 	and.w	r3, r3, #2
 800514e:	2b00      	cmp	r3, #0
 8005150:	d063      	beq.n	800521a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005152:	4b4a      	ldr	r3, [pc, #296]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f003 030c 	and.w	r3, r3, #12
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00b      	beq.n	8005176 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800515e:	4b47      	ldr	r3, [pc, #284]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005166:	2b08      	cmp	r3, #8
 8005168:	d11c      	bne.n	80051a4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800516a:	4b44      	ldr	r3, [pc, #272]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005172:	2b00      	cmp	r3, #0
 8005174:	d116      	bne.n	80051a4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005176:	4b41      	ldr	r3, [pc, #260]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 0302 	and.w	r3, r3, #2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d005      	beq.n	800518e <HAL_RCC_OscConfig+0x152>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	2b01      	cmp	r3, #1
 8005188:	d001      	beq.n	800518e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800518a:	2301      	movs	r3, #1
 800518c:	e1c7      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800518e:	4b3b      	ldr	r3, [pc, #236]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	691b      	ldr	r3, [r3, #16]
 800519a:	00db      	lsls	r3, r3, #3
 800519c:	4937      	ldr	r1, [pc, #220]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051a2:	e03a      	b.n	800521a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d020      	beq.n	80051ee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80051ac:	4b34      	ldr	r3, [pc, #208]	@ (8005280 <HAL_RCC_OscConfig+0x244>)
 80051ae:	2201      	movs	r2, #1
 80051b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b2:	f7fc fe13 	bl	8001ddc <HAL_GetTick>
 80051b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051b8:	e008      	b.n	80051cc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051ba:	f7fc fe0f 	bl	8001ddc <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d901      	bls.n	80051cc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	e1a8      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051cc:	4b2b      	ldr	r3, [pc, #172]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f003 0302 	and.w	r3, r3, #2
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d0f0      	beq.n	80051ba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051d8:	4b28      	ldr	r3, [pc, #160]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	691b      	ldr	r3, [r3, #16]
 80051e4:	00db      	lsls	r3, r3, #3
 80051e6:	4925      	ldr	r1, [pc, #148]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 80051e8:	4313      	orrs	r3, r2
 80051ea:	600b      	str	r3, [r1, #0]
 80051ec:	e015      	b.n	800521a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051ee:	4b24      	ldr	r3, [pc, #144]	@ (8005280 <HAL_RCC_OscConfig+0x244>)
 80051f0:	2200      	movs	r2, #0
 80051f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f4:	f7fc fdf2 	bl	8001ddc <HAL_GetTick>
 80051f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80051fa:	e008      	b.n	800520e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051fc:	f7fc fdee 	bl	8001ddc <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	2b02      	cmp	r3, #2
 8005208:	d901      	bls.n	800520e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	e187      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800520e:	4b1b      	ldr	r3, [pc, #108]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0302 	and.w	r3, r3, #2
 8005216:	2b00      	cmp	r3, #0
 8005218:	d1f0      	bne.n	80051fc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 0308 	and.w	r3, r3, #8
 8005222:	2b00      	cmp	r3, #0
 8005224:	d036      	beq.n	8005294 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d016      	beq.n	800525c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800522e:	4b15      	ldr	r3, [pc, #84]	@ (8005284 <HAL_RCC_OscConfig+0x248>)
 8005230:	2201      	movs	r2, #1
 8005232:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005234:	f7fc fdd2 	bl	8001ddc <HAL_GetTick>
 8005238:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800523a:	e008      	b.n	800524e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800523c:	f7fc fdce 	bl	8001ddc <HAL_GetTick>
 8005240:	4602      	mov	r2, r0
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	1ad3      	subs	r3, r2, r3
 8005246:	2b02      	cmp	r3, #2
 8005248:	d901      	bls.n	800524e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e167      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800524e:	4b0b      	ldr	r3, [pc, #44]	@ (800527c <HAL_RCC_OscConfig+0x240>)
 8005250:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d0f0      	beq.n	800523c <HAL_RCC_OscConfig+0x200>
 800525a:	e01b      	b.n	8005294 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800525c:	4b09      	ldr	r3, [pc, #36]	@ (8005284 <HAL_RCC_OscConfig+0x248>)
 800525e:	2200      	movs	r2, #0
 8005260:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005262:	f7fc fdbb 	bl	8001ddc <HAL_GetTick>
 8005266:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005268:	e00e      	b.n	8005288 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800526a:	f7fc fdb7 	bl	8001ddc <HAL_GetTick>
 800526e:	4602      	mov	r2, r0
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	1ad3      	subs	r3, r2, r3
 8005274:	2b02      	cmp	r3, #2
 8005276:	d907      	bls.n	8005288 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005278:	2303      	movs	r3, #3
 800527a:	e150      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
 800527c:	40023800 	.word	0x40023800
 8005280:	42470000 	.word	0x42470000
 8005284:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005288:	4b88      	ldr	r3, [pc, #544]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 800528a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800528c:	f003 0302 	and.w	r3, r3, #2
 8005290:	2b00      	cmp	r3, #0
 8005292:	d1ea      	bne.n	800526a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 0304 	and.w	r3, r3, #4
 800529c:	2b00      	cmp	r3, #0
 800529e:	f000 8097 	beq.w	80053d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052a2:	2300      	movs	r3, #0
 80052a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052a6:	4b81      	ldr	r3, [pc, #516]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 80052a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d10f      	bne.n	80052d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052b2:	2300      	movs	r3, #0
 80052b4:	60bb      	str	r3, [r7, #8]
 80052b6:	4b7d      	ldr	r3, [pc, #500]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 80052b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ba:	4a7c      	ldr	r2, [pc, #496]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 80052bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80052c2:	4b7a      	ldr	r3, [pc, #488]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 80052c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052ca:	60bb      	str	r3, [r7, #8]
 80052cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052ce:	2301      	movs	r3, #1
 80052d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052d2:	4b77      	ldr	r3, [pc, #476]	@ (80054b0 <HAL_RCC_OscConfig+0x474>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d118      	bne.n	8005310 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052de:	4b74      	ldr	r3, [pc, #464]	@ (80054b0 <HAL_RCC_OscConfig+0x474>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a73      	ldr	r2, [pc, #460]	@ (80054b0 <HAL_RCC_OscConfig+0x474>)
 80052e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052ea:	f7fc fd77 	bl	8001ddc <HAL_GetTick>
 80052ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052f0:	e008      	b.n	8005304 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052f2:	f7fc fd73 	bl	8001ddc <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d901      	bls.n	8005304 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e10c      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005304:	4b6a      	ldr	r3, [pc, #424]	@ (80054b0 <HAL_RCC_OscConfig+0x474>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800530c:	2b00      	cmp	r3, #0
 800530e:	d0f0      	beq.n	80052f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	2b01      	cmp	r3, #1
 8005316:	d106      	bne.n	8005326 <HAL_RCC_OscConfig+0x2ea>
 8005318:	4b64      	ldr	r3, [pc, #400]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 800531a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800531c:	4a63      	ldr	r2, [pc, #396]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 800531e:	f043 0301 	orr.w	r3, r3, #1
 8005322:	6713      	str	r3, [r2, #112]	@ 0x70
 8005324:	e01c      	b.n	8005360 <HAL_RCC_OscConfig+0x324>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	2b05      	cmp	r3, #5
 800532c:	d10c      	bne.n	8005348 <HAL_RCC_OscConfig+0x30c>
 800532e:	4b5f      	ldr	r3, [pc, #380]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 8005330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005332:	4a5e      	ldr	r2, [pc, #376]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 8005334:	f043 0304 	orr.w	r3, r3, #4
 8005338:	6713      	str	r3, [r2, #112]	@ 0x70
 800533a:	4b5c      	ldr	r3, [pc, #368]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 800533c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800533e:	4a5b      	ldr	r2, [pc, #364]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 8005340:	f043 0301 	orr.w	r3, r3, #1
 8005344:	6713      	str	r3, [r2, #112]	@ 0x70
 8005346:	e00b      	b.n	8005360 <HAL_RCC_OscConfig+0x324>
 8005348:	4b58      	ldr	r3, [pc, #352]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 800534a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800534c:	4a57      	ldr	r2, [pc, #348]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 800534e:	f023 0301 	bic.w	r3, r3, #1
 8005352:	6713      	str	r3, [r2, #112]	@ 0x70
 8005354:	4b55      	ldr	r3, [pc, #340]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 8005356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005358:	4a54      	ldr	r2, [pc, #336]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 800535a:	f023 0304 	bic.w	r3, r3, #4
 800535e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d015      	beq.n	8005394 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005368:	f7fc fd38 	bl	8001ddc <HAL_GetTick>
 800536c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800536e:	e00a      	b.n	8005386 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005370:	f7fc fd34 	bl	8001ddc <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800537e:	4293      	cmp	r3, r2
 8005380:	d901      	bls.n	8005386 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	e0cb      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005386:	4b49      	ldr	r3, [pc, #292]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 8005388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800538a:	f003 0302 	and.w	r3, r3, #2
 800538e:	2b00      	cmp	r3, #0
 8005390:	d0ee      	beq.n	8005370 <HAL_RCC_OscConfig+0x334>
 8005392:	e014      	b.n	80053be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005394:	f7fc fd22 	bl	8001ddc <HAL_GetTick>
 8005398:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800539a:	e00a      	b.n	80053b2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800539c:	f7fc fd1e 	bl	8001ddc <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d901      	bls.n	80053b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80053ae:	2303      	movs	r3, #3
 80053b0:	e0b5      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80053b2:	4b3e      	ldr	r3, [pc, #248]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 80053b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053b6:	f003 0302 	and.w	r3, r3, #2
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d1ee      	bne.n	800539c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80053be:	7dfb      	ldrb	r3, [r7, #23]
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d105      	bne.n	80053d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053c4:	4b39      	ldr	r3, [pc, #228]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 80053c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c8:	4a38      	ldr	r2, [pc, #224]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 80053ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053ce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f000 80a1 	beq.w	800551c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80053da:	4b34      	ldr	r3, [pc, #208]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f003 030c 	and.w	r3, r3, #12
 80053e2:	2b08      	cmp	r3, #8
 80053e4:	d05c      	beq.n	80054a0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d141      	bne.n	8005472 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053ee:	4b31      	ldr	r3, [pc, #196]	@ (80054b4 <HAL_RCC_OscConfig+0x478>)
 80053f0:	2200      	movs	r2, #0
 80053f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053f4:	f7fc fcf2 	bl	8001ddc <HAL_GetTick>
 80053f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053fa:	e008      	b.n	800540e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053fc:	f7fc fcee 	bl	8001ddc <HAL_GetTick>
 8005400:	4602      	mov	r2, r0
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	1ad3      	subs	r3, r2, r3
 8005406:	2b02      	cmp	r3, #2
 8005408:	d901      	bls.n	800540e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800540a:	2303      	movs	r3, #3
 800540c:	e087      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800540e:	4b27      	ldr	r3, [pc, #156]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1f0      	bne.n	80053fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	69da      	ldr	r2, [r3, #28]
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a1b      	ldr	r3, [r3, #32]
 8005422:	431a      	orrs	r2, r3
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005428:	019b      	lsls	r3, r3, #6
 800542a:	431a      	orrs	r2, r3
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005430:	085b      	lsrs	r3, r3, #1
 8005432:	3b01      	subs	r3, #1
 8005434:	041b      	lsls	r3, r3, #16
 8005436:	431a      	orrs	r2, r3
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800543c:	061b      	lsls	r3, r3, #24
 800543e:	491b      	ldr	r1, [pc, #108]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 8005440:	4313      	orrs	r3, r2
 8005442:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005444:	4b1b      	ldr	r3, [pc, #108]	@ (80054b4 <HAL_RCC_OscConfig+0x478>)
 8005446:	2201      	movs	r2, #1
 8005448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800544a:	f7fc fcc7 	bl	8001ddc <HAL_GetTick>
 800544e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005450:	e008      	b.n	8005464 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005452:	f7fc fcc3 	bl	8001ddc <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	2b02      	cmp	r3, #2
 800545e:	d901      	bls.n	8005464 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e05c      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005464:	4b11      	ldr	r3, [pc, #68]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d0f0      	beq.n	8005452 <HAL_RCC_OscConfig+0x416>
 8005470:	e054      	b.n	800551c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005472:	4b10      	ldr	r3, [pc, #64]	@ (80054b4 <HAL_RCC_OscConfig+0x478>)
 8005474:	2200      	movs	r2, #0
 8005476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005478:	f7fc fcb0 	bl	8001ddc <HAL_GetTick>
 800547c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800547e:	e008      	b.n	8005492 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005480:	f7fc fcac 	bl	8001ddc <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	2b02      	cmp	r3, #2
 800548c:	d901      	bls.n	8005492 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e045      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005492:	4b06      	ldr	r3, [pc, #24]	@ (80054ac <HAL_RCC_OscConfig+0x470>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800549a:	2b00      	cmp	r3, #0
 800549c:	d1f0      	bne.n	8005480 <HAL_RCC_OscConfig+0x444>
 800549e:	e03d      	b.n	800551c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	699b      	ldr	r3, [r3, #24]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d107      	bne.n	80054b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e038      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
 80054ac:	40023800 	.word	0x40023800
 80054b0:	40007000 	.word	0x40007000
 80054b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80054b8:	4b1b      	ldr	r3, [pc, #108]	@ (8005528 <HAL_RCC_OscConfig+0x4ec>)
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	699b      	ldr	r3, [r3, #24]
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d028      	beq.n	8005518 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d121      	bne.n	8005518 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80054de:	429a      	cmp	r2, r3
 80054e0:	d11a      	bne.n	8005518 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80054e8:	4013      	ands	r3, r2
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80054ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d111      	bne.n	8005518 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054fe:	085b      	lsrs	r3, r3, #1
 8005500:	3b01      	subs	r3, #1
 8005502:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005504:	429a      	cmp	r2, r3
 8005506:	d107      	bne.n	8005518 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005512:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005514:	429a      	cmp	r2, r3
 8005516:	d001      	beq.n	800551c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e000      	b.n	800551e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3718      	adds	r7, #24
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}
 8005526:	bf00      	nop
 8005528:	40023800 	.word	0x40023800

0800552c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d101      	bne.n	8005540 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e0cc      	b.n	80056da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005540:	4b68      	ldr	r3, [pc, #416]	@ (80056e4 <HAL_RCC_ClockConfig+0x1b8>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0307 	and.w	r3, r3, #7
 8005548:	683a      	ldr	r2, [r7, #0]
 800554a:	429a      	cmp	r2, r3
 800554c:	d90c      	bls.n	8005568 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800554e:	4b65      	ldr	r3, [pc, #404]	@ (80056e4 <HAL_RCC_ClockConfig+0x1b8>)
 8005550:	683a      	ldr	r2, [r7, #0]
 8005552:	b2d2      	uxtb	r2, r2
 8005554:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005556:	4b63      	ldr	r3, [pc, #396]	@ (80056e4 <HAL_RCC_ClockConfig+0x1b8>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f003 0307 	and.w	r3, r3, #7
 800555e:	683a      	ldr	r2, [r7, #0]
 8005560:	429a      	cmp	r2, r3
 8005562:	d001      	beq.n	8005568 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e0b8      	b.n	80056da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0302 	and.w	r3, r3, #2
 8005570:	2b00      	cmp	r3, #0
 8005572:	d020      	beq.n	80055b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f003 0304 	and.w	r3, r3, #4
 800557c:	2b00      	cmp	r3, #0
 800557e:	d005      	beq.n	800558c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005580:	4b59      	ldr	r3, [pc, #356]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	4a58      	ldr	r2, [pc, #352]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005586:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800558a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0308 	and.w	r3, r3, #8
 8005594:	2b00      	cmp	r3, #0
 8005596:	d005      	beq.n	80055a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005598:	4b53      	ldr	r3, [pc, #332]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	4a52      	ldr	r2, [pc, #328]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 800559e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80055a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055a4:	4b50      	ldr	r3, [pc, #320]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	689b      	ldr	r3, [r3, #8]
 80055b0:	494d      	ldr	r1, [pc, #308]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 80055b2:	4313      	orrs	r3, r2
 80055b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d044      	beq.n	800564c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d107      	bne.n	80055da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055ca:	4b47      	ldr	r3, [pc, #284]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d119      	bne.n	800560a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e07f      	b.n	80056da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	2b02      	cmp	r3, #2
 80055e0:	d003      	beq.n	80055ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055e6:	2b03      	cmp	r3, #3
 80055e8:	d107      	bne.n	80055fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055ea:	4b3f      	ldr	r3, [pc, #252]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d109      	bne.n	800560a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e06f      	b.n	80056da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055fa:	4b3b      	ldr	r3, [pc, #236]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f003 0302 	and.w	r3, r3, #2
 8005602:	2b00      	cmp	r3, #0
 8005604:	d101      	bne.n	800560a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e067      	b.n	80056da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800560a:	4b37      	ldr	r3, [pc, #220]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	f023 0203 	bic.w	r2, r3, #3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	4934      	ldr	r1, [pc, #208]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005618:	4313      	orrs	r3, r2
 800561a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800561c:	f7fc fbde 	bl	8001ddc <HAL_GetTick>
 8005620:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005622:	e00a      	b.n	800563a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005624:	f7fc fbda 	bl	8001ddc <HAL_GetTick>
 8005628:	4602      	mov	r2, r0
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	1ad3      	subs	r3, r2, r3
 800562e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005632:	4293      	cmp	r3, r2
 8005634:	d901      	bls.n	800563a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005636:	2303      	movs	r3, #3
 8005638:	e04f      	b.n	80056da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800563a:	4b2b      	ldr	r3, [pc, #172]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 800563c:	689b      	ldr	r3, [r3, #8]
 800563e:	f003 020c 	and.w	r2, r3, #12
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	009b      	lsls	r3, r3, #2
 8005648:	429a      	cmp	r2, r3
 800564a:	d1eb      	bne.n	8005624 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800564c:	4b25      	ldr	r3, [pc, #148]	@ (80056e4 <HAL_RCC_ClockConfig+0x1b8>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0307 	and.w	r3, r3, #7
 8005654:	683a      	ldr	r2, [r7, #0]
 8005656:	429a      	cmp	r2, r3
 8005658:	d20c      	bcs.n	8005674 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800565a:	4b22      	ldr	r3, [pc, #136]	@ (80056e4 <HAL_RCC_ClockConfig+0x1b8>)
 800565c:	683a      	ldr	r2, [r7, #0]
 800565e:	b2d2      	uxtb	r2, r2
 8005660:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005662:	4b20      	ldr	r3, [pc, #128]	@ (80056e4 <HAL_RCC_ClockConfig+0x1b8>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0307 	and.w	r3, r3, #7
 800566a:	683a      	ldr	r2, [r7, #0]
 800566c:	429a      	cmp	r2, r3
 800566e:	d001      	beq.n	8005674 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e032      	b.n	80056da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 0304 	and.w	r3, r3, #4
 800567c:	2b00      	cmp	r3, #0
 800567e:	d008      	beq.n	8005692 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005680:	4b19      	ldr	r3, [pc, #100]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	4916      	ldr	r1, [pc, #88]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 800568e:	4313      	orrs	r3, r2
 8005690:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 0308 	and.w	r3, r3, #8
 800569a:	2b00      	cmp	r3, #0
 800569c:	d009      	beq.n	80056b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800569e:	4b12      	ldr	r3, [pc, #72]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	00db      	lsls	r3, r3, #3
 80056ac:	490e      	ldr	r1, [pc, #56]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 80056ae:	4313      	orrs	r3, r2
 80056b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80056b2:	f000 f821 	bl	80056f8 <HAL_RCC_GetSysClockFreq>
 80056b6:	4602      	mov	r2, r0
 80056b8:	4b0b      	ldr	r3, [pc, #44]	@ (80056e8 <HAL_RCC_ClockConfig+0x1bc>)
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	091b      	lsrs	r3, r3, #4
 80056be:	f003 030f 	and.w	r3, r3, #15
 80056c2:	490a      	ldr	r1, [pc, #40]	@ (80056ec <HAL_RCC_ClockConfig+0x1c0>)
 80056c4:	5ccb      	ldrb	r3, [r1, r3]
 80056c6:	fa22 f303 	lsr.w	r3, r2, r3
 80056ca:	4a09      	ldr	r2, [pc, #36]	@ (80056f0 <HAL_RCC_ClockConfig+0x1c4>)
 80056cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80056ce:	4b09      	ldr	r3, [pc, #36]	@ (80056f4 <HAL_RCC_ClockConfig+0x1c8>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fc fb3e 	bl	8001d54 <HAL_InitTick>

  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	40023c00 	.word	0x40023c00
 80056e8:	40023800 	.word	0x40023800
 80056ec:	0801a7c0 	.word	0x0801a7c0
 80056f0:	20000000 	.word	0x20000000
 80056f4:	20000004 	.word	0x20000004

080056f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80056f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80056fc:	b090      	sub	sp, #64	@ 0x40
 80056fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005700:	2300      	movs	r3, #0
 8005702:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005704:	2300      	movs	r3, #0
 8005706:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005708:	2300      	movs	r3, #0
 800570a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800570c:	2300      	movs	r3, #0
 800570e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005710:	4b59      	ldr	r3, [pc, #356]	@ (8005878 <HAL_RCC_GetSysClockFreq+0x180>)
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f003 030c 	and.w	r3, r3, #12
 8005718:	2b08      	cmp	r3, #8
 800571a:	d00d      	beq.n	8005738 <HAL_RCC_GetSysClockFreq+0x40>
 800571c:	2b08      	cmp	r3, #8
 800571e:	f200 80a1 	bhi.w	8005864 <HAL_RCC_GetSysClockFreq+0x16c>
 8005722:	2b00      	cmp	r3, #0
 8005724:	d002      	beq.n	800572c <HAL_RCC_GetSysClockFreq+0x34>
 8005726:	2b04      	cmp	r3, #4
 8005728:	d003      	beq.n	8005732 <HAL_RCC_GetSysClockFreq+0x3a>
 800572a:	e09b      	b.n	8005864 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800572c:	4b53      	ldr	r3, [pc, #332]	@ (800587c <HAL_RCC_GetSysClockFreq+0x184>)
 800572e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005730:	e09b      	b.n	800586a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005732:	4b53      	ldr	r3, [pc, #332]	@ (8005880 <HAL_RCC_GetSysClockFreq+0x188>)
 8005734:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005736:	e098      	b.n	800586a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005738:	4b4f      	ldr	r3, [pc, #316]	@ (8005878 <HAL_RCC_GetSysClockFreq+0x180>)
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005740:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005742:	4b4d      	ldr	r3, [pc, #308]	@ (8005878 <HAL_RCC_GetSysClockFreq+0x180>)
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d028      	beq.n	80057a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800574e:	4b4a      	ldr	r3, [pc, #296]	@ (8005878 <HAL_RCC_GetSysClockFreq+0x180>)
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	099b      	lsrs	r3, r3, #6
 8005754:	2200      	movs	r2, #0
 8005756:	623b      	str	r3, [r7, #32]
 8005758:	627a      	str	r2, [r7, #36]	@ 0x24
 800575a:	6a3b      	ldr	r3, [r7, #32]
 800575c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005760:	2100      	movs	r1, #0
 8005762:	4b47      	ldr	r3, [pc, #284]	@ (8005880 <HAL_RCC_GetSysClockFreq+0x188>)
 8005764:	fb03 f201 	mul.w	r2, r3, r1
 8005768:	2300      	movs	r3, #0
 800576a:	fb00 f303 	mul.w	r3, r0, r3
 800576e:	4413      	add	r3, r2
 8005770:	4a43      	ldr	r2, [pc, #268]	@ (8005880 <HAL_RCC_GetSysClockFreq+0x188>)
 8005772:	fba0 1202 	umull	r1, r2, r0, r2
 8005776:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005778:	460a      	mov	r2, r1
 800577a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800577c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800577e:	4413      	add	r3, r2
 8005780:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005784:	2200      	movs	r2, #0
 8005786:	61bb      	str	r3, [r7, #24]
 8005788:	61fa      	str	r2, [r7, #28]
 800578a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800578e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005792:	f7fa fd7d 	bl	8000290 <__aeabi_uldivmod>
 8005796:	4602      	mov	r2, r0
 8005798:	460b      	mov	r3, r1
 800579a:	4613      	mov	r3, r2
 800579c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800579e:	e053      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057a0:	4b35      	ldr	r3, [pc, #212]	@ (8005878 <HAL_RCC_GetSysClockFreq+0x180>)
 80057a2:	685b      	ldr	r3, [r3, #4]
 80057a4:	099b      	lsrs	r3, r3, #6
 80057a6:	2200      	movs	r2, #0
 80057a8:	613b      	str	r3, [r7, #16]
 80057aa:	617a      	str	r2, [r7, #20]
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80057b2:	f04f 0b00 	mov.w	fp, #0
 80057b6:	4652      	mov	r2, sl
 80057b8:	465b      	mov	r3, fp
 80057ba:	f04f 0000 	mov.w	r0, #0
 80057be:	f04f 0100 	mov.w	r1, #0
 80057c2:	0159      	lsls	r1, r3, #5
 80057c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80057c8:	0150      	lsls	r0, r2, #5
 80057ca:	4602      	mov	r2, r0
 80057cc:	460b      	mov	r3, r1
 80057ce:	ebb2 080a 	subs.w	r8, r2, sl
 80057d2:	eb63 090b 	sbc.w	r9, r3, fp
 80057d6:	f04f 0200 	mov.w	r2, #0
 80057da:	f04f 0300 	mov.w	r3, #0
 80057de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80057e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80057e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80057ea:	ebb2 0408 	subs.w	r4, r2, r8
 80057ee:	eb63 0509 	sbc.w	r5, r3, r9
 80057f2:	f04f 0200 	mov.w	r2, #0
 80057f6:	f04f 0300 	mov.w	r3, #0
 80057fa:	00eb      	lsls	r3, r5, #3
 80057fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005800:	00e2      	lsls	r2, r4, #3
 8005802:	4614      	mov	r4, r2
 8005804:	461d      	mov	r5, r3
 8005806:	eb14 030a 	adds.w	r3, r4, sl
 800580a:	603b      	str	r3, [r7, #0]
 800580c:	eb45 030b 	adc.w	r3, r5, fp
 8005810:	607b      	str	r3, [r7, #4]
 8005812:	f04f 0200 	mov.w	r2, #0
 8005816:	f04f 0300 	mov.w	r3, #0
 800581a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800581e:	4629      	mov	r1, r5
 8005820:	028b      	lsls	r3, r1, #10
 8005822:	4621      	mov	r1, r4
 8005824:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005828:	4621      	mov	r1, r4
 800582a:	028a      	lsls	r2, r1, #10
 800582c:	4610      	mov	r0, r2
 800582e:	4619      	mov	r1, r3
 8005830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005832:	2200      	movs	r2, #0
 8005834:	60bb      	str	r3, [r7, #8]
 8005836:	60fa      	str	r2, [r7, #12]
 8005838:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800583c:	f7fa fd28 	bl	8000290 <__aeabi_uldivmod>
 8005840:	4602      	mov	r2, r0
 8005842:	460b      	mov	r3, r1
 8005844:	4613      	mov	r3, r2
 8005846:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005848:	4b0b      	ldr	r3, [pc, #44]	@ (8005878 <HAL_RCC_GetSysClockFreq+0x180>)
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	0c1b      	lsrs	r3, r3, #16
 800584e:	f003 0303 	and.w	r3, r3, #3
 8005852:	3301      	adds	r3, #1
 8005854:	005b      	lsls	r3, r3, #1
 8005856:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005858:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800585a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800585c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005860:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005862:	e002      	b.n	800586a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005864:	4b05      	ldr	r3, [pc, #20]	@ (800587c <HAL_RCC_GetSysClockFreq+0x184>)
 8005866:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005868:	bf00      	nop
    }
  }
  return sysclockfreq;
 800586a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800586c:	4618      	mov	r0, r3
 800586e:	3740      	adds	r7, #64	@ 0x40
 8005870:	46bd      	mov	sp, r7
 8005872:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005876:	bf00      	nop
 8005878:	40023800 	.word	0x40023800
 800587c:	00f42400 	.word	0x00f42400
 8005880:	017d7840 	.word	0x017d7840

08005884 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005884:	b480      	push	{r7}
 8005886:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005888:	4b03      	ldr	r3, [pc, #12]	@ (8005898 <HAL_RCC_GetHCLKFreq+0x14>)
 800588a:	681b      	ldr	r3, [r3, #0]
}
 800588c:	4618      	mov	r0, r3
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	20000000 	.word	0x20000000

0800589c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80058a0:	f7ff fff0 	bl	8005884 <HAL_RCC_GetHCLKFreq>
 80058a4:	4602      	mov	r2, r0
 80058a6:	4b05      	ldr	r3, [pc, #20]	@ (80058bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	0a9b      	lsrs	r3, r3, #10
 80058ac:	f003 0307 	and.w	r3, r3, #7
 80058b0:	4903      	ldr	r1, [pc, #12]	@ (80058c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80058b2:	5ccb      	ldrb	r3, [r1, r3]
 80058b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	bd80      	pop	{r7, pc}
 80058bc:	40023800 	.word	0x40023800
 80058c0:	0801a7d0 	.word	0x0801a7d0

080058c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80058c8:	f7ff ffdc 	bl	8005884 <HAL_RCC_GetHCLKFreq>
 80058cc:	4602      	mov	r2, r0
 80058ce:	4b05      	ldr	r3, [pc, #20]	@ (80058e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	0b5b      	lsrs	r3, r3, #13
 80058d4:	f003 0307 	and.w	r3, r3, #7
 80058d8:	4903      	ldr	r1, [pc, #12]	@ (80058e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80058da:	5ccb      	ldrb	r3, [r1, r3]
 80058dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	40023800 	.word	0x40023800
 80058e8:	0801a7d0 	.word	0x0801a7d0

080058ec <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80058f4:	2300      	movs	r3, #0
 80058f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80058f8:	2300      	movs	r3, #0
 80058fa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0301 	and.w	r3, r3, #1
 8005904:	2b00      	cmp	r3, #0
 8005906:	d105      	bne.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005910:	2b00      	cmp	r3, #0
 8005912:	d038      	beq.n	8005986 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005914:	4b68      	ldr	r3, [pc, #416]	@ (8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005916:	2200      	movs	r2, #0
 8005918:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800591a:	f7fc fa5f 	bl	8001ddc <HAL_GetTick>
 800591e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005920:	e008      	b.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005922:	f7fc fa5b 	bl	8001ddc <HAL_GetTick>
 8005926:	4602      	mov	r2, r0
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	2b02      	cmp	r3, #2
 800592e:	d901      	bls.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e0bd      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005934:	4b61      	ldr	r3, [pc, #388]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1f0      	bne.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685a      	ldr	r2, [r3, #4]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	019b      	lsls	r3, r3, #6
 800594a:	431a      	orrs	r2, r3
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	071b      	lsls	r3, r3, #28
 8005952:	495a      	ldr	r1, [pc, #360]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005954:	4313      	orrs	r3, r2
 8005956:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800595a:	4b57      	ldr	r3, [pc, #348]	@ (8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800595c:	2201      	movs	r2, #1
 800595e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005960:	f7fc fa3c 	bl	8001ddc <HAL_GetTick>
 8005964:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005966:	e008      	b.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005968:	f7fc fa38 	bl	8001ddc <HAL_GetTick>
 800596c:	4602      	mov	r2, r0
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	2b02      	cmp	r3, #2
 8005974:	d901      	bls.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e09a      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800597a:	4b50      	ldr	r3, [pc, #320]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d0f0      	beq.n	8005968 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 0302 	and.w	r3, r3, #2
 800598e:	2b00      	cmp	r3, #0
 8005990:	f000 8083 	beq.w	8005a9a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005994:	2300      	movs	r3, #0
 8005996:	60fb      	str	r3, [r7, #12]
 8005998:	4b48      	ldr	r3, [pc, #288]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800599a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800599c:	4a47      	ldr	r2, [pc, #284]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800599e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80059a4:	4b45      	ldr	r3, [pc, #276]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059ac:	60fb      	str	r3, [r7, #12]
 80059ae:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80059b0:	4b43      	ldr	r3, [pc, #268]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4a42      	ldr	r2, [pc, #264]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80059b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059ba:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80059bc:	f7fc fa0e 	bl	8001ddc <HAL_GetTick>
 80059c0:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80059c2:	e008      	b.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059c4:	f7fc fa0a 	bl	8001ddc <HAL_GetTick>
 80059c8:	4602      	mov	r2, r0
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	1ad3      	subs	r3, r2, r3
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d901      	bls.n	80059d6 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 80059d2:	2303      	movs	r3, #3
 80059d4:	e06c      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80059d6:	4b3a      	ldr	r3, [pc, #232]	@ (8005ac0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d0f0      	beq.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80059e2:	4b36      	ldr	r3, [pc, #216]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80059e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059ea:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80059ec:	693b      	ldr	r3, [r7, #16]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d02f      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x166>
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	691b      	ldr	r3, [r3, #16]
 80059f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059fa:	693a      	ldr	r2, [r7, #16]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d028      	beq.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a00:	4b2e      	ldr	r3, [pc, #184]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a08:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005a0a:	4b2e      	ldr	r3, [pc, #184]	@ (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005a10:	4b2c      	ldr	r3, [pc, #176]	@ (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005a12:	2200      	movs	r2, #0
 8005a14:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005a16:	4a29      	ldr	r2, [pc, #164]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005a1c:	4b27      	ldr	r3, [pc, #156]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a20:	f003 0301 	and.w	r3, r3, #1
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d114      	bne.n	8005a52 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005a28:	f7fc f9d8 	bl	8001ddc <HAL_GetTick>
 8005a2c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a2e:	e00a      	b.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a30:	f7fc f9d4 	bl	8001ddc <HAL_GetTick>
 8005a34:	4602      	mov	r2, r0
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	1ad3      	subs	r3, r2, r3
 8005a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e034      	b.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a46:	4b1d      	ldr	r3, [pc, #116]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a4a:	f003 0302 	and.w	r3, r3, #2
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d0ee      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a5e:	d10d      	bne.n	8005a7c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005a60:	4b16      	ldr	r3, [pc, #88]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	691b      	ldr	r3, [r3, #16]
 8005a6c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005a70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a74:	4911      	ldr	r1, [pc, #68]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a76:	4313      	orrs	r3, r2
 8005a78:	608b      	str	r3, [r1, #8]
 8005a7a:	e005      	b.n	8005a88 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	4a0e      	ldr	r2, [pc, #56]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a82:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005a86:	6093      	str	r3, [r2, #8]
 8005a88:	4b0c      	ldr	r3, [pc, #48]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a8a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	691b      	ldr	r3, [r3, #16]
 8005a90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a94:	4909      	ldr	r1, [pc, #36]	@ (8005abc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005a96:	4313      	orrs	r3, r2
 8005a98:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f003 0308 	and.w	r3, r3, #8
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d003      	beq.n	8005aae <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	7d1a      	ldrb	r2, [r3, #20]
 8005aaa:	4b07      	ldr	r3, [pc, #28]	@ (8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005aac:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3718      	adds	r7, #24
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	42470068 	.word	0x42470068
 8005abc:	40023800 	.word	0x40023800
 8005ac0:	40007000 	.word	0x40007000
 8005ac4:	42470e40 	.word	0x42470e40
 8005ac8:	424711e0 	.word	0x424711e0

08005acc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b087      	sub	sp, #28
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005adc:	2300      	movs	r3, #0
 8005ade:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d141      	bne.n	8005b6e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005aea:	4b25      	ldr	r3, [pc, #148]	@ (8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005af2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d006      	beq.n	8005b08 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005b00:	d131      	bne.n	8005b66 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005b02:	4b20      	ldr	r3, [pc, #128]	@ (8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005b04:	617b      	str	r3, [r7, #20]
          break;
 8005b06:	e031      	b.n	8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005b08:	4b1d      	ldr	r3, [pc, #116]	@ (8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b10:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b14:	d109      	bne.n	8005b2a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005b16:	4b1a      	ldr	r3, [pc, #104]	@ (8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005b18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b20:	4a19      	ldr	r2, [pc, #100]	@ (8005b88 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b26:	613b      	str	r3, [r7, #16]
 8005b28:	e008      	b.n	8005b3c <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8005b2a:	4b15      	ldr	r3, [pc, #84]	@ (8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005b2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b30:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005b34:	4a15      	ldr	r2, [pc, #84]	@ (8005b8c <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8005b36:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b3a:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005b3c:	4b10      	ldr	r3, [pc, #64]	@ (8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005b3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b42:	099b      	lsrs	r3, r3, #6
 8005b44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	fb02 f303 	mul.w	r3, r2, r3
 8005b4e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005b50:	4b0b      	ldr	r3, [pc, #44]	@ (8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005b52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b56:	0f1b      	lsrs	r3, r3, #28
 8005b58:	f003 0307 	and.w	r3, r3, #7
 8005b5c:	68ba      	ldr	r2, [r7, #8]
 8005b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b62:	617b      	str	r3, [r7, #20]
          break;
 8005b64:	e002      	b.n	8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8005b66:	2300      	movs	r3, #0
 8005b68:	617b      	str	r3, [r7, #20]
          break;
 8005b6a:	bf00      	nop
        }
      }
      break;
 8005b6c:	e000      	b.n	8005b70 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 8005b6e:	bf00      	nop
    }
  }
  return frequency;
 8005b70:	697b      	ldr	r3, [r7, #20]
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	371c      	adds	r7, #28
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	40023800 	.word	0x40023800
 8005b84:	00bb8000 	.word	0x00bb8000
 8005b88:	017d7840 	.word	0x017d7840
 8005b8c:	00f42400 	.word	0x00f42400

08005b90 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d101      	bne.n	8005ba2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e073      	b.n	8005c8a <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	7f5b      	ldrb	r3, [r3, #29]
 8005ba6:	b2db      	uxtb	r3, r3
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d105      	bne.n	8005bb8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f7fb fbfc 	bl	80013b0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2202      	movs	r2, #2
 8005bbc:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	f003 0310 	and.w	r3, r3, #16
 8005bc8:	2b10      	cmp	r3, #16
 8005bca:	d055      	beq.n	8005c78 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	22ca      	movs	r2, #202	@ 0xca
 8005bd2:	625a      	str	r2, [r3, #36]	@ 0x24
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2253      	movs	r2, #83	@ 0x53
 8005bda:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f000 fa49 	bl	8006074 <RTC_EnterInitMode>
 8005be2:	4603      	mov	r3, r0
 8005be4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005be6:	7bfb      	ldrb	r3, [r7, #15]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d12c      	bne.n	8005c46 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	687a      	ldr	r2, [r7, #4]
 8005bf4:	6812      	ldr	r2, [r2, #0]
 8005bf6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005bfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005bfe:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	6899      	ldr	r1, [r3, #8]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	431a      	orrs	r2, r3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	695b      	ldr	r3, [r3, #20]
 8005c14:	431a      	orrs	r2, r3
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	430a      	orrs	r2, r1
 8005c1c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	68d2      	ldr	r2, [r2, #12]
 8005c26:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	6919      	ldr	r1, [r3, #16]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	041a      	lsls	r2, r3, #16
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	430a      	orrs	r2, r1
 8005c3a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 fa50 	bl	80060e2 <RTC_ExitInitMode>
 8005c42:	4603      	mov	r3, r0
 8005c44:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005c46:	7bfb      	ldrb	r3, [r7, #15]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d110      	bne.n	8005c6e <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005c5a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	699a      	ldr	r2, [r3, #24]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	430a      	orrs	r2, r1
 8005c6c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	22ff      	movs	r2, #255	@ 0xff
 8005c74:	625a      	str	r2, [r3, #36]	@ 0x24
 8005c76:	e001      	b.n	8005c7c <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8005c78:	2300      	movs	r3, #0
 8005c7a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005c7c:	7bfb      	ldrb	r3, [r7, #15]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d102      	bne.n	8005c88 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2201      	movs	r2, #1
 8005c86:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8005c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}

08005c92 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005c92:	b590      	push	{r4, r7, lr}
 8005c94:	b087      	sub	sp, #28
 8005c96:	af00      	add	r7, sp, #0
 8005c98:	60f8      	str	r0, [r7, #12]
 8005c9a:	60b9      	str	r1, [r7, #8]
 8005c9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	7f1b      	ldrb	r3, [r3, #28]
 8005ca6:	2b01      	cmp	r3, #1
 8005ca8:	d101      	bne.n	8005cae <HAL_RTC_SetTime+0x1c>
 8005caa:	2302      	movs	r3, #2
 8005cac:	e087      	b.n	8005dbe <HAL_RTC_SetTime+0x12c>
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2202      	movs	r2, #2
 8005cb8:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d126      	bne.n	8005d0e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d102      	bne.n	8005cd4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	781b      	ldrb	r3, [r3, #0]
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f000 fa27 	bl	800612c <RTC_ByteToBcd2>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	785b      	ldrb	r3, [r3, #1]
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f000 fa20 	bl	800612c <RTC_ByteToBcd2>
 8005cec:	4603      	mov	r3, r0
 8005cee:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005cf0:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005cf2:	68bb      	ldr	r3, [r7, #8]
 8005cf4:	789b      	ldrb	r3, [r3, #2]
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f000 fa18 	bl	800612c <RTC_ByteToBcd2>
 8005cfc:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005cfe:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	78db      	ldrb	r3, [r3, #3]
 8005d06:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	617b      	str	r3, [r7, #20]
 8005d0c:	e018      	b.n	8005d40 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d102      	bne.n	8005d22 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005d1c:	68bb      	ldr	r3, [r7, #8]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	785b      	ldrb	r3, [r3, #1]
 8005d2c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005d2e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005d30:	68ba      	ldr	r2, [r7, #8]
 8005d32:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005d34:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	78db      	ldrb	r3, [r3, #3]
 8005d3a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	22ca      	movs	r2, #202	@ 0xca
 8005d46:	625a      	str	r2, [r3, #36]	@ 0x24
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2253      	movs	r2, #83	@ 0x53
 8005d4e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005d50:	68f8      	ldr	r0, [r7, #12]
 8005d52:	f000 f98f 	bl	8006074 <RTC_EnterInitMode>
 8005d56:	4603      	mov	r3, r0
 8005d58:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005d5a:	7cfb      	ldrb	r3, [r7, #19]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d120      	bne.n	8005da2 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681a      	ldr	r2, [r3, #0]
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005d6a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005d6e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689a      	ldr	r2, [r3, #8]
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005d7e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	6899      	ldr	r1, [r3, #8]
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	68da      	ldr	r2, [r3, #12]
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	431a      	orrs	r2, r3
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	430a      	orrs	r2, r1
 8005d96:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005d98:	68f8      	ldr	r0, [r7, #12]
 8005d9a:	f000 f9a2 	bl	80060e2 <RTC_ExitInitMode>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005da2:	7cfb      	ldrb	r3, [r7, #19]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d102      	bne.n	8005dae <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	2201      	movs	r2, #1
 8005dac:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	22ff      	movs	r2, #255	@ 0xff
 8005db4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2200      	movs	r2, #0
 8005dba:	771a      	strb	r2, [r3, #28]

  return status;
 8005dbc:	7cfb      	ldrb	r3, [r7, #19]
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	371c      	adds	r7, #28
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd90      	pop	{r4, r7, pc}

08005dc6 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005dc6:	b580      	push	{r7, lr}
 8005dc8:	b086      	sub	sp, #24
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	60f8      	str	r0, [r7, #12]
 8005dce:	60b9      	str	r1, [r7, #8]
 8005dd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005df8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005dfc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	0c1b      	lsrs	r3, r3, #16
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e08:	b2da      	uxtb	r2, r3
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	0a1b      	lsrs	r3, r3, #8
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e18:	b2da      	uxtb	r2, r3
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e26:	b2da      	uxtb	r2, r3
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	0d9b      	lsrs	r3, r3, #22
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	b2da      	uxtb	r2, r3
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d11a      	bne.n	8005e78 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	4618      	mov	r0, r3
 8005e48:	f000 f98e 	bl	8006168 <RTC_Bcd2ToByte>
 8005e4c:	4603      	mov	r3, r0
 8005e4e:	461a      	mov	r2, r3
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	785b      	ldrb	r3, [r3, #1]
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f000 f985 	bl	8006168 <RTC_Bcd2ToByte>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	461a      	mov	r2, r3
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	789b      	ldrb	r3, [r3, #2]
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	f000 f97c 	bl	8006168 <RTC_Bcd2ToByte>
 8005e70:	4603      	mov	r3, r0
 8005e72:	461a      	mov	r2, r3
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3718      	adds	r7, #24
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}

08005e82 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005e82:	b590      	push	{r4, r7, lr}
 8005e84:	b087      	sub	sp, #28
 8005e86:	af00      	add	r7, sp, #0
 8005e88:	60f8      	str	r0, [r7, #12]
 8005e8a:	60b9      	str	r1, [r7, #8]
 8005e8c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	7f1b      	ldrb	r3, [r3, #28]
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d101      	bne.n	8005e9e <HAL_RTC_SetDate+0x1c>
 8005e9a:	2302      	movs	r3, #2
 8005e9c:	e071      	b.n	8005f82 <HAL_RTC_SetDate+0x100>
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2201      	movs	r2, #1
 8005ea2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2202      	movs	r2, #2
 8005ea8:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d10e      	bne.n	8005ece <HAL_RTC_SetDate+0x4c>
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	785b      	ldrb	r3, [r3, #1]
 8005eb4:	f003 0310 	and.w	r3, r3, #16
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d008      	beq.n	8005ece <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	785b      	ldrb	r3, [r3, #1]
 8005ec0:	f023 0310 	bic.w	r3, r3, #16
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	330a      	adds	r3, #10
 8005ec8:	b2da      	uxtb	r2, r3
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d11c      	bne.n	8005f0e <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	78db      	ldrb	r3, [r3, #3]
 8005ed8:	4618      	mov	r0, r3
 8005eda:	f000 f927 	bl	800612c <RTC_ByteToBcd2>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	785b      	ldrb	r3, [r3, #1]
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f000 f920 	bl	800612c <RTC_ByteToBcd2>
 8005eec:	4603      	mov	r3, r0
 8005eee:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005ef0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	789b      	ldrb	r3, [r3, #2]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 f918 	bl	800612c <RTC_ByteToBcd2>
 8005efc:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005efe:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	617b      	str	r3, [r7, #20]
 8005f0c:	e00e      	b.n	8005f2c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	78db      	ldrb	r3, [r3, #3]
 8005f12:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	785b      	ldrb	r3, [r3, #1]
 8005f18:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005f1a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8005f1c:	68ba      	ldr	r2, [r7, #8]
 8005f1e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005f20:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	781b      	ldrb	r3, [r3, #0]
 8005f26:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	22ca      	movs	r2, #202	@ 0xca
 8005f32:	625a      	str	r2, [r3, #36]	@ 0x24
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2253      	movs	r2, #83	@ 0x53
 8005f3a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f000 f899 	bl	8006074 <RTC_EnterInitMode>
 8005f42:	4603      	mov	r3, r0
 8005f44:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005f46:	7cfb      	ldrb	r3, [r7, #19]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d10c      	bne.n	8005f66 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005f56:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005f5a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005f5c:	68f8      	ldr	r0, [r7, #12]
 8005f5e:	f000 f8c0 	bl	80060e2 <RTC_ExitInitMode>
 8005f62:	4603      	mov	r3, r0
 8005f64:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8005f66:	7cfb      	ldrb	r3, [r7, #19]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d102      	bne.n	8005f72 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	22ff      	movs	r2, #255	@ 0xff
 8005f78:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	771a      	strb	r2, [r3, #28]

  return status;
 8005f80:	7cfb      	ldrb	r3, [r7, #19]
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	371c      	adds	r7, #28
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd90      	pop	{r4, r7, pc}

08005f8a <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005f8a:	b580      	push	{r7, lr}
 8005f8c:	b086      	sub	sp, #24
 8005f8e:	af00      	add	r7, sp, #0
 8005f90:	60f8      	str	r0, [r7, #12]
 8005f92:	60b9      	str	r1, [r7, #8]
 8005f94:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005f96:	2300      	movs	r3, #0
 8005f98:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005fa4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005fa8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	0c1b      	lsrs	r3, r3, #16
 8005fae:	b2da      	uxtb	r2, r3
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	0a1b      	lsrs	r3, r3, #8
 8005fb8:	b2db      	uxtb	r3, r3
 8005fba:	f003 031f 	and.w	r3, r3, #31
 8005fbe:	b2da      	uxtb	r2, r3
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005fcc:	b2da      	uxtb	r2, r3
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005fd2:	697b      	ldr	r3, [r7, #20]
 8005fd4:	0b5b      	lsrs	r3, r3, #13
 8005fd6:	b2db      	uxtb	r3, r3
 8005fd8:	f003 0307 	and.w	r3, r3, #7
 8005fdc:	b2da      	uxtb	r2, r3
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d11a      	bne.n	800601e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	78db      	ldrb	r3, [r3, #3]
 8005fec:	4618      	mov	r0, r3
 8005fee:	f000 f8bb 	bl	8006168 <RTC_Bcd2ToByte>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	461a      	mov	r2, r3
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	785b      	ldrb	r3, [r3, #1]
 8005ffe:	4618      	mov	r0, r3
 8006000:	f000 f8b2 	bl	8006168 <RTC_Bcd2ToByte>
 8006004:	4603      	mov	r3, r0
 8006006:	461a      	mov	r2, r3
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	789b      	ldrb	r3, [r3, #2]
 8006010:	4618      	mov	r0, r3
 8006012:	f000 f8a9 	bl	8006168 <RTC_Bcd2ToByte>
 8006016:	4603      	mov	r3, r0
 8006018:	461a      	mov	r2, r3
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800601e:	2300      	movs	r3, #0
}
 8006020:	4618      	mov	r0, r3
 8006022:	3718      	adds	r7, #24
 8006024:	46bd      	mov	sp, r7
 8006026:	bd80      	pop	{r7, pc}

08006028 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006030:	2300      	movs	r3, #0
 8006032:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a0d      	ldr	r2, [pc, #52]	@ (8006070 <HAL_RTC_WaitForSynchro+0x48>)
 800603a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800603c:	f7fb fece 	bl	8001ddc <HAL_GetTick>
 8006040:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006042:	e009      	b.n	8006058 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006044:	f7fb feca 	bl	8001ddc <HAL_GetTick>
 8006048:	4602      	mov	r2, r0
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	1ad3      	subs	r3, r2, r3
 800604e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006052:	d901      	bls.n	8006058 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006054:	2303      	movs	r3, #3
 8006056:	e007      	b.n	8006068 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68db      	ldr	r3, [r3, #12]
 800605e:	f003 0320 	and.w	r3, r3, #32
 8006062:	2b00      	cmp	r3, #0
 8006064:	d0ee      	beq.n	8006044 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3710      	adds	r7, #16
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}
 8006070:	00013f5f 	.word	0x00013f5f

08006074 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800607c:	2300      	movs	r3, #0
 800607e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006080:	2300      	movs	r3, #0
 8006082:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	68db      	ldr	r3, [r3, #12]
 800608a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800608e:	2b00      	cmp	r3, #0
 8006090:	d122      	bne.n	80060d8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	68da      	ldr	r2, [r3, #12]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80060a0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80060a2:	f7fb fe9b 	bl	8001ddc <HAL_GetTick>
 80060a6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80060a8:	e00c      	b.n	80060c4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80060aa:	f7fb fe97 	bl	8001ddc <HAL_GetTick>
 80060ae:	4602      	mov	r2, r0
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	1ad3      	subs	r3, r2, r3
 80060b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80060b8:	d904      	bls.n	80060c4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2204      	movs	r2, #4
 80060be:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68db      	ldr	r3, [r3, #12]
 80060ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d102      	bne.n	80060d8 <RTC_EnterInitMode+0x64>
 80060d2:	7bfb      	ldrb	r3, [r7, #15]
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d1e8      	bne.n	80060aa <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80060d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3710      	adds	r7, #16
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}

080060e2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80060e2:	b580      	push	{r7, lr}
 80060e4:	b084      	sub	sp, #16
 80060e6:	af00      	add	r7, sp, #0
 80060e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060ea:	2300      	movs	r3, #0
 80060ec:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68da      	ldr	r2, [r3, #12]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80060fc:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	689b      	ldr	r3, [r3, #8]
 8006104:	f003 0320 	and.w	r3, r3, #32
 8006108:	2b00      	cmp	r3, #0
 800610a:	d10a      	bne.n	8006122 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f7ff ff8b 	bl	8006028 <HAL_RTC_WaitForSynchro>
 8006112:	4603      	mov	r3, r0
 8006114:	2b00      	cmp	r3, #0
 8006116:	d004      	beq.n	8006122 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2204      	movs	r2, #4
 800611c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006122:	7bfb      	ldrb	r3, [r7, #15]
}
 8006124:	4618      	mov	r0, r3
 8006126:	3710      	adds	r7, #16
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}

0800612c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800612c:	b480      	push	{r7}
 800612e:	b085      	sub	sp, #20
 8006130:	af00      	add	r7, sp, #0
 8006132:	4603      	mov	r3, r0
 8006134:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006136:	2300      	movs	r3, #0
 8006138:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800613a:	e005      	b.n	8006148 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	3301      	adds	r3, #1
 8006140:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8006142:	79fb      	ldrb	r3, [r7, #7]
 8006144:	3b0a      	subs	r3, #10
 8006146:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006148:	79fb      	ldrb	r3, [r7, #7]
 800614a:	2b09      	cmp	r3, #9
 800614c:	d8f6      	bhi.n	800613c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	b2db      	uxtb	r3, r3
 8006152:	011b      	lsls	r3, r3, #4
 8006154:	b2da      	uxtb	r2, r3
 8006156:	79fb      	ldrb	r3, [r7, #7]
 8006158:	4313      	orrs	r3, r2
 800615a:	b2db      	uxtb	r3, r3
}
 800615c:	4618      	mov	r0, r3
 800615e:	3714      	adds	r7, #20
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006168:	b480      	push	{r7}
 800616a:	b085      	sub	sp, #20
 800616c:	af00      	add	r7, sp, #0
 800616e:	4603      	mov	r3, r0
 8006170:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8006172:	2300      	movs	r3, #0
 8006174:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8006176:	79fb      	ldrb	r3, [r7, #7]
 8006178:	091b      	lsrs	r3, r3, #4
 800617a:	b2db      	uxtb	r3, r3
 800617c:	461a      	mov	r2, r3
 800617e:	4613      	mov	r3, r2
 8006180:	009b      	lsls	r3, r3, #2
 8006182:	4413      	add	r3, r2
 8006184:	005b      	lsls	r3, r3, #1
 8006186:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	b2da      	uxtb	r2, r3
 800618c:	79fb      	ldrb	r3, [r7, #7]
 800618e:	f003 030f 	and.w	r3, r3, #15
 8006192:	b2db      	uxtb	r3, r3
 8006194:	4413      	add	r3, r2
 8006196:	b2db      	uxtb	r3, r3
}
 8006198:	4618      	mov	r0, r3
 800619a:	3714      	adds	r7, #20
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr

080061a4 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80061a4:	b480      	push	{r7}
 80061a6:	b087      	sub	sp, #28
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80061b0:	2300      	movs	r3, #0
 80061b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	3350      	adds	r3, #80	@ 0x50
 80061ba:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	697a      	ldr	r2, [r7, #20]
 80061c2:	4413      	add	r3, r2
 80061c4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	687a      	ldr	r2, [r7, #4]
 80061ca:	601a      	str	r2, [r3, #0]
}
 80061cc:	bf00      	nop
 80061ce:	371c      	adds	r7, #28
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b082      	sub	sp, #8
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d101      	bne.n	80061ea <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80061e6:	2301      	movs	r3, #1
 80061e8:	e022      	b.n	8006230 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d105      	bne.n	8006202 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	f7fb f925 	bl	800144c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2203      	movs	r2, #3
 8006206:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 f814 	bl	8006238 <HAL_SD_InitCard>
 8006210:	4603      	mov	r3, r0
 8006212:	2b00      	cmp	r3, #0
 8006214:	d001      	beq.n	800621a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	e00a      	b.n	8006230 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2200      	movs	r2, #0
 8006224:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2201      	movs	r2, #1
 800622a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800622e:	2300      	movs	r3, #0
}
 8006230:	4618      	mov	r0, r3
 8006232:	3708      	adds	r7, #8
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006238:	b5b0      	push	{r4, r5, r7, lr}
 800623a:	b08e      	sub	sp, #56	@ 0x38
 800623c:	af04      	add	r7, sp, #16
 800623e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006240:	2300      	movs	r3, #0
 8006242:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006244:	2300      	movs	r3, #0
 8006246:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006248:	2300      	movs	r3, #0
 800624a:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800624c:	2300      	movs	r3, #0
 800624e:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006250:	2300      	movs	r3, #0
 8006252:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006254:	2376      	movs	r3, #118	@ 0x76
 8006256:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681d      	ldr	r5, [r3, #0]
 800625c:	466c      	mov	r4, sp
 800625e:	f107 0318 	add.w	r3, r7, #24
 8006262:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006266:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800626a:	f107 030c 	add.w	r3, r7, #12
 800626e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006270:	4628      	mov	r0, r5
 8006272:	f002 ff8f 	bl	8009194 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006276:	4b2a      	ldr	r3, [pc, #168]	@ (8006320 <HAL_SD_InitCard+0xe8>)
 8006278:	2200      	movs	r2, #0
 800627a:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4618      	mov	r0, r3
 8006282:	f002 ffd0 	bl	8009226 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006286:	4b26      	ldr	r3, [pc, #152]	@ (8006320 <HAL_SD_InitCard+0xe8>)
 8006288:	2201      	movs	r2, #1
 800628a:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800628c:	2002      	movs	r0, #2
 800628e:	f7fb fdb1 	bl	8001df4 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f001 fb7a 	bl	800798c <SD_PowerON>
 8006298:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800629a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800629c:	2b00      	cmp	r3, #0
 800629e:	d00b      	beq.n	80062b8 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ae:	431a      	orrs	r2, r3
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80062b4:	2301      	movs	r3, #1
 80062b6:	e02e      	b.n	8006316 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f001 fa99 	bl	80077f0 <SD_InitCard>
 80062be:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80062c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d00b      	beq.n	80062de <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2201      	movs	r2, #1
 80062ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d4:	431a      	orrs	r2, r3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	e01b      	b.n	8006316 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80062e6:	4618      	mov	r0, r3
 80062e8:	f003 f82f 	bl	800934a <SDMMC_CmdBlockLength>
 80062ec:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80062ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d00f      	beq.n	8006314 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a0a      	ldr	r2, [pc, #40]	@ (8006324 <HAL_SD_InitCard+0xec>)
 80062fa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006302:	431a      	orrs	r2, r3
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	e000      	b.n	8006316 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8006314:	2300      	movs	r3, #0
}
 8006316:	4618      	mov	r0, r3
 8006318:	3728      	adds	r7, #40	@ 0x28
 800631a:	46bd      	mov	sp, r7
 800631c:	bdb0      	pop	{r4, r5, r7, pc}
 800631e:	bf00      	nop
 8006320:	422580a0 	.word	0x422580a0
 8006324:	004005ff 	.word	0x004005ff

08006328 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b092      	sub	sp, #72	@ 0x48
 800632c:	af00      	add	r7, sp, #0
 800632e:	60f8      	str	r0, [r7, #12]
 8006330:	60b9      	str	r1, [r7, #8]
 8006332:	607a      	str	r2, [r7, #4]
 8006334:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006336:	f7fb fd51 	bl	8001ddc <HAL_GetTick>
 800633a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d107      	bne.n	800635a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800634e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e1c5      	b.n	80066e6 <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006360:	b2db      	uxtb	r3, r3
 8006362:	2b01      	cmp	r3, #1
 8006364:	f040 81b8 	bne.w	80066d8 <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800636e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	441a      	add	r2, r3
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006378:	429a      	cmp	r2, r3
 800637a:	d907      	bls.n	800638c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006380:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	e1ac      	b.n	80066e6 <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2203      	movs	r2, #3
 8006390:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2200      	movs	r2, #0
 800639a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d002      	beq.n	80063aa <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80063a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063a6:	025b      	lsls	r3, r3, #9
 80063a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80063aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80063ae:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	025b      	lsls	r3, r3, #9
 80063b4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80063b6:	2390      	movs	r3, #144	@ 0x90
 80063b8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80063ba:	2302      	movs	r3, #2
 80063bc:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80063be:	2300      	movs	r3, #0
 80063c0:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80063c2:	2301      	movs	r3, #1
 80063c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f107 0214 	add.w	r2, r7, #20
 80063ce:	4611      	mov	r1, r2
 80063d0:	4618      	mov	r0, r3
 80063d2:	f002 ff8e 	bl	80092f2 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d90a      	bls.n	80063f2 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2202      	movs	r2, #2
 80063e0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80063e8:	4618      	mov	r0, r3
 80063ea:	f002 fff2 	bl	80093d2 <SDMMC_CmdReadMultiBlock>
 80063ee:	6478      	str	r0, [r7, #68]	@ 0x44
 80063f0:	e009      	b.n	8006406 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	2201      	movs	r2, #1
 80063f6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80063fe:	4618      	mov	r0, r3
 8006400:	f002 ffc5 	bl	800938e <SDMMC_CmdReadSingleBlock>
 8006404:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006406:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006408:	2b00      	cmp	r3, #0
 800640a:	d012      	beq.n	8006432 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a7e      	ldr	r2, [pc, #504]	@ (800660c <HAL_SD_ReadBlocks+0x2e4>)
 8006412:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006418:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800641a:	431a      	orrs	r2, r3
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2201      	movs	r2, #1
 8006424:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2200      	movs	r2, #0
 800642c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
 8006430:	e159      	b.n	80066e6 <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8006432:	69bb      	ldr	r3, [r7, #24]
 8006434:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006436:	e061      	b.n	80064fc <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800643e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006442:	2b00      	cmp	r3, #0
 8006444:	d03c      	beq.n	80064c0 <HAL_SD_ReadBlocks+0x198>
 8006446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006448:	2b00      	cmp	r3, #0
 800644a:	d039      	beq.n	80064c0 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800644c:	2300      	movs	r3, #0
 800644e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006450:	e033      	b.n	80064ba <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4618      	mov	r0, r3
 8006458:	f002 fec7 	bl	80091ea <SDIO_ReadFIFO>
 800645c:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800645e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006460:	b2da      	uxtb	r2, r3
 8006462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006464:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006468:	3301      	adds	r3, #1
 800646a:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800646c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800646e:	3b01      	subs	r3, #1
 8006470:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006474:	0a1b      	lsrs	r3, r3, #8
 8006476:	b2da      	uxtb	r2, r3
 8006478:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800647a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800647c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800647e:	3301      	adds	r3, #1
 8006480:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006484:	3b01      	subs	r3, #1
 8006486:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800648a:	0c1b      	lsrs	r3, r3, #16
 800648c:	b2da      	uxtb	r2, r3
 800648e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006490:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8006492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006494:	3301      	adds	r3, #1
 8006496:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006498:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800649a:	3b01      	subs	r3, #1
 800649c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800649e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a0:	0e1b      	lsrs	r3, r3, #24
 80064a2:	b2da      	uxtb	r2, r3
 80064a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064a6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80064a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064aa:	3301      	adds	r3, #1
 80064ac:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80064ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064b0:	3b01      	subs	r3, #1
 80064b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 80064b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064b6:	3301      	adds	r3, #1
 80064b8:	643b      	str	r3, [r7, #64]	@ 0x40
 80064ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80064bc:	2b07      	cmp	r3, #7
 80064be:	d9c8      	bls.n	8006452 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80064c0:	f7fb fc8c 	bl	8001ddc <HAL_GetTick>
 80064c4:	4602      	mov	r2, r0
 80064c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d902      	bls.n	80064d6 <HAL_SD_ReadBlocks+0x1ae>
 80064d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d112      	bne.n	80064fc <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a4c      	ldr	r2, [pc, #304]	@ (800660c <HAL_SD_ReadBlocks+0x2e4>)
 80064dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064e2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2201      	movs	r2, #1
 80064ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2200      	movs	r2, #0
 80064f6:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e0f4      	b.n	80066e6 <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006502:	f240 332a 	movw	r3, #810	@ 0x32a
 8006506:	4013      	ands	r3, r2
 8006508:	2b00      	cmp	r3, #0
 800650a:	d095      	beq.n	8006438 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006512:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006516:	2b00      	cmp	r3, #0
 8006518:	d022      	beq.n	8006560 <HAL_SD_ReadBlocks+0x238>
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	2b01      	cmp	r3, #1
 800651e:	d91f      	bls.n	8006560 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006524:	2b03      	cmp	r3, #3
 8006526:	d01b      	beq.n	8006560 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4618      	mov	r0, r3
 800652e:	f002 ffb7 	bl	80094a0 <SDMMC_CmdStopTransfer>
 8006532:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006534:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006536:	2b00      	cmp	r3, #0
 8006538:	d012      	beq.n	8006560 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a33      	ldr	r2, [pc, #204]	@ (800660c <HAL_SD_ReadBlocks+0x2e4>)
 8006540:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006546:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006548:	431a      	orrs	r2, r3
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2201      	movs	r2, #1
 8006552:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2200      	movs	r2, #0
 800655a:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	e0c2      	b.n	80066e6 <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006566:	f003 0308 	and.w	r3, r3, #8
 800656a:	2b00      	cmp	r3, #0
 800656c:	d106      	bne.n	800657c <HAL_SD_ReadBlocks+0x254>
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006574:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006578:	2b00      	cmp	r3, #0
 800657a:	d012      	beq.n	80065a2 <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a22      	ldr	r2, [pc, #136]	@ (800660c <HAL_SD_ReadBlocks+0x2e4>)
 8006582:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006588:	f043 0208 	orr.w	r2, r3, #8
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e0a1      	b.n	80066e6 <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065a8:	f003 0302 	and.w	r3, r3, #2
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d012      	beq.n	80065d6 <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a15      	ldr	r2, [pc, #84]	@ (800660c <HAL_SD_ReadBlocks+0x2e4>)
 80065b6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065bc:	f043 0202 	orr.w	r2, r3, #2
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80065d2:	2301      	movs	r3, #1
 80065d4:	e087      	b.n	80066e6 <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065dc:	f003 0320 	and.w	r3, r3, #32
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d064      	beq.n	80066ae <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a08      	ldr	r2, [pc, #32]	@ (800660c <HAL_SD_ReadBlocks+0x2e4>)
 80065ea:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065f0:	f043 0220 	orr.w	r2, r3, #32
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e06d      	b.n	80066e6 <HAL_SD_ReadBlocks+0x3be>
 800660a:	bf00      	nop
 800660c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4618      	mov	r0, r3
 8006616:	f002 fde8 	bl	80091ea <SDIO_ReadFIFO>
 800661a:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800661c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800661e:	b2da      	uxtb	r2, r3
 8006620:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006622:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006626:	3301      	adds	r3, #1
 8006628:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800662a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800662c:	3b01      	subs	r3, #1
 800662e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8006630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006632:	0a1b      	lsrs	r3, r3, #8
 8006634:	b2da      	uxtb	r2, r3
 8006636:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006638:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800663a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800663c:	3301      	adds	r3, #1
 800663e:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8006640:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006642:	3b01      	subs	r3, #1
 8006644:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8006646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006648:	0c1b      	lsrs	r3, r3, #16
 800664a:	b2da      	uxtb	r2, r3
 800664c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800664e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006652:	3301      	adds	r3, #1
 8006654:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8006656:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006658:	3b01      	subs	r3, #1
 800665a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800665c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800665e:	0e1b      	lsrs	r3, r3, #24
 8006660:	b2da      	uxtb	r2, r3
 8006662:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006664:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8006666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006668:	3301      	adds	r3, #1
 800666a:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800666c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800666e:	3b01      	subs	r3, #1
 8006670:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006672:	f7fb fbb3 	bl	8001ddc <HAL_GetTick>
 8006676:	4602      	mov	r2, r0
 8006678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800667a:	1ad3      	subs	r3, r2, r3
 800667c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800667e:	429a      	cmp	r2, r3
 8006680:	d902      	bls.n	8006688 <HAL_SD_ReadBlocks+0x360>
 8006682:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006684:	2b00      	cmp	r3, #0
 8006686:	d112      	bne.n	80066ae <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a18      	ldr	r2, [pc, #96]	@ (80066f0 <HAL_SD_ReadBlocks+0x3c8>)
 800668e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006694:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2200      	movs	r2, #0
 80066a8:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e01b      	b.n	80066e6 <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d002      	beq.n	80066c2 <HAL_SD_ReadBlocks+0x39a>
 80066bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d1a6      	bne.n	8006610 <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f240 523a 	movw	r2, #1338	@ 0x53a
 80066ca:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 80066d4:	2300      	movs	r3, #0
 80066d6:	e006      	b.n	80066e6 <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066dc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80066e4:	2301      	movs	r3, #1
  }
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3748      	adds	r7, #72	@ 0x48
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
 80066ee:	bf00      	nop
 80066f0:	004005ff 	.word	0x004005ff

080066f4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b092      	sub	sp, #72	@ 0x48
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	60f8      	str	r0, [r7, #12]
 80066fc:	60b9      	str	r1, [r7, #8]
 80066fe:	607a      	str	r2, [r7, #4]
 8006700:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006702:	f7fb fb6b 	bl	8001ddc <HAL_GetTick>
 8006706:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d107      	bne.n	8006726 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800671a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	e16d      	b.n	8006a02 <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800672c:	b2db      	uxtb	r3, r3
 800672e:	2b01      	cmp	r3, #1
 8006730:	f040 8160 	bne.w	80069f4 <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2200      	movs	r2, #0
 8006738:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800673a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	441a      	add	r2, r3
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006744:	429a      	cmp	r2, r3
 8006746:	d907      	bls.n	8006758 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800674c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e154      	b.n	8006a02 <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2203      	movs	r2, #3
 800675c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2200      	movs	r2, #0
 8006766:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800676c:	2b01      	cmp	r3, #1
 800676e:	d002      	beq.n	8006776 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8006770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006772:	025b      	lsls	r3, r3, #9
 8006774:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006776:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800677a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	025b      	lsls	r3, r3, #9
 8006780:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006782:	2390      	movs	r3, #144	@ 0x90
 8006784:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006786:	2300      	movs	r3, #0
 8006788:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800678a:	2300      	movs	r3, #0
 800678c:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 800678e:	2301      	movs	r3, #1
 8006790:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f107 0218 	add.w	r2, r7, #24
 800679a:	4611      	mov	r1, r2
 800679c:	4618      	mov	r0, r3
 800679e:	f002 fda8 	bl	80092f2 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d90a      	bls.n	80067be <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2220      	movs	r2, #32
 80067ac:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80067b4:	4618      	mov	r0, r3
 80067b6:	f002 fe50 	bl	800945a <SDMMC_CmdWriteMultiBlock>
 80067ba:	6478      	str	r0, [r7, #68]	@ 0x44
 80067bc:	e009      	b.n	80067d2 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2210      	movs	r2, #16
 80067c2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80067ca:	4618      	mov	r0, r3
 80067cc:	f002 fe23 	bl	8009416 <SDMMC_CmdWriteSingleBlock>
 80067d0:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80067d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d012      	beq.n	80067fe <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a8b      	ldr	r2, [pc, #556]	@ (8006a0c <HAL_SD_WriteBlocks+0x318>)
 80067de:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067e6:	431a      	orrs	r2, r3
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2201      	movs	r2, #1
 80067f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	2200      	movs	r2, #0
 80067f8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e101      	b.n	8006a02 <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8006802:	e065      	b.n	80068d0 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800680a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800680e:	2b00      	cmp	r3, #0
 8006810:	d040      	beq.n	8006894 <HAL_SD_WriteBlocks+0x1a0>
 8006812:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006814:	2b00      	cmp	r3, #0
 8006816:	d03d      	beq.n	8006894 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8006818:	2300      	movs	r3, #0
 800681a:	643b      	str	r3, [r7, #64]	@ 0x40
 800681c:	e037      	b.n	800688e <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800681e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006826:	3301      	adds	r3, #1
 8006828:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800682a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800682c:	3b01      	subs	r3, #1
 800682e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8006830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006832:	781b      	ldrb	r3, [r3, #0]
 8006834:	021a      	lsls	r2, r3, #8
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	4313      	orrs	r3, r2
 800683a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800683c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800683e:	3301      	adds	r3, #1
 8006840:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006844:	3b01      	subs	r3, #1
 8006846:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8006848:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	041a      	lsls	r2, r3, #16
 800684e:	697b      	ldr	r3, [r7, #20]
 8006850:	4313      	orrs	r3, r2
 8006852:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8006854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006856:	3301      	adds	r3, #1
 8006858:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800685a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800685c:	3b01      	subs	r3, #1
 800685e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8006860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	061a      	lsls	r2, r3, #24
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	4313      	orrs	r3, r2
 800686a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800686c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800686e:	3301      	adds	r3, #1
 8006870:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8006872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006874:	3b01      	subs	r3, #1
 8006876:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f107 0214 	add.w	r2, r7, #20
 8006880:	4611      	mov	r1, r2
 8006882:	4618      	mov	r0, r3
 8006884:	f002 fcbe 	bl	8009204 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8006888:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800688a:	3301      	adds	r3, #1
 800688c:	643b      	str	r3, [r7, #64]	@ 0x40
 800688e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006890:	2b07      	cmp	r3, #7
 8006892:	d9c4      	bls.n	800681e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8006894:	f7fb faa2 	bl	8001ddc <HAL_GetTick>
 8006898:	4602      	mov	r2, r0
 800689a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689c:	1ad3      	subs	r3, r2, r3
 800689e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d902      	bls.n	80068aa <HAL_SD_WriteBlocks+0x1b6>
 80068a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d112      	bne.n	80068d0 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a57      	ldr	r2, [pc, #348]	@ (8006a0c <HAL_SD_WriteBlocks+0x318>)
 80068b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068b8:	431a      	orrs	r2, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2201      	movs	r2, #1
 80068c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	2200      	movs	r2, #0
 80068ca:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 80068cc:	2303      	movs	r3, #3
 80068ce:	e098      	b.n	8006a02 <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068d6:	f240 331a 	movw	r3, #794	@ 0x31a
 80068da:	4013      	ands	r3, r2
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d091      	beq.n	8006804 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d022      	beq.n	8006934 <HAL_SD_WriteBlocks+0x240>
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d91f      	bls.n	8006934 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068f8:	2b03      	cmp	r3, #3
 80068fa:	d01b      	beq.n	8006934 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4618      	mov	r0, r3
 8006902:	f002 fdcd 	bl	80094a0 <SDMMC_CmdStopTransfer>
 8006906:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8006908:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800690a:	2b00      	cmp	r3, #0
 800690c:	d012      	beq.n	8006934 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a3e      	ldr	r2, [pc, #248]	@ (8006a0c <HAL_SD_WriteBlocks+0x318>)
 8006914:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800691a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800691c:	431a      	orrs	r2, r3
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	2201      	movs	r2, #1
 8006926:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2200      	movs	r2, #0
 800692e:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e066      	b.n	8006a02 <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800693a:	f003 0308 	and.w	r3, r3, #8
 800693e:	2b00      	cmp	r3, #0
 8006940:	d106      	bne.n	8006950 <HAL_SD_WriteBlocks+0x25c>
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006948:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800694c:	2b00      	cmp	r3, #0
 800694e:	d012      	beq.n	8006976 <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a2d      	ldr	r2, [pc, #180]	@ (8006a0c <HAL_SD_WriteBlocks+0x318>)
 8006956:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800695c:	f043 0208 	orr.w	r2, r3, #8
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2200      	movs	r2, #0
 8006970:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e045      	b.n	8006a02 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800697c:	f003 0302 	and.w	r3, r3, #2
 8006980:	2b00      	cmp	r3, #0
 8006982:	d012      	beq.n	80069aa <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a20      	ldr	r2, [pc, #128]	@ (8006a0c <HAL_SD_WriteBlocks+0x318>)
 800698a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006990:	f043 0202 	orr.w	r2, r3, #2
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2201      	movs	r2, #1
 800699c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2200      	movs	r2, #0
 80069a4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e02b      	b.n	8006a02 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069b0:	f003 0310 	and.w	r3, r3, #16
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d012      	beq.n	80069de <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a13      	ldr	r2, [pc, #76]	@ (8006a0c <HAL_SD_WriteBlocks+0x318>)
 80069be:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069c4:	f043 0210 	orr.w	r2, r3, #16
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	e011      	b.n	8006a02 <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f240 523a 	movw	r2, #1338	@ 0x53a
 80069e6:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 80069f0:	2300      	movs	r3, #0
 80069f2:	e006      	b.n	8006a02 <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069f8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
  }
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3748      	adds	r7, #72	@ 0x48
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	004005ff 	.word	0x004005ff

08006a10 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b08c      	sub	sp, #48	@ 0x30
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	60b9      	str	r1, [r7, #8]
 8006a1a:	607a      	str	r2, [r7, #4]
 8006a1c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d107      	bne.n	8006a38 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a2c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006a34:	2301      	movs	r3, #1
 8006a36:	e0c0      	b.n	8006bba <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006a3e:	b2db      	uxtb	r3, r3
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	f040 80b9 	bne.w	8006bb8 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006a4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	441a      	add	r2, r3
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a56:	429a      	cmp	r2, r3
 8006a58:	d907      	bls.n	8006a6a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a5e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006a66:	2301      	movs	r3, #1
 8006a68:	e0a7      	b.n	8006bba <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2203      	movs	r2, #3
 8006a6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2200      	movs	r2, #0
 8006a78:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a80:	68fa      	ldr	r2, [r7, #12]
 8006a82:	6812      	ldr	r2, [r2, #0]
 8006a84:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8006a88:	f043 0302 	orr.w	r3, r3, #2
 8006a8c:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a92:	4a4c      	ldr	r2, [pc, #304]	@ (8006bc4 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8006a94:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a9a:	4a4b      	ldr	r2, [pc, #300]	@ (8006bc8 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8006a9c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aaa:	2200      	movs	r2, #0
 8006aac:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006abe:	689a      	ldr	r2, [r3, #8]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	430a      	orrs	r2, r1
 8006ac8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	3380      	adds	r3, #128	@ 0x80
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	68ba      	ldr	r2, [r7, #8]
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	025b      	lsls	r3, r3, #9
 8006adc:	089b      	lsrs	r3, r3, #2
 8006ade:	f7fb fb6d 	bl	80021bc <HAL_DMA_Start_IT>
 8006ae2:	4603      	mov	r3, r0
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d017      	beq.n	8006b18 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8006af6:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a33      	ldr	r2, [pc, #204]	@ (8006bcc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006afe:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b04:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8006b14:	2301      	movs	r3, #1
 8006b16:	e050      	b.n	8006bba <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8006b18:	4b2d      	ldr	r3, [pc, #180]	@ (8006bd0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b22:	2b01      	cmp	r3, #1
 8006b24:	d002      	beq.n	8006b2c <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8006b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b28:	025b      	lsls	r3, r3, #9
 8006b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006b2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b30:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	025b      	lsls	r3, r3, #9
 8006b36:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006b38:	2390      	movs	r3, #144	@ 0x90
 8006b3a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006b3c:	2302      	movs	r3, #2
 8006b3e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006b40:	2300      	movs	r3, #0
 8006b42:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006b44:	2301      	movs	r3, #1
 8006b46:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f107 0210 	add.w	r2, r7, #16
 8006b50:	4611      	mov	r1, r2
 8006b52:	4618      	mov	r0, r3
 8006b54:	f002 fbcd 	bl	80092f2 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d90a      	bls.n	8006b74 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2282      	movs	r2, #130	@ 0x82
 8006b62:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	f002 fc31 	bl	80093d2 <SDMMC_CmdReadMultiBlock>
 8006b70:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006b72:	e009      	b.n	8006b88 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	2281      	movs	r2, #129	@ 0x81
 8006b78:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b80:	4618      	mov	r0, r3
 8006b82:	f002 fc04 	bl	800938e <SDMMC_CmdReadSingleBlock>
 8006b86:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8006b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d012      	beq.n	8006bb4 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a0e      	ldr	r2, [pc, #56]	@ (8006bcc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006b94:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b9c:	431a      	orrs	r2, r3
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2200      	movs	r2, #0
 8006bae:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e002      	b.n	8006bba <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	e000      	b.n	8006bba <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8006bb8:	2302      	movs	r3, #2
  }
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3730      	adds	r7, #48	@ 0x30
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	080075ff 	.word	0x080075ff
 8006bc8:	08007671 	.word	0x08007671
 8006bcc:	004005ff 	.word	0x004005ff
 8006bd0:	4225858c 	.word	0x4225858c

08006bd4 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b08c      	sub	sp, #48	@ 0x30
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	60f8      	str	r0, [r7, #12]
 8006bdc:	60b9      	str	r1, [r7, #8]
 8006bde:	607a      	str	r2, [r7, #4]
 8006be0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d107      	bne.n	8006bfc <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bf0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	e0c5      	b.n	8006d88 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006c02:	b2db      	uxtb	r3, r3
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	f040 80be 	bne.w	8006d86 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006c10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	441a      	add	r2, r3
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d907      	bls.n	8006c2e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c22:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e0ac      	b.n	8006d88 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2203      	movs	r2, #3
 8006c32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c44:	68fa      	ldr	r2, [r7, #12]
 8006c46:	6812      	ldr	r2, [r2, #0]
 8006c48:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8006c4c:	f043 0302 	orr.w	r3, r3, #2
 8006c50:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c56:	4a4e      	ldr	r2, [pc, #312]	@ (8006d90 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8006c58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c5e:	4a4d      	ldr	r2, [pc, #308]	@ (8006d94 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8006c60:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c66:	2200      	movs	r2, #0
 8006c68:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c6e:	2b01      	cmp	r3, #1
 8006c70:	d002      	beq.n	8006c78 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8006c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c74:	025b      	lsls	r3, r3, #9
 8006c76:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d90a      	bls.n	8006c94 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	22a0      	movs	r2, #160	@ 0xa0
 8006c82:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f002 fbe5 	bl	800945a <SDMMC_CmdWriteMultiBlock>
 8006c90:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006c92:	e009      	b.n	8006ca8 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2290      	movs	r2, #144	@ 0x90
 8006c98:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	f002 fbb8 	bl	8009416 <SDMMC_CmdWriteSingleBlock>
 8006ca6:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006ca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d012      	beq.n	8006cd4 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a39      	ldr	r2, [pc, #228]	@ (8006d98 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006cb4:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cbc:	431a      	orrs	r2, r3
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	e059      	b.n	8006d88 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8006cd4:	4b31      	ldr	r3, [pc, #196]	@ (8006d9c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cde:	2240      	movs	r2, #64	@ 0x40
 8006ce0:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cf2:	689a      	ldr	r2, [r3, #8]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006d02:	68b9      	ldr	r1, [r7, #8]
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	3380      	adds	r3, #128	@ 0x80
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	025b      	lsls	r3, r3, #9
 8006d10:	089b      	lsrs	r3, r3, #2
 8006d12:	f7fb fa53 	bl	80021bc <HAL_DMA_Start_IT>
 8006d16:	4603      	mov	r3, r0
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d01c      	beq.n	8006d56 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d22:	68fa      	ldr	r2, [r7, #12]
 8006d24:	6812      	ldr	r2, [r2, #0]
 8006d26:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8006d2a:	f023 0302 	bic.w	r3, r3, #2
 8006d2e:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a18      	ldr	r2, [pc, #96]	@ (8006d98 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8006d36:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d3c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	e018      	b.n	8006d88 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006d56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006d5a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	025b      	lsls	r3, r3, #9
 8006d60:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006d62:	2390      	movs	r3, #144	@ 0x90
 8006d64:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006d66:	2300      	movs	r3, #0
 8006d68:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f107 0210 	add.w	r2, r7, #16
 8006d7a:	4611      	mov	r1, r2
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f002 fab8 	bl	80092f2 <SDIO_ConfigData>

      return HAL_OK;
 8006d82:	2300      	movs	r3, #0
 8006d84:	e000      	b.n	8006d88 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8006d86:	2302      	movs	r3, #2
  }
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3730      	adds	r7, #48	@ 0x30
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	080075d5 	.word	0x080075d5
 8006d94:	08007671 	.word	0x08007671
 8006d98:	004005ff 	.word	0x004005ff
 8006d9c:	4225858c 	.word	0x4225858c

08006da0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b084      	sub	sp, #16
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dac:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006db4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d008      	beq.n	8006dce <HAL_SD_IRQHandler+0x2e>
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f003 0308 	and.w	r3, r3, #8
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d003      	beq.n	8006dce <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f001 f806 	bl	8007dd8 <SD_Read_IT>
 8006dcc:	e165      	b.n	800709a <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	f000 808f 	beq.w	8006efc <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006de6:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dee:	687a      	ldr	r2, [r7, #4]
 8006df0:	6812      	ldr	r2, [r2, #0]
 8006df2:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8006df6:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8006dfa:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f022 0201 	bic.w	r2, r2, #1
 8006e0a:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f003 0308 	and.w	r3, r3, #8
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d039      	beq.n	8006e8a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f003 0302 	and.w	r3, r3, #2
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d104      	bne.n	8006e2a <HAL_SD_IRQHandler+0x8a>
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f003 0320 	and.w	r3, r3, #32
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d011      	beq.n	8006e4e <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f002 fb36 	bl	80094a0 <SDMMC_CmdStopTransfer>
 8006e34:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d008      	beq.n	8006e4e <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	431a      	orrs	r2, r3
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f000 f92f 	bl	80070ac <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f240 523a 	movw	r2, #1338	@ 0x53a
 8006e56:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f003 0301 	and.w	r3, r3, #1
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d104      	bne.n	8006e7a <HAL_SD_IRQHandler+0xda>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f003 0302 	and.w	r3, r3, #2
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d003      	beq.n	8006e82 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f004 fb26 	bl	800b4cc <HAL_SD_RxCpltCallback>
 8006e80:	e10b      	b.n	800709a <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f004 fb18 	bl	800b4b8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006e88:	e107      	b.n	800709a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	f000 8102 	beq.w	800709a <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f003 0320 	and.w	r3, r3, #32
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d011      	beq.n	8006ec4 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	f002 fafb 	bl	80094a0 <SDMMC_CmdStopTransfer>
 8006eaa:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d008      	beq.n	8006ec4 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006eb6:	68bb      	ldr	r3, [r7, #8]
 8006eb8:	431a      	orrs	r2, r3
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f8f4 	bl	80070ac <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f003 0301 	and.w	r3, r3, #1
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	f040 80e5 	bne.w	800709a <HAL_SD_IRQHandler+0x2fa>
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	f003 0302 	and.w	r3, r3, #2
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	f040 80df 	bne.w	800709a <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f022 0208 	bic.w	r2, r2, #8
 8006eea:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f004 fadf 	bl	800b4b8 <HAL_SD_TxCpltCallback>
}
 8006efa:	e0ce      	b.n	800709a <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d008      	beq.n	8006f1c <HAL_SD_IRQHandler+0x17c>
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	f003 0308 	and.w	r3, r3, #8
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d003      	beq.n	8006f1c <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f000 ffb0 	bl	8007e7a <SD_Write_IT>
 8006f1a:	e0be      	b.n	800709a <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f22:	f240 233a 	movw	r3, #570	@ 0x23a
 8006f26:	4013      	ands	r3, r2
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f000 80b6 	beq.w	800709a <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f34:	f003 0302 	and.w	r3, r3, #2
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d005      	beq.n	8006f48 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f40:	f043 0202 	orr.w	r2, r3, #2
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f4e:	f003 0308 	and.w	r3, r3, #8
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d005      	beq.n	8006f62 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f5a:	f043 0208 	orr.w	r2, r3, #8
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f68:	f003 0320 	and.w	r3, r3, #32
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d005      	beq.n	8006f7c <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f74:	f043 0220 	orr.w	r2, r3, #32
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f82:	f003 0310 	and.w	r3, r3, #16
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d005      	beq.n	8006f96 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f8e:	f043 0210 	orr.w	r2, r3, #16
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d005      	beq.n	8006fb0 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fa8:	f043 0208 	orr.w	r2, r3, #8
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	f240 723a 	movw	r2, #1850	@ 0x73a
 8006fb8:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	6812      	ldr	r2, [r2, #0]
 8006fc4:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8006fc8:	f023 0302 	bic.w	r3, r3, #2
 8006fcc:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	f002 fa64 	bl	80094a0 <SDMMC_CmdStopTransfer>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fde:	431a      	orrs	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f003 0308 	and.w	r3, r3, #8
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d00a      	beq.n	8007004 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f000 f855 	bl	80070ac <HAL_SD_ErrorCallback>
}
 8007002:	e04a      	b.n	800709a <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800700a:	2b00      	cmp	r3, #0
 800700c:	d045      	beq.n	800709a <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	f003 0310 	and.w	r3, r3, #16
 8007014:	2b00      	cmp	r3, #0
 8007016:	d104      	bne.n	8007022 <HAL_SD_IRQHandler+0x282>
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f003 0320 	and.w	r3, r3, #32
 800701e:	2b00      	cmp	r3, #0
 8007020:	d011      	beq.n	8007046 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007026:	4a1f      	ldr	r2, [pc, #124]	@ (80070a4 <HAL_SD_IRQHandler+0x304>)
 8007028:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800702e:	4618      	mov	r0, r3
 8007030:	f7fb f98c 	bl	800234c <HAL_DMA_Abort_IT>
 8007034:	4603      	mov	r3, r0
 8007036:	2b00      	cmp	r3, #0
 8007038:	d02f      	beq.n	800709a <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800703e:	4618      	mov	r0, r3
 8007040:	f000 fb68 	bl	8007714 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007044:	e029      	b.n	800709a <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	f003 0301 	and.w	r3, r3, #1
 800704c:	2b00      	cmp	r3, #0
 800704e:	d104      	bne.n	800705a <HAL_SD_IRQHandler+0x2ba>
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f003 0302 	and.w	r3, r3, #2
 8007056:	2b00      	cmp	r3, #0
 8007058:	d011      	beq.n	800707e <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800705e:	4a12      	ldr	r2, [pc, #72]	@ (80070a8 <HAL_SD_IRQHandler+0x308>)
 8007060:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007066:	4618      	mov	r0, r3
 8007068:	f7fb f970 	bl	800234c <HAL_DMA_Abort_IT>
 800706c:	4603      	mov	r3, r0
 800706e:	2b00      	cmp	r3, #0
 8007070:	d013      	beq.n	800709a <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007076:	4618      	mov	r0, r3
 8007078:	f000 fb83 	bl	8007782 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800707c:	e00d      	b.n	800709a <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2200      	movs	r2, #0
 8007082:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2201      	movs	r2, #1
 8007088:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2200      	movs	r2, #0
 8007090:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f004 fa06 	bl	800b4a4 <HAL_SD_AbortCallback>
}
 8007098:	e7ff      	b.n	800709a <HAL_SD_IRQHandler+0x2fa>
 800709a:	bf00      	nop
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	08007715 	.word	0x08007715
 80070a8:	08007783 	.word	0x08007783

080070ac <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80070ac:	b480      	push	{r7}
 80070ae:	b083      	sub	sp, #12
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80070b4:	bf00      	nop
 80070b6:	370c      	adds	r7, #12
 80070b8:	46bd      	mov	sp, r7
 80070ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070be:	4770      	bx	lr

080070c0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
 80070c8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070ce:	0f9b      	lsrs	r3, r3, #30
 80070d0:	b2da      	uxtb	r2, r3
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070da:	0e9b      	lsrs	r3, r3, #26
 80070dc:	b2db      	uxtb	r3, r3
 80070de:	f003 030f 	and.w	r3, r3, #15
 80070e2:	b2da      	uxtb	r2, r3
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070ec:	0e1b      	lsrs	r3, r3, #24
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	f003 0303 	and.w	r3, r3, #3
 80070f4:	b2da      	uxtb	r2, r3
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070fe:	0c1b      	lsrs	r3, r3, #16
 8007100:	b2da      	uxtb	r2, r3
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800710a:	0a1b      	lsrs	r3, r3, #8
 800710c:	b2da      	uxtb	r2, r3
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007116:	b2da      	uxtb	r2, r3
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007120:	0d1b      	lsrs	r3, r3, #20
 8007122:	b29a      	uxth	r2, r3
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800712c:	0c1b      	lsrs	r3, r3, #16
 800712e:	b2db      	uxtb	r3, r3
 8007130:	f003 030f 	and.w	r3, r3, #15
 8007134:	b2da      	uxtb	r2, r3
 8007136:	683b      	ldr	r3, [r7, #0]
 8007138:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800713e:	0bdb      	lsrs	r3, r3, #15
 8007140:	b2db      	uxtb	r3, r3
 8007142:	f003 0301 	and.w	r3, r3, #1
 8007146:	b2da      	uxtb	r2, r3
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007150:	0b9b      	lsrs	r3, r3, #14
 8007152:	b2db      	uxtb	r3, r3
 8007154:	f003 0301 	and.w	r3, r3, #1
 8007158:	b2da      	uxtb	r2, r3
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007162:	0b5b      	lsrs	r3, r3, #13
 8007164:	b2db      	uxtb	r3, r3
 8007166:	f003 0301 	and.w	r3, r3, #1
 800716a:	b2da      	uxtb	r2, r3
 800716c:	683b      	ldr	r3, [r7, #0]
 800716e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007174:	0b1b      	lsrs	r3, r3, #12
 8007176:	b2db      	uxtb	r3, r3
 8007178:	f003 0301 	and.w	r3, r3, #1
 800717c:	b2da      	uxtb	r2, r3
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007182:	683b      	ldr	r3, [r7, #0]
 8007184:	2200      	movs	r2, #0
 8007186:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800718c:	2b00      	cmp	r3, #0
 800718e:	d163      	bne.n	8007258 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007194:	009a      	lsls	r2, r3, #2
 8007196:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800719a:	4013      	ands	r3, r2
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80071a0:	0f92      	lsrs	r2, r2, #30
 80071a2:	431a      	orrs	r2, r3
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071ac:	0edb      	lsrs	r3, r3, #27
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	f003 0307 	and.w	r3, r3, #7
 80071b4:	b2da      	uxtb	r2, r3
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071be:	0e1b      	lsrs	r3, r3, #24
 80071c0:	b2db      	uxtb	r3, r3
 80071c2:	f003 0307 	and.w	r3, r3, #7
 80071c6:	b2da      	uxtb	r2, r3
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071d0:	0d5b      	lsrs	r3, r3, #21
 80071d2:	b2db      	uxtb	r3, r3
 80071d4:	f003 0307 	and.w	r3, r3, #7
 80071d8:	b2da      	uxtb	r2, r3
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071e2:	0c9b      	lsrs	r3, r3, #18
 80071e4:	b2db      	uxtb	r3, r3
 80071e6:	f003 0307 	and.w	r3, r3, #7
 80071ea:	b2da      	uxtb	r2, r3
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071f4:	0bdb      	lsrs	r3, r3, #15
 80071f6:	b2db      	uxtb	r3, r3
 80071f8:	f003 0307 	and.w	r3, r3, #7
 80071fc:	b2da      	uxtb	r2, r3
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	691b      	ldr	r3, [r3, #16]
 8007206:	1c5a      	adds	r2, r3, #1
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	7e1b      	ldrb	r3, [r3, #24]
 8007210:	b2db      	uxtb	r3, r3
 8007212:	f003 0307 	and.w	r3, r3, #7
 8007216:	3302      	adds	r3, #2
 8007218:	2201      	movs	r2, #1
 800721a:	fa02 f303 	lsl.w	r3, r2, r3
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007222:	fb03 f202 	mul.w	r2, r3, r2
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	7a1b      	ldrb	r3, [r3, #8]
 800722e:	b2db      	uxtb	r3, r3
 8007230:	f003 030f 	and.w	r3, r3, #15
 8007234:	2201      	movs	r2, #1
 8007236:	409a      	lsls	r2, r3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007240:	687a      	ldr	r2, [r7, #4]
 8007242:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007244:	0a52      	lsrs	r2, r2, #9
 8007246:	fb03 f202 	mul.w	r2, r3, r2
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007254:	661a      	str	r2, [r3, #96]	@ 0x60
 8007256:	e031      	b.n	80072bc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800725c:	2b01      	cmp	r3, #1
 800725e:	d11d      	bne.n	800729c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007264:	041b      	lsls	r3, r3, #16
 8007266:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800726e:	0c1b      	lsrs	r3, r3, #16
 8007270:	431a      	orrs	r2, r3
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	691b      	ldr	r3, [r3, #16]
 800727a:	3301      	adds	r3, #1
 800727c:	029a      	lsls	r2, r3, #10
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007290:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	661a      	str	r2, [r3, #96]	@ 0x60
 800729a:	e00f      	b.n	80072bc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	4a58      	ldr	r2, [pc, #352]	@ (8007404 <HAL_SD_GetCardCSD+0x344>)
 80072a2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	e09d      	b.n	80073f8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072c0:	0b9b      	lsrs	r3, r3, #14
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	f003 0301 	and.w	r3, r3, #1
 80072c8:	b2da      	uxtb	r2, r3
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072d2:	09db      	lsrs	r3, r3, #7
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072da:	b2da      	uxtb	r2, r3
 80072dc:	683b      	ldr	r3, [r7, #0]
 80072de:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072e4:	b2db      	uxtb	r3, r3
 80072e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072ea:	b2da      	uxtb	r2, r3
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072f4:	0fdb      	lsrs	r3, r3, #31
 80072f6:	b2da      	uxtb	r2, r3
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007300:	0f5b      	lsrs	r3, r3, #29
 8007302:	b2db      	uxtb	r3, r3
 8007304:	f003 0303 	and.w	r3, r3, #3
 8007308:	b2da      	uxtb	r2, r3
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007312:	0e9b      	lsrs	r3, r3, #26
 8007314:	b2db      	uxtb	r3, r3
 8007316:	f003 0307 	and.w	r3, r3, #7
 800731a:	b2da      	uxtb	r2, r3
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007324:	0d9b      	lsrs	r3, r3, #22
 8007326:	b2db      	uxtb	r3, r3
 8007328:	f003 030f 	and.w	r3, r3, #15
 800732c:	b2da      	uxtb	r2, r3
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007336:	0d5b      	lsrs	r3, r3, #21
 8007338:	b2db      	uxtb	r3, r3
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	b2da      	uxtb	r2, r3
 8007340:	683b      	ldr	r3, [r7, #0]
 8007342:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	2200      	movs	r2, #0
 800734a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007352:	0c1b      	lsrs	r3, r3, #16
 8007354:	b2db      	uxtb	r3, r3
 8007356:	f003 0301 	and.w	r3, r3, #1
 800735a:	b2da      	uxtb	r2, r3
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007366:	0bdb      	lsrs	r3, r3, #15
 8007368:	b2db      	uxtb	r3, r3
 800736a:	f003 0301 	and.w	r3, r3, #1
 800736e:	b2da      	uxtb	r2, r3
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800737a:	0b9b      	lsrs	r3, r3, #14
 800737c:	b2db      	uxtb	r3, r3
 800737e:	f003 0301 	and.w	r3, r3, #1
 8007382:	b2da      	uxtb	r2, r3
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800738e:	0b5b      	lsrs	r3, r3, #13
 8007390:	b2db      	uxtb	r3, r3
 8007392:	f003 0301 	and.w	r3, r3, #1
 8007396:	b2da      	uxtb	r2, r3
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073a2:	0b1b      	lsrs	r3, r3, #12
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	f003 0301 	and.w	r3, r3, #1
 80073aa:	b2da      	uxtb	r2, r3
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073b6:	0a9b      	lsrs	r3, r3, #10
 80073b8:	b2db      	uxtb	r3, r3
 80073ba:	f003 0303 	and.w	r3, r3, #3
 80073be:	b2da      	uxtb	r2, r3
 80073c0:	683b      	ldr	r3, [r7, #0]
 80073c2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073ca:	0a1b      	lsrs	r3, r3, #8
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	f003 0303 	and.w	r3, r3, #3
 80073d2:	b2da      	uxtb	r2, r3
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073de:	085b      	lsrs	r3, r3, #1
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073e6:	b2da      	uxtb	r2, r3
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	2201      	movs	r2, #1
 80073f2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80073f6:	2300      	movs	r3, #0
}
 80073f8:	4618      	mov	r0, r3
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr
 8007404:	004005ff 	.word	0x004005ff

08007408 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
 8007410:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	370c      	adds	r7, #12
 8007458:	46bd      	mov	sp, r7
 800745a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745e:	4770      	bx	lr

08007460 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007460:	b5b0      	push	{r4, r5, r7, lr}
 8007462:	b08e      	sub	sp, #56	@ 0x38
 8007464:	af04      	add	r7, sp, #16
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800746a:	2300      	movs	r3, #0
 800746c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2203      	movs	r2, #3
 8007474:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800747c:	2b03      	cmp	r3, #3
 800747e:	d02e      	beq.n	80074de <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007486:	d106      	bne.n	8007496 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800748c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	639a      	str	r2, [r3, #56]	@ 0x38
 8007494:	e029      	b.n	80074ea <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800749c:	d10a      	bne.n	80074b4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f000 fb2a 	bl	8007af8 <SD_WideBus_Enable>
 80074a4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074aa:	6a3b      	ldr	r3, [r7, #32]
 80074ac:	431a      	orrs	r2, r3
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	639a      	str	r2, [r3, #56]	@ 0x38
 80074b2:	e01a      	b.n	80074ea <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d10a      	bne.n	80074d0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f000 fb67 	bl	8007b8e <SD_WideBus_Disable>
 80074c0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074c6:	6a3b      	ldr	r3, [r7, #32]
 80074c8:	431a      	orrs	r2, r3
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	639a      	str	r2, [r3, #56]	@ 0x38
 80074ce:	e00c      	b.n	80074ea <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074d4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	639a      	str	r2, [r3, #56]	@ 0x38
 80074dc:	e005      	b.n	80074ea <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074e2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d00b      	beq.n	800750a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a26      	ldr	r2, [pc, #152]	@ (8007590 <HAL_SD_ConfigWideBusOperation+0x130>)
 80074f8:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007508:	e01f      	b.n	800754a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	695b      	ldr	r3, [r3, #20]
 8007524:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	699b      	ldr	r3, [r3, #24]
 800752a:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681d      	ldr	r5, [r3, #0]
 8007530:	466c      	mov	r4, sp
 8007532:	f107 0314 	add.w	r3, r7, #20
 8007536:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800753a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800753e:	f107 0308 	add.w	r3, r7, #8
 8007542:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007544:	4628      	mov	r0, r5
 8007546:	f001 fe25 	bl	8009194 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007552:	4618      	mov	r0, r3
 8007554:	f001 fef9 	bl	800934a <SDMMC_CmdBlockLength>
 8007558:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800755a:	6a3b      	ldr	r3, [r7, #32]
 800755c:	2b00      	cmp	r3, #0
 800755e:	d00c      	beq.n	800757a <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a0a      	ldr	r2, [pc, #40]	@ (8007590 <HAL_SD_ConfigWideBusOperation+0x130>)
 8007566:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800756c:	6a3b      	ldr	r3, [r7, #32]
 800756e:	431a      	orrs	r2, r3
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8007574:	2301      	movs	r3, #1
 8007576:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8007582:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007586:	4618      	mov	r0, r3
 8007588:	3728      	adds	r7, #40	@ 0x28
 800758a:	46bd      	mov	sp, r7
 800758c:	bdb0      	pop	{r4, r5, r7, pc}
 800758e:	bf00      	nop
 8007590:	004005ff 	.word	0x004005ff

08007594 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007594:	b580      	push	{r7, lr}
 8007596:	b086      	sub	sp, #24
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800759c:	2300      	movs	r3, #0
 800759e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80075a0:	f107 030c 	add.w	r3, r7, #12
 80075a4:	4619      	mov	r1, r3
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f000 fa7e 	bl	8007aa8 <SD_SendStatus>
 80075ac:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d005      	beq.n	80075c0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	431a      	orrs	r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	0a5b      	lsrs	r3, r3, #9
 80075c4:	f003 030f 	and.w	r3, r3, #15
 80075c8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80075ca:	693b      	ldr	r3, [r7, #16]
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3718      	adds	r7, #24
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b085      	sub	sp, #20
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e0:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80075f0:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80075f2:	bf00      	nop
 80075f4:	3714      	adds	r7, #20
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr

080075fe <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80075fe:	b580      	push	{r7, lr}
 8007600:	b084      	sub	sp, #16
 8007602:	af00      	add	r7, sp, #0
 8007604:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800760a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007610:	2b82      	cmp	r3, #130	@ 0x82
 8007612:	d111      	bne.n	8007638 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4618      	mov	r0, r3
 800761a:	f001 ff41 	bl	80094a0 <SDMMC_CmdStopTransfer>
 800761e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d008      	beq.n	8007638 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	431a      	orrs	r2, r3
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8007632:	68f8      	ldr	r0, [r7, #12]
 8007634:	f7ff fd3a 	bl	80070ac <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f022 0208 	bic.w	r2, r2, #8
 8007646:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007650:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2201      	movs	r2, #1
 8007656:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2200      	movs	r2, #0
 800765e:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	f003 ff33 	bl	800b4cc <HAL_SD_RxCpltCallback>
#endif
}
 8007666:	bf00      	nop
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
	...

08007670 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b086      	sub	sp, #24
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800767c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f7fb f810 	bl	80026a4 <HAL_DMA_GetError>
 8007684:	4603      	mov	r3, r0
 8007686:	2b02      	cmp	r3, #2
 8007688:	d03e      	beq.n	8007708 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800768e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007690:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007698:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	2b01      	cmp	r3, #1
 800769e:	d002      	beq.n	80076a6 <SD_DMAError+0x36>
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d12d      	bne.n	8007702 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a19      	ldr	r2, [pc, #100]	@ (8007710 <SD_DMAError+0xa0>)
 80076ac:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076b4:	697b      	ldr	r3, [r7, #20]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80076bc:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076c2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80076ca:	6978      	ldr	r0, [r7, #20]
 80076cc:	f7ff ff62 	bl	8007594 <HAL_SD_GetCardState>
 80076d0:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	2b06      	cmp	r3, #6
 80076d6:	d002      	beq.n	80076de <SD_DMAError+0x6e>
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	2b05      	cmp	r3, #5
 80076dc:	d10a      	bne.n	80076f4 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4618      	mov	r0, r3
 80076e4:	f001 fedc 	bl	80094a0 <SDMMC_CmdStopTransfer>
 80076e8:	4602      	mov	r2, r0
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076ee:	431a      	orrs	r2, r3
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	2201      	movs	r2, #1
 80076f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	2200      	movs	r2, #0
 8007700:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8007702:	6978      	ldr	r0, [r7, #20]
 8007704:	f7ff fcd2 	bl	80070ac <HAL_SD_ErrorCallback>
#endif
  }
}
 8007708:	bf00      	nop
 800770a:	3718      	adds	r7, #24
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}
 8007710:	004005ff 	.word	0x004005ff

08007714 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b084      	sub	sp, #16
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007720:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f240 523a 	movw	r2, #1338	@ 0x53a
 800772a:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800772c:	68f8      	ldr	r0, [r7, #12]
 800772e:	f7ff ff31 	bl	8007594 <HAL_SD_GetCardState>
 8007732:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	2201      	movs	r2, #1
 8007738:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	2200      	movs	r2, #0
 8007740:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	2b06      	cmp	r3, #6
 8007746:	d002      	beq.n	800774e <SD_DMATxAbort+0x3a>
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	2b05      	cmp	r3, #5
 800774c:	d10a      	bne.n	8007764 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4618      	mov	r0, r3
 8007754:	f001 fea4 	bl	80094a0 <SDMMC_CmdStopTransfer>
 8007758:	4602      	mov	r2, r0
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800775e:	431a      	orrs	r2, r3
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007768:	2b00      	cmp	r3, #0
 800776a:	d103      	bne.n	8007774 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800776c:	68f8      	ldr	r0, [r7, #12]
 800776e:	f003 fe99 	bl	800b4a4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007772:	e002      	b.n	800777a <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007774:	68f8      	ldr	r0, [r7, #12]
 8007776:	f7ff fc99 	bl	80070ac <HAL_SD_ErrorCallback>
}
 800777a:	bf00      	nop
 800777c:	3710      	adds	r7, #16
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}

08007782 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007782:	b580      	push	{r7, lr}
 8007784:	b084      	sub	sp, #16
 8007786:	af00      	add	r7, sp, #0
 8007788:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800778e:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007798:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800779a:	68f8      	ldr	r0, [r7, #12]
 800779c:	f7ff fefa 	bl	8007594 <HAL_SD_GetCardState>
 80077a0:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2201      	movs	r2, #1
 80077a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2200      	movs	r2, #0
 80077ae:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	2b06      	cmp	r3, #6
 80077b4:	d002      	beq.n	80077bc <SD_DMARxAbort+0x3a>
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	2b05      	cmp	r3, #5
 80077ba:	d10a      	bne.n	80077d2 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4618      	mov	r0, r3
 80077c2:	f001 fe6d 	bl	80094a0 <SDMMC_CmdStopTransfer>
 80077c6:	4602      	mov	r2, r0
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077cc:	431a      	orrs	r2, r3
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d103      	bne.n	80077e2 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80077da:	68f8      	ldr	r0, [r7, #12]
 80077dc:	f003 fe62 	bl	800b4a4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80077e0:	e002      	b.n	80077e8 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80077e2:	68f8      	ldr	r0, [r7, #12]
 80077e4:	f7ff fc62 	bl	80070ac <HAL_SD_ErrorCallback>
}
 80077e8:	bf00      	nop
 80077ea:	3710      	adds	r7, #16
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80077f0:	b5b0      	push	{r4, r5, r7, lr}
 80077f2:	b094      	sub	sp, #80	@ 0x50
 80077f4:	af04      	add	r7, sp, #16
 80077f6:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80077f8:	2301      	movs	r3, #1
 80077fa:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4618      	mov	r0, r3
 8007802:	f001 fd1e 	bl	8009242 <SDIO_GetPowerState>
 8007806:	4603      	mov	r3, r0
 8007808:	2b00      	cmp	r3, #0
 800780a:	d102      	bne.n	8007812 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800780c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007810:	e0b8      	b.n	8007984 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007816:	2b03      	cmp	r3, #3
 8007818:	d02f      	beq.n	800787a <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4618      	mov	r0, r3
 8007820:	f001 ff48 	bl	80096b4 <SDMMC_CmdSendCID>
 8007824:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007828:	2b00      	cmp	r3, #0
 800782a:	d001      	beq.n	8007830 <SD_InitCard+0x40>
    {
      return errorstate;
 800782c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800782e:	e0a9      	b.n	8007984 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	2100      	movs	r1, #0
 8007836:	4618      	mov	r0, r3
 8007838:	f001 fd48 	bl	80092cc <SDIO_GetResponse>
 800783c:	4602      	mov	r2, r0
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	2104      	movs	r1, #4
 8007848:	4618      	mov	r0, r3
 800784a:	f001 fd3f 	bl	80092cc <SDIO_GetResponse>
 800784e:	4602      	mov	r2, r0
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2108      	movs	r1, #8
 800785a:	4618      	mov	r0, r3
 800785c:	f001 fd36 	bl	80092cc <SDIO_GetResponse>
 8007860:	4602      	mov	r2, r0
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	210c      	movs	r1, #12
 800786c:	4618      	mov	r0, r3
 800786e:	f001 fd2d 	bl	80092cc <SDIO_GetResponse>
 8007872:	4602      	mov	r2, r0
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800787e:	2b03      	cmp	r3, #3
 8007880:	d00d      	beq.n	800789e <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f107 020e 	add.w	r2, r7, #14
 800788a:	4611      	mov	r1, r2
 800788c:	4618      	mov	r0, r3
 800788e:	f001 ff4e 	bl	800972e <SDMMC_CmdSetRelAdd>
 8007892:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007896:	2b00      	cmp	r3, #0
 8007898:	d001      	beq.n	800789e <SD_InitCard+0xae>
    {
      return errorstate;
 800789a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800789c:	e072      	b.n	8007984 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078a2:	2b03      	cmp	r3, #3
 80078a4:	d036      	beq.n	8007914 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80078a6:	89fb      	ldrh	r3, [r7, #14]
 80078a8:	461a      	mov	r2, r3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078b6:	041b      	lsls	r3, r3, #16
 80078b8:	4619      	mov	r1, r3
 80078ba:	4610      	mov	r0, r2
 80078bc:	f001 ff18 	bl	80096f0 <SDMMC_CmdSendCSD>
 80078c0:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80078c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d001      	beq.n	80078cc <SD_InitCard+0xdc>
    {
      return errorstate;
 80078c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078ca:	e05b      	b.n	8007984 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2100      	movs	r1, #0
 80078d2:	4618      	mov	r0, r3
 80078d4:	f001 fcfa 	bl	80092cc <SDIO_GetResponse>
 80078d8:	4602      	mov	r2, r0
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2104      	movs	r1, #4
 80078e4:	4618      	mov	r0, r3
 80078e6:	f001 fcf1 	bl	80092cc <SDIO_GetResponse>
 80078ea:	4602      	mov	r2, r0
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	2108      	movs	r1, #8
 80078f6:	4618      	mov	r0, r3
 80078f8:	f001 fce8 	bl	80092cc <SDIO_GetResponse>
 80078fc:	4602      	mov	r2, r0
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	210c      	movs	r1, #12
 8007908:	4618      	mov	r0, r3
 800790a:	f001 fcdf 	bl	80092cc <SDIO_GetResponse>
 800790e:	4602      	mov	r2, r0
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	2104      	movs	r1, #4
 800791a:	4618      	mov	r0, r3
 800791c:	f001 fcd6 	bl	80092cc <SDIO_GetResponse>
 8007920:	4603      	mov	r3, r0
 8007922:	0d1a      	lsrs	r2, r3, #20
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007928:	f107 0310 	add.w	r3, r7, #16
 800792c:	4619      	mov	r1, r3
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f7ff fbc6 	bl	80070c0 <HAL_SD_GetCardCSD>
 8007934:	4603      	mov	r3, r0
 8007936:	2b00      	cmp	r3, #0
 8007938:	d002      	beq.n	8007940 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800793a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800793e:	e021      	b.n	8007984 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6819      	ldr	r1, [r3, #0]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007948:	041b      	lsls	r3, r3, #16
 800794a:	2200      	movs	r2, #0
 800794c:	461c      	mov	r4, r3
 800794e:	4615      	mov	r5, r2
 8007950:	4622      	mov	r2, r4
 8007952:	462b      	mov	r3, r5
 8007954:	4608      	mov	r0, r1
 8007956:	f001 fdc5 	bl	80094e4 <SDMMC_CmdSelDesel>
 800795a:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800795c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800795e:	2b00      	cmp	r3, #0
 8007960:	d001      	beq.n	8007966 <SD_InitCard+0x176>
  {
    return errorstate;
 8007962:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007964:	e00e      	b.n	8007984 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681d      	ldr	r5, [r3, #0]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	466c      	mov	r4, sp
 800796e:	f103 0210 	add.w	r2, r3, #16
 8007972:	ca07      	ldmia	r2, {r0, r1, r2}
 8007974:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007978:	3304      	adds	r3, #4
 800797a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800797c:	4628      	mov	r0, r5
 800797e:	f001 fc09 	bl	8009194 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007982:	2300      	movs	r3, #0
}
 8007984:	4618      	mov	r0, r3
 8007986:	3740      	adds	r7, #64	@ 0x40
 8007988:	46bd      	mov	sp, r7
 800798a:	bdb0      	pop	{r4, r5, r7, pc}

0800798c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b086      	sub	sp, #24
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007994:	2300      	movs	r3, #0
 8007996:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007998:	2300      	movs	r3, #0
 800799a:	617b      	str	r3, [r7, #20]
 800799c:	2300      	movs	r3, #0
 800799e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4618      	mov	r0, r3
 80079a6:	f001 fdc0 	bl	800952a <SDMMC_CmdGoIdleState>
 80079aa:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d001      	beq.n	80079b6 <SD_PowerON+0x2a>
  {
    return errorstate;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	e072      	b.n	8007a9c <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4618      	mov	r0, r3
 80079bc:	f001 fdd3 	bl	8009566 <SDMMC_CmdOperCond>
 80079c0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d00d      	beq.n	80079e4 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2200      	movs	r2, #0
 80079cc:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4618      	mov	r0, r3
 80079d4:	f001 fda9 	bl	800952a <SDMMC_CmdGoIdleState>
 80079d8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d004      	beq.n	80079ea <SD_PowerON+0x5e>
    {
      return errorstate;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	e05b      	b.n	8007a9c <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2201      	movs	r2, #1
 80079e8:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079ee:	2b01      	cmp	r3, #1
 80079f0:	d137      	bne.n	8007a62 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	2100      	movs	r1, #0
 80079f8:	4618      	mov	r0, r3
 80079fa:	f001 fdd3 	bl	80095a4 <SDMMC_CmdAppCommand>
 80079fe:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d02d      	beq.n	8007a62 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007a06:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007a0a:	e047      	b.n	8007a9c <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2100      	movs	r1, #0
 8007a12:	4618      	mov	r0, r3
 8007a14:	f001 fdc6 	bl	80095a4 <SDMMC_CmdAppCommand>
 8007a18:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d001      	beq.n	8007a24 <SD_PowerON+0x98>
    {
      return errorstate;
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	e03b      	b.n	8007a9c <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	491e      	ldr	r1, [pc, #120]	@ (8007aa4 <SD_PowerON+0x118>)
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f001 fddc 	bl	80095e8 <SDMMC_CmdAppOperCommand>
 8007a30:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d002      	beq.n	8007a3e <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007a38:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007a3c:	e02e      	b.n	8007a9c <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	2100      	movs	r1, #0
 8007a44:	4618      	mov	r0, r3
 8007a46:	f001 fc41 	bl	80092cc <SDIO_GetResponse>
 8007a4a:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007a4c:	697b      	ldr	r3, [r7, #20]
 8007a4e:	0fdb      	lsrs	r3, r3, #31
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d101      	bne.n	8007a58 <SD_PowerON+0xcc>
 8007a54:	2301      	movs	r3, #1
 8007a56:	e000      	b.n	8007a5a <SD_PowerON+0xce>
 8007a58:	2300      	movs	r3, #0
 8007a5a:	613b      	str	r3, [r7, #16]

    count++;
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	3301      	adds	r3, #1
 8007a60:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d802      	bhi.n	8007a72 <SD_PowerON+0xe6>
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d0cc      	beq.n	8007a0c <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d902      	bls.n	8007a82 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007a7c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a80:	e00c      	b.n	8007a9c <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007a82:	697b      	ldr	r3, [r7, #20]
 8007a84:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d003      	beq.n	8007a94 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2201      	movs	r2, #1
 8007a90:	645a      	str	r2, [r3, #68]	@ 0x44
 8007a92:	e002      	b.n	8007a9a <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2200      	movs	r2, #0
 8007a98:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3718      	adds	r7, #24
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	c1100000 	.word	0xc1100000

08007aa8 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
 8007ab0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d102      	bne.n	8007abe <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007ab8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007abc:	e018      	b.n	8007af0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681a      	ldr	r2, [r3, #0]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ac6:	041b      	lsls	r3, r3, #16
 8007ac8:	4619      	mov	r1, r3
 8007aca:	4610      	mov	r0, r2
 8007acc:	f001 fe50 	bl	8009770 <SDMMC_CmdSendStatus>
 8007ad0:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d001      	beq.n	8007adc <SD_SendStatus+0x34>
  {
    return errorstate;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	e009      	b.n	8007af0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f001 fbf2 	bl	80092cc <SDIO_GetResponse>
 8007ae8:	4602      	mov	r2, r0
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007aee:	2300      	movs	r3, #0
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3710      	adds	r7, #16
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}

08007af8 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b086      	sub	sp, #24
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007b00:	2300      	movs	r3, #0
 8007b02:	60fb      	str	r3, [r7, #12]
 8007b04:	2300      	movs	r3, #0
 8007b06:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	2100      	movs	r1, #0
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f001 fbdc 	bl	80092cc <SDIO_GetResponse>
 8007b14:	4603      	mov	r3, r0
 8007b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b1e:	d102      	bne.n	8007b26 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007b20:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007b24:	e02f      	b.n	8007b86 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007b26:	f107 030c 	add.w	r3, r7, #12
 8007b2a:	4619      	mov	r1, r3
 8007b2c:	6878      	ldr	r0, [r7, #4]
 8007b2e:	f000 f879 	bl	8007c24 <SD_FindSCR>
 8007b32:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d001      	beq.n	8007b3e <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	e023      	b.n	8007b86 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007b3e:	693b      	ldr	r3, [r7, #16]
 8007b40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d01c      	beq.n	8007b82 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b50:	041b      	lsls	r3, r3, #16
 8007b52:	4619      	mov	r1, r3
 8007b54:	4610      	mov	r0, r2
 8007b56:	f001 fd25 	bl	80095a4 <SDMMC_CmdAppCommand>
 8007b5a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d001      	beq.n	8007b66 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	e00f      	b.n	8007b86 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	2102      	movs	r1, #2
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f001 fd5e 	bl	800962e <SDMMC_CmdBusWidth>
 8007b72:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d001      	beq.n	8007b7e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	e003      	b.n	8007b86 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	e001      	b.n	8007b86 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007b82:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3718      	adds	r7, #24
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}

08007b8e <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007b8e:	b580      	push	{r7, lr}
 8007b90:	b086      	sub	sp, #24
 8007b92:	af00      	add	r7, sp, #0
 8007b94:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007b96:	2300      	movs	r3, #0
 8007b98:	60fb      	str	r3, [r7, #12]
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	2100      	movs	r1, #0
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f001 fb91 	bl	80092cc <SDIO_GetResponse>
 8007baa:	4603      	mov	r3, r0
 8007bac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bb0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007bb4:	d102      	bne.n	8007bbc <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007bb6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007bba:	e02f      	b.n	8007c1c <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007bbc:	f107 030c 	add.w	r3, r7, #12
 8007bc0:	4619      	mov	r1, r3
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f82e 	bl	8007c24 <SD_FindSCR>
 8007bc8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d001      	beq.n	8007bd4 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	e023      	b.n	8007c1c <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d01c      	beq.n	8007c18 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007be6:	041b      	lsls	r3, r3, #16
 8007be8:	4619      	mov	r1, r3
 8007bea:	4610      	mov	r0, r2
 8007bec:	f001 fcda 	bl	80095a4 <SDMMC_CmdAppCommand>
 8007bf0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d001      	beq.n	8007bfc <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	e00f      	b.n	8007c1c <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2100      	movs	r1, #0
 8007c02:	4618      	mov	r0, r3
 8007c04:	f001 fd13 	bl	800962e <SDMMC_CmdBusWidth>
 8007c08:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d001      	beq.n	8007c14 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	e003      	b.n	8007c1c <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007c14:	2300      	movs	r3, #0
 8007c16:	e001      	b.n	8007c1c <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007c18:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3718      	adds	r7, #24
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}

08007c24 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007c24:	b590      	push	{r4, r7, lr}
 8007c26:	b08f      	sub	sp, #60	@ 0x3c
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
 8007c2c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007c2e:	f7fa f8d5 	bl	8001ddc <HAL_GetTick>
 8007c32:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8007c34:	2300      	movs	r3, #0
 8007c36:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007c38:	2300      	movs	r3, #0
 8007c3a:	60bb      	str	r3, [r7, #8]
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2108      	movs	r1, #8
 8007c4a:	4618      	mov	r0, r3
 8007c4c:	f001 fb7d 	bl	800934a <SDMMC_CmdBlockLength>
 8007c50:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d001      	beq.n	8007c5c <SD_FindSCR+0x38>
  {
    return errorstate;
 8007c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c5a:	e0b9      	b.n	8007dd0 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c64:	041b      	lsls	r3, r3, #16
 8007c66:	4619      	mov	r1, r3
 8007c68:	4610      	mov	r0, r2
 8007c6a:	f001 fc9b 	bl	80095a4 <SDMMC_CmdAppCommand>
 8007c6e:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d001      	beq.n	8007c7a <SD_FindSCR+0x56>
  {
    return errorstate;
 8007c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c78:	e0aa      	b.n	8007dd0 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007c7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007c7e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007c80:	2308      	movs	r3, #8
 8007c82:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007c84:	2330      	movs	r3, #48	@ 0x30
 8007c86:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007c88:	2302      	movs	r3, #2
 8007c8a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007c90:	2301      	movs	r3, #1
 8007c92:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f107 0210 	add.w	r2, r7, #16
 8007c9c:	4611      	mov	r1, r2
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	f001 fb27 	bl	80092f2 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4618      	mov	r0, r3
 8007caa:	f001 fce2 	bl	8009672 <SDMMC_CmdSendSCR>
 8007cae:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007cb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d02a      	beq.n	8007d0c <SD_FindSCR+0xe8>
  {
    return errorstate;
 8007cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cb8:	e08a      	b.n	8007dd0 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d00f      	beq.n	8007ce8 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6819      	ldr	r1, [r3, #0]
 8007ccc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	f107 0208 	add.w	r2, r7, #8
 8007cd4:	18d4      	adds	r4, r2, r3
 8007cd6:	4608      	mov	r0, r1
 8007cd8:	f001 fa87 	bl	80091ea <SDIO_ReadFIFO>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	6023      	str	r3, [r4, #0]
      index++;
 8007ce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ce6:	e006      	b.n	8007cf6 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d012      	beq.n	8007d1c <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8007cf6:	f7fa f871 	bl	8001ddc <HAL_GetTick>
 8007cfa:	4602      	mov	r2, r0
 8007cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cfe:	1ad3      	subs	r3, r2, r3
 8007d00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d04:	d102      	bne.n	8007d0c <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007d06:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007d0a:	e061      	b.n	8007dd0 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d12:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d0cf      	beq.n	8007cba <SD_FindSCR+0x96>
 8007d1a:	e000      	b.n	8007d1e <SD_FindSCR+0xfa>
      break;
 8007d1c:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d24:	f003 0308 	and.w	r3, r3, #8
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d106      	bne.n	8007d3a <SD_FindSCR+0x116>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d005      	beq.n	8007d46 <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	2208      	movs	r2, #8
 8007d40:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007d42:	2308      	movs	r3, #8
 8007d44:	e044      	b.n	8007dd0 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d4c:	f003 0302 	and.w	r3, r3, #2
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d005      	beq.n	8007d60 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	2202      	movs	r2, #2
 8007d5a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007d5c:	2302      	movs	r3, #2
 8007d5e:	e037      	b.n	8007dd0 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d66:	f003 0320 	and.w	r3, r3, #32
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d005      	beq.n	8007d7a <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	2220      	movs	r2, #32
 8007d74:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007d76:	2320      	movs	r3, #32
 8007d78:	e02a      	b.n	8007dd0 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007d82:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	061a      	lsls	r2, r3, #24
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	021b      	lsls	r3, r3, #8
 8007d8c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007d90:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	0a1b      	lsrs	r3, r3, #8
 8007d96:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007d9a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	0e1b      	lsrs	r3, r3, #24
 8007da0:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da4:	601a      	str	r2, [r3, #0]
    scr++;
 8007da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da8:	3304      	adds	r3, #4
 8007daa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	061a      	lsls	r2, r3, #24
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	021b      	lsls	r3, r3, #8
 8007db4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007db8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	0a1b      	lsrs	r3, r3, #8
 8007dbe:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007dc2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	0e1b      	lsrs	r3, r3, #24
 8007dc8:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dcc:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007dce:	2300      	movs	r3, #0
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	373c      	adds	r7, #60	@ 0x3c
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd90      	pop	{r4, r7, pc}

08007dd8 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b086      	sub	sp, #24
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007de4:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dea:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d03f      	beq.n	8007e72 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8007df2:	2300      	movs	r3, #0
 8007df4:	617b      	str	r3, [r7, #20]
 8007df6:	e033      	b.n	8007e60 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f001 f9f4 	bl	80091ea <SDIO_ReadFIFO>
 8007e02:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	b2da      	uxtb	r2, r3
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	3301      	adds	r3, #1
 8007e10:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	3b01      	subs	r3, #1
 8007e16:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8007e18:	68bb      	ldr	r3, [r7, #8]
 8007e1a:	0a1b      	lsrs	r3, r3, #8
 8007e1c:	b2da      	uxtb	r2, r3
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	3301      	adds	r3, #1
 8007e26:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e28:	693b      	ldr	r3, [r7, #16]
 8007e2a:	3b01      	subs	r3, #1
 8007e2c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007e2e:	68bb      	ldr	r3, [r7, #8]
 8007e30:	0c1b      	lsrs	r3, r3, #16
 8007e32:	b2da      	uxtb	r2, r3
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	3301      	adds	r3, #1
 8007e3c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	3b01      	subs	r3, #1
 8007e42:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	0e1b      	lsrs	r3, r3, #24
 8007e48:	b2da      	uxtb	r2, r3
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	3301      	adds	r3, #1
 8007e52:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	3b01      	subs	r3, #1
 8007e58:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	3301      	adds	r3, #1
 8007e5e:	617b      	str	r3, [r7, #20]
 8007e60:	697b      	ldr	r3, [r7, #20]
 8007e62:	2b07      	cmp	r3, #7
 8007e64:	d9c8      	bls.n	8007df8 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	68fa      	ldr	r2, [r7, #12]
 8007e6a:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	693a      	ldr	r2, [r7, #16]
 8007e70:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8007e72:	bf00      	nop
 8007e74:	3718      	adds	r7, #24
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}

08007e7a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8007e7a:	b580      	push	{r7, lr}
 8007e7c:	b086      	sub	sp, #24
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6a1b      	ldr	r3, [r3, #32]
 8007e86:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e8c:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d043      	beq.n	8007f1c <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8007e94:	2300      	movs	r3, #0
 8007e96:	617b      	str	r3, [r7, #20]
 8007e98:	e037      	b.n	8007f0a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	781b      	ldrb	r3, [r3, #0]
 8007e9e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	3301      	adds	r3, #1
 8007ea4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	3b01      	subs	r3, #1
 8007eaa:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	781b      	ldrb	r3, [r3, #0]
 8007eb0:	021a      	lsls	r2, r3, #8
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	3301      	adds	r3, #1
 8007ebc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	3b01      	subs	r3, #1
 8007ec2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	781b      	ldrb	r3, [r3, #0]
 8007ec8:	041a      	lsls	r2, r3, #16
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	3301      	adds	r3, #1
 8007ed4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	3b01      	subs	r3, #1
 8007eda:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	061a      	lsls	r2, r3, #24
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	3301      	adds	r3, #1
 8007eec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	3b01      	subs	r3, #1
 8007ef2:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f107 0208 	add.w	r2, r7, #8
 8007efc:	4611      	mov	r1, r2
 8007efe:	4618      	mov	r0, r3
 8007f00:	f001 f980 	bl	8009204 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	3301      	adds	r3, #1
 8007f08:	617b      	str	r3, [r7, #20]
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	2b07      	cmp	r3, #7
 8007f0e:	d9c4      	bls.n	8007e9a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	68fa      	ldr	r2, [r7, #12]
 8007f14:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	693a      	ldr	r2, [r7, #16]
 8007f1a:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8007f1c:	bf00      	nop
 8007f1e:	3718      	adds	r7, #24
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}

08007f24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d101      	bne.n	8007f36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e07b      	b.n	800802e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d108      	bne.n	8007f50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f46:	d009      	beq.n	8007f5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	61da      	str	r2, [r3, #28]
 8007f4e:	e005      	b.n	8007f5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d106      	bne.n	8007f7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f7f9 fb90 	bl	800169c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2202      	movs	r2, #2
 8007f80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f92:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	689b      	ldr	r3, [r3, #8]
 8007fa0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007fa4:	431a      	orrs	r2, r3
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	68db      	ldr	r3, [r3, #12]
 8007faa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007fae:	431a      	orrs	r2, r3
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	691b      	ldr	r3, [r3, #16]
 8007fb4:	f003 0302 	and.w	r3, r3, #2
 8007fb8:	431a      	orrs	r2, r3
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	695b      	ldr	r3, [r3, #20]
 8007fbe:	f003 0301 	and.w	r3, r3, #1
 8007fc2:	431a      	orrs	r2, r3
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	699b      	ldr	r3, [r3, #24]
 8007fc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fcc:	431a      	orrs	r2, r3
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	69db      	ldr	r3, [r3, #28]
 8007fd2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007fd6:	431a      	orrs	r2, r3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6a1b      	ldr	r3, [r3, #32]
 8007fdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fe0:	ea42 0103 	orr.w	r1, r2, r3
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fe8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	430a      	orrs	r2, r1
 8007ff2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	699b      	ldr	r3, [r3, #24]
 8007ff8:	0c1b      	lsrs	r3, r3, #16
 8007ffa:	f003 0104 	and.w	r1, r3, #4
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008002:	f003 0210 	and.w	r2, r3, #16
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	430a      	orrs	r2, r1
 800800c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	69da      	ldr	r2, [r3, #28]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800801c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800802c:	2300      	movs	r3, #0
}
 800802e:	4618      	mov	r0, r3
 8008030:	3708      	adds	r7, #8
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}

08008036 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008036:	b580      	push	{r7, lr}
 8008038:	b082      	sub	sp, #8
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d101      	bne.n	8008048 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008044:	2301      	movs	r3, #1
 8008046:	e042      	b.n	80080ce <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800804e:	b2db      	uxtb	r3, r3
 8008050:	2b00      	cmp	r3, #0
 8008052:	d106      	bne.n	8008062 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2200      	movs	r2, #0
 8008058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800805c:	6878      	ldr	r0, [r7, #4]
 800805e:	f7f9 fda1 	bl	8001ba4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2224      	movs	r2, #36	@ 0x24
 8008066:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	68da      	ldr	r2, [r3, #12]
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008078:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f000 fe16 	bl	8008cac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	691a      	ldr	r2, [r3, #16]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800808e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	695a      	ldr	r2, [r3, #20]
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800809e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	68da      	ldr	r2, [r3, #12]
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80080ae:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	2200      	movs	r2, #0
 80080b4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2220      	movs	r2, #32
 80080ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	2220      	movs	r2, #32
 80080c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2200      	movs	r2, #0
 80080ca:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80080cc:	2300      	movs	r3, #0
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3708      	adds	r7, #8
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}

080080d6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080d6:	b580      	push	{r7, lr}
 80080d8:	b08a      	sub	sp, #40	@ 0x28
 80080da:	af02      	add	r7, sp, #8
 80080dc:	60f8      	str	r0, [r7, #12]
 80080de:	60b9      	str	r1, [r7, #8]
 80080e0:	603b      	str	r3, [r7, #0]
 80080e2:	4613      	mov	r3, r2
 80080e4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80080e6:	2300      	movs	r3, #0
 80080e8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080f0:	b2db      	uxtb	r3, r3
 80080f2:	2b20      	cmp	r3, #32
 80080f4:	d175      	bne.n	80081e2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d002      	beq.n	8008102 <HAL_UART_Transmit+0x2c>
 80080fc:	88fb      	ldrh	r3, [r7, #6]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d101      	bne.n	8008106 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e06e      	b.n	80081e4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2200      	movs	r2, #0
 800810a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2221      	movs	r2, #33	@ 0x21
 8008110:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008114:	f7f9 fe62 	bl	8001ddc <HAL_GetTick>
 8008118:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	88fa      	ldrh	r2, [r7, #6]
 800811e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	88fa      	ldrh	r2, [r7, #6]
 8008124:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800812e:	d108      	bne.n	8008142 <HAL_UART_Transmit+0x6c>
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	691b      	ldr	r3, [r3, #16]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d104      	bne.n	8008142 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008138:	2300      	movs	r3, #0
 800813a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800813c:	68bb      	ldr	r3, [r7, #8]
 800813e:	61bb      	str	r3, [r7, #24]
 8008140:	e003      	b.n	800814a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008146:	2300      	movs	r3, #0
 8008148:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800814a:	e02e      	b.n	80081aa <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	9300      	str	r3, [sp, #0]
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	2200      	movs	r2, #0
 8008154:	2180      	movs	r1, #128	@ 0x80
 8008156:	68f8      	ldr	r0, [r7, #12]
 8008158:	f000 fbb4 	bl	80088c4 <UART_WaitOnFlagUntilTimeout>
 800815c:	4603      	mov	r3, r0
 800815e:	2b00      	cmp	r3, #0
 8008160:	d005      	beq.n	800816e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2220      	movs	r2, #32
 8008166:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800816a:	2303      	movs	r3, #3
 800816c:	e03a      	b.n	80081e4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800816e:	69fb      	ldr	r3, [r7, #28]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d10b      	bne.n	800818c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	881b      	ldrh	r3, [r3, #0]
 8008178:	461a      	mov	r2, r3
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008182:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008184:	69bb      	ldr	r3, [r7, #24]
 8008186:	3302      	adds	r3, #2
 8008188:	61bb      	str	r3, [r7, #24]
 800818a:	e007      	b.n	800819c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800818c:	69fb      	ldr	r3, [r7, #28]
 800818e:	781a      	ldrb	r2, [r3, #0]
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008196:	69fb      	ldr	r3, [r7, #28]
 8008198:	3301      	adds	r3, #1
 800819a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	3b01      	subs	r3, #1
 80081a4:	b29a      	uxth	r2, r3
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d1cb      	bne.n	800814c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	9300      	str	r3, [sp, #0]
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	2200      	movs	r2, #0
 80081bc:	2140      	movs	r1, #64	@ 0x40
 80081be:	68f8      	ldr	r0, [r7, #12]
 80081c0:	f000 fb80 	bl	80088c4 <UART_WaitOnFlagUntilTimeout>
 80081c4:	4603      	mov	r3, r0
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d005      	beq.n	80081d6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2220      	movs	r2, #32
 80081ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80081d2:	2303      	movs	r3, #3
 80081d4:	e006      	b.n	80081e4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	2220      	movs	r2, #32
 80081da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80081de:	2300      	movs	r3, #0
 80081e0:	e000      	b.n	80081e4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80081e2:	2302      	movs	r3, #2
  }
}
 80081e4:	4618      	mov	r0, r3
 80081e6:	3720      	adds	r7, #32
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}

080081ec <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b08a      	sub	sp, #40	@ 0x28
 80081f0:	af02      	add	r7, sp, #8
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	60b9      	str	r1, [r7, #8]
 80081f6:	603b      	str	r3, [r7, #0]
 80081f8:	4613      	mov	r3, r2
 80081fa:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80081fc:	2300      	movs	r3, #0
 80081fe:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008206:	b2db      	uxtb	r3, r3
 8008208:	2b20      	cmp	r3, #32
 800820a:	f040 8081 	bne.w	8008310 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d002      	beq.n	800821a <HAL_UART_Receive+0x2e>
 8008214:	88fb      	ldrh	r3, [r7, #6]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d101      	bne.n	800821e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800821a:	2301      	movs	r3, #1
 800821c:	e079      	b.n	8008312 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2200      	movs	r2, #0
 8008222:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	2222      	movs	r2, #34	@ 0x22
 8008228:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2200      	movs	r2, #0
 8008230:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008232:	f7f9 fdd3 	bl	8001ddc <HAL_GetTick>
 8008236:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	88fa      	ldrh	r2, [r7, #6]
 800823c:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	88fa      	ldrh	r2, [r7, #6]
 8008242:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	689b      	ldr	r3, [r3, #8]
 8008248:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800824c:	d108      	bne.n	8008260 <HAL_UART_Receive+0x74>
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	2b00      	cmp	r3, #0
 8008254:	d104      	bne.n	8008260 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8008256:	2300      	movs	r3, #0
 8008258:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	61bb      	str	r3, [r7, #24]
 800825e:	e003      	b.n	8008268 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008264:	2300      	movs	r3, #0
 8008266:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008268:	e047      	b.n	80082fa <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	9300      	str	r3, [sp, #0]
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	2200      	movs	r2, #0
 8008272:	2120      	movs	r1, #32
 8008274:	68f8      	ldr	r0, [r7, #12]
 8008276:	f000 fb25 	bl	80088c4 <UART_WaitOnFlagUntilTimeout>
 800827a:	4603      	mov	r3, r0
 800827c:	2b00      	cmp	r3, #0
 800827e:	d005      	beq.n	800828c <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2220      	movs	r2, #32
 8008284:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8008288:	2303      	movs	r3, #3
 800828a:	e042      	b.n	8008312 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800828c:	69fb      	ldr	r3, [r7, #28]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d10c      	bne.n	80082ac <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	685b      	ldr	r3, [r3, #4]
 8008298:	b29b      	uxth	r3, r3
 800829a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800829e:	b29a      	uxth	r2, r3
 80082a0:	69bb      	ldr	r3, [r7, #24]
 80082a2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	3302      	adds	r3, #2
 80082a8:	61bb      	str	r3, [r7, #24]
 80082aa:	e01f      	b.n	80082ec <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082b4:	d007      	beq.n	80082c6 <HAL_UART_Receive+0xda>
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d10a      	bne.n	80082d4 <HAL_UART_Receive+0xe8>
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	691b      	ldr	r3, [r3, #16]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d106      	bne.n	80082d4 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	b2da      	uxtb	r2, r3
 80082ce:	69fb      	ldr	r3, [r7, #28]
 80082d0:	701a      	strb	r2, [r3, #0]
 80082d2:	e008      	b.n	80082e6 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	b2db      	uxtb	r3, r3
 80082dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082e0:	b2da      	uxtb	r2, r3
 80082e2:	69fb      	ldr	r3, [r7, #28]
 80082e4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80082e6:	69fb      	ldr	r3, [r7, #28]
 80082e8:	3301      	adds	r3, #1
 80082ea:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80082f0:	b29b      	uxth	r3, r3
 80082f2:	3b01      	subs	r3, #1
 80082f4:	b29a      	uxth	r2, r3
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80082fe:	b29b      	uxth	r3, r3
 8008300:	2b00      	cmp	r3, #0
 8008302:	d1b2      	bne.n	800826a <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2220      	movs	r2, #32
 8008308:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800830c:	2300      	movs	r3, #0
 800830e:	e000      	b.n	8008312 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008310:	2302      	movs	r3, #2
  }
}
 8008312:	4618      	mov	r0, r3
 8008314:	3720      	adds	r7, #32
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}
	...

0800831c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800831c:	b580      	push	{r7, lr}
 800831e:	b0ba      	sub	sp, #232	@ 0xe8
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	695b      	ldr	r3, [r3, #20]
 800833e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008342:	2300      	movs	r3, #0
 8008344:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008348:	2300      	movs	r3, #0
 800834a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800834e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008352:	f003 030f 	and.w	r3, r3, #15
 8008356:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800835a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800835e:	2b00      	cmp	r3, #0
 8008360:	d10f      	bne.n	8008382 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008366:	f003 0320 	and.w	r3, r3, #32
 800836a:	2b00      	cmp	r3, #0
 800836c:	d009      	beq.n	8008382 <HAL_UART_IRQHandler+0x66>
 800836e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008372:	f003 0320 	and.w	r3, r3, #32
 8008376:	2b00      	cmp	r3, #0
 8008378:	d003      	beq.n	8008382 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800837a:	6878      	ldr	r0, [r7, #4]
 800837c:	f000 fbd7 	bl	8008b2e <UART_Receive_IT>
      return;
 8008380:	e273      	b.n	800886a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008382:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008386:	2b00      	cmp	r3, #0
 8008388:	f000 80de 	beq.w	8008548 <HAL_UART_IRQHandler+0x22c>
 800838c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008390:	f003 0301 	and.w	r3, r3, #1
 8008394:	2b00      	cmp	r3, #0
 8008396:	d106      	bne.n	80083a6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800839c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	f000 80d1 	beq.w	8008548 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80083a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083aa:	f003 0301 	and.w	r3, r3, #1
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d00b      	beq.n	80083ca <HAL_UART_IRQHandler+0xae>
 80083b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d005      	beq.n	80083ca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083c2:	f043 0201 	orr.w	r2, r3, #1
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083ce:	f003 0304 	and.w	r3, r3, #4
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00b      	beq.n	80083ee <HAL_UART_IRQHandler+0xd2>
 80083d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083da:	f003 0301 	and.w	r3, r3, #1
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d005      	beq.n	80083ee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083e6:	f043 0202 	orr.w	r2, r3, #2
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083f2:	f003 0302 	and.w	r3, r3, #2
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d00b      	beq.n	8008412 <HAL_UART_IRQHandler+0xf6>
 80083fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083fe:	f003 0301 	and.w	r3, r3, #1
 8008402:	2b00      	cmp	r3, #0
 8008404:	d005      	beq.n	8008412 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800840a:	f043 0204 	orr.w	r2, r3, #4
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008416:	f003 0308 	and.w	r3, r3, #8
 800841a:	2b00      	cmp	r3, #0
 800841c:	d011      	beq.n	8008442 <HAL_UART_IRQHandler+0x126>
 800841e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008422:	f003 0320 	and.w	r3, r3, #32
 8008426:	2b00      	cmp	r3, #0
 8008428:	d105      	bne.n	8008436 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800842a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800842e:	f003 0301 	and.w	r3, r3, #1
 8008432:	2b00      	cmp	r3, #0
 8008434:	d005      	beq.n	8008442 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800843a:	f043 0208 	orr.w	r2, r3, #8
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008446:	2b00      	cmp	r3, #0
 8008448:	f000 820a 	beq.w	8008860 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800844c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008450:	f003 0320 	and.w	r3, r3, #32
 8008454:	2b00      	cmp	r3, #0
 8008456:	d008      	beq.n	800846a <HAL_UART_IRQHandler+0x14e>
 8008458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800845c:	f003 0320 	and.w	r3, r3, #32
 8008460:	2b00      	cmp	r3, #0
 8008462:	d002      	beq.n	800846a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f000 fb62 	bl	8008b2e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	695b      	ldr	r3, [r3, #20]
 8008470:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008474:	2b40      	cmp	r3, #64	@ 0x40
 8008476:	bf0c      	ite	eq
 8008478:	2301      	moveq	r3, #1
 800847a:	2300      	movne	r3, #0
 800847c:	b2db      	uxtb	r3, r3
 800847e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008486:	f003 0308 	and.w	r3, r3, #8
 800848a:	2b00      	cmp	r3, #0
 800848c:	d103      	bne.n	8008496 <HAL_UART_IRQHandler+0x17a>
 800848e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008492:	2b00      	cmp	r3, #0
 8008494:	d04f      	beq.n	8008536 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 fa6d 	bl	8008976 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	695b      	ldr	r3, [r3, #20]
 80084a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084a6:	2b40      	cmp	r3, #64	@ 0x40
 80084a8:	d141      	bne.n	800852e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	3314      	adds	r3, #20
 80084b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084b8:	e853 3f00 	ldrex	r3, [r3]
 80084bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80084c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80084c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	3314      	adds	r3, #20
 80084d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80084d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80084da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80084e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80084e6:	e841 2300 	strex	r3, r2, [r1]
 80084ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80084ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d1d9      	bne.n	80084aa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d013      	beq.n	8008526 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008502:	4a8a      	ldr	r2, [pc, #552]	@ (800872c <HAL_UART_IRQHandler+0x410>)
 8008504:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800850a:	4618      	mov	r0, r3
 800850c:	f7f9 ff1e 	bl	800234c <HAL_DMA_Abort_IT>
 8008510:	4603      	mov	r3, r0
 8008512:	2b00      	cmp	r3, #0
 8008514:	d016      	beq.n	8008544 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800851a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008520:	4610      	mov	r0, r2
 8008522:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008524:	e00e      	b.n	8008544 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 f9b6 	bl	8008898 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800852c:	e00a      	b.n	8008544 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 f9b2 	bl	8008898 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008534:	e006      	b.n	8008544 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 f9ae 	bl	8008898 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2200      	movs	r2, #0
 8008540:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008542:	e18d      	b.n	8008860 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008544:	bf00      	nop
    return;
 8008546:	e18b      	b.n	8008860 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800854c:	2b01      	cmp	r3, #1
 800854e:	f040 8167 	bne.w	8008820 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008552:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008556:	f003 0310 	and.w	r3, r3, #16
 800855a:	2b00      	cmp	r3, #0
 800855c:	f000 8160 	beq.w	8008820 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008564:	f003 0310 	and.w	r3, r3, #16
 8008568:	2b00      	cmp	r3, #0
 800856a:	f000 8159 	beq.w	8008820 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800856e:	2300      	movs	r3, #0
 8008570:	60bb      	str	r3, [r7, #8]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	60bb      	str	r3, [r7, #8]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	60bb      	str	r3, [r7, #8]
 8008582:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	695b      	ldr	r3, [r3, #20]
 800858a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800858e:	2b40      	cmp	r3, #64	@ 0x40
 8008590:	f040 80ce 	bne.w	8008730 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80085a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f000 80a9 	beq.w	80086fc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80085ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80085b2:	429a      	cmp	r2, r3
 80085b4:	f080 80a2 	bcs.w	80086fc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80085be:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085c4:	69db      	ldr	r3, [r3, #28]
 80085c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085ca:	f000 8088 	beq.w	80086de <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	330c      	adds	r3, #12
 80085d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80085dc:	e853 3f00 	ldrex	r3, [r3]
 80085e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80085e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80085e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	330c      	adds	r3, #12
 80085f6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80085fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80085fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008602:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008606:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800860a:	e841 2300 	strex	r3, r2, [r1]
 800860e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008612:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008616:	2b00      	cmp	r3, #0
 8008618:	d1d9      	bne.n	80085ce <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	3314      	adds	r3, #20
 8008620:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008622:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008624:	e853 3f00 	ldrex	r3, [r3]
 8008628:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800862a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800862c:	f023 0301 	bic.w	r3, r3, #1
 8008630:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	3314      	adds	r3, #20
 800863a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800863e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008642:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008644:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008646:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800864a:	e841 2300 	strex	r3, r2, [r1]
 800864e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008650:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1e1      	bne.n	800861a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	3314      	adds	r3, #20
 800865c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008660:	e853 3f00 	ldrex	r3, [r3]
 8008664:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008666:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008668:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800866c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	3314      	adds	r3, #20
 8008676:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800867a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800867c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800867e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008680:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008682:	e841 2300 	strex	r3, r2, [r1]
 8008686:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008688:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800868a:	2b00      	cmp	r3, #0
 800868c:	d1e3      	bne.n	8008656 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2220      	movs	r2, #32
 8008692:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2200      	movs	r2, #0
 800869a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	330c      	adds	r3, #12
 80086a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086a6:	e853 3f00 	ldrex	r3, [r3]
 80086aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80086ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086ae:	f023 0310 	bic.w	r3, r3, #16
 80086b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	330c      	adds	r3, #12
 80086bc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80086c0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80086c2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80086c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80086c8:	e841 2300 	strex	r3, r2, [r1]
 80086cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80086ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1e3      	bne.n	800869c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086d8:	4618      	mov	r0, r3
 80086da:	f7f9 fdc7 	bl	800226c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2202      	movs	r2, #2
 80086e2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	1ad3      	subs	r3, r2, r3
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	4619      	mov	r1, r3
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f000 f8d9 	bl	80088ac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80086fa:	e0b3      	b.n	8008864 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008700:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008704:	429a      	cmp	r2, r3
 8008706:	f040 80ad 	bne.w	8008864 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800870e:	69db      	ldr	r3, [r3, #28]
 8008710:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008714:	f040 80a6 	bne.w	8008864 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2202      	movs	r2, #2
 800871c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008722:	4619      	mov	r1, r3
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f000 f8c1 	bl	80088ac <HAL_UARTEx_RxEventCallback>
      return;
 800872a:	e09b      	b.n	8008864 <HAL_UART_IRQHandler+0x548>
 800872c:	08008a3d 	.word	0x08008a3d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008738:	b29b      	uxth	r3, r3
 800873a:	1ad3      	subs	r3, r2, r3
 800873c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008744:	b29b      	uxth	r3, r3
 8008746:	2b00      	cmp	r3, #0
 8008748:	f000 808e 	beq.w	8008868 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800874c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008750:	2b00      	cmp	r3, #0
 8008752:	f000 8089 	beq.w	8008868 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	330c      	adds	r3, #12
 800875c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800875e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008760:	e853 3f00 	ldrex	r3, [r3]
 8008764:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008768:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800876c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	330c      	adds	r3, #12
 8008776:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800877a:	647a      	str	r2, [r7, #68]	@ 0x44
 800877c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800877e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008780:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008782:	e841 2300 	strex	r3, r2, [r1]
 8008786:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008788:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800878a:	2b00      	cmp	r3, #0
 800878c:	d1e3      	bne.n	8008756 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	3314      	adds	r3, #20
 8008794:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008798:	e853 3f00 	ldrex	r3, [r3]
 800879c:	623b      	str	r3, [r7, #32]
   return(result);
 800879e:	6a3b      	ldr	r3, [r7, #32]
 80087a0:	f023 0301 	bic.w	r3, r3, #1
 80087a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	3314      	adds	r3, #20
 80087ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80087b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80087b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087ba:	e841 2300 	strex	r3, r2, [r1]
 80087be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d1e3      	bne.n	800878e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2220      	movs	r2, #32
 80087ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2200      	movs	r2, #0
 80087d2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	330c      	adds	r3, #12
 80087da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	e853 3f00 	ldrex	r3, [r3]
 80087e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f023 0310 	bic.w	r3, r3, #16
 80087ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	330c      	adds	r3, #12
 80087f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80087f8:	61fa      	str	r2, [r7, #28]
 80087fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fc:	69b9      	ldr	r1, [r7, #24]
 80087fe:	69fa      	ldr	r2, [r7, #28]
 8008800:	e841 2300 	strex	r3, r2, [r1]
 8008804:	617b      	str	r3, [r7, #20]
   return(result);
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d1e3      	bne.n	80087d4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2202      	movs	r2, #2
 8008810:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008812:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008816:	4619      	mov	r1, r3
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f000 f847 	bl	80088ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800881e:	e023      	b.n	8008868 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008820:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008828:	2b00      	cmp	r3, #0
 800882a:	d009      	beq.n	8008840 <HAL_UART_IRQHandler+0x524>
 800882c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008830:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008834:	2b00      	cmp	r3, #0
 8008836:	d003      	beq.n	8008840 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f000 f910 	bl	8008a5e <UART_Transmit_IT>
    return;
 800883e:	e014      	b.n	800886a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008840:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008844:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008848:	2b00      	cmp	r3, #0
 800884a:	d00e      	beq.n	800886a <HAL_UART_IRQHandler+0x54e>
 800884c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008854:	2b00      	cmp	r3, #0
 8008856:	d008      	beq.n	800886a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f000 f950 	bl	8008afe <UART_EndTransmit_IT>
    return;
 800885e:	e004      	b.n	800886a <HAL_UART_IRQHandler+0x54e>
    return;
 8008860:	bf00      	nop
 8008862:	e002      	b.n	800886a <HAL_UART_IRQHandler+0x54e>
      return;
 8008864:	bf00      	nop
 8008866:	e000      	b.n	800886a <HAL_UART_IRQHandler+0x54e>
      return;
 8008868:	bf00      	nop
  }
}
 800886a:	37e8      	adds	r7, #232	@ 0xe8
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}

08008870 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008870:	b480      	push	{r7}
 8008872:	b083      	sub	sp, #12
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008878:	bf00      	nop
 800887a:	370c      	adds	r7, #12
 800887c:	46bd      	mov	sp, r7
 800887e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008882:	4770      	bx	lr

08008884 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008884:	b480      	push	{r7}
 8008886:	b083      	sub	sp, #12
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800888c:	bf00      	nop
 800888e:	370c      	adds	r7, #12
 8008890:	46bd      	mov	sp, r7
 8008892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008896:	4770      	bx	lr

08008898 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008898:	b480      	push	{r7}
 800889a:	b083      	sub	sp, #12
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80088a0:	bf00      	nop
 80088a2:	370c      	adds	r7, #12
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b083      	sub	sp, #12
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	460b      	mov	r3, r1
 80088b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80088b8:	bf00      	nop
 80088ba:	370c      	adds	r7, #12
 80088bc:	46bd      	mov	sp, r7
 80088be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c2:	4770      	bx	lr

080088c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b086      	sub	sp, #24
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	60f8      	str	r0, [r7, #12]
 80088cc:	60b9      	str	r1, [r7, #8]
 80088ce:	603b      	str	r3, [r7, #0]
 80088d0:	4613      	mov	r3, r2
 80088d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088d4:	e03b      	b.n	800894e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088d6:	6a3b      	ldr	r3, [r7, #32]
 80088d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80088dc:	d037      	beq.n	800894e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088de:	f7f9 fa7d 	bl	8001ddc <HAL_GetTick>
 80088e2:	4602      	mov	r2, r0
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	1ad3      	subs	r3, r2, r3
 80088e8:	6a3a      	ldr	r2, [r7, #32]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d302      	bcc.n	80088f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80088ee:	6a3b      	ldr	r3, [r7, #32]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d101      	bne.n	80088f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80088f4:	2303      	movs	r3, #3
 80088f6:	e03a      	b.n	800896e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	68db      	ldr	r3, [r3, #12]
 80088fe:	f003 0304 	and.w	r3, r3, #4
 8008902:	2b00      	cmp	r3, #0
 8008904:	d023      	beq.n	800894e <UART_WaitOnFlagUntilTimeout+0x8a>
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	2b80      	cmp	r3, #128	@ 0x80
 800890a:	d020      	beq.n	800894e <UART_WaitOnFlagUntilTimeout+0x8a>
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	2b40      	cmp	r3, #64	@ 0x40
 8008910:	d01d      	beq.n	800894e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	f003 0308 	and.w	r3, r3, #8
 800891c:	2b08      	cmp	r3, #8
 800891e:	d116      	bne.n	800894e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008920:	2300      	movs	r3, #0
 8008922:	617b      	str	r3, [r7, #20]
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	617b      	str	r3, [r7, #20]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	685b      	ldr	r3, [r3, #4]
 8008932:	617b      	str	r3, [r7, #20]
 8008934:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008936:	68f8      	ldr	r0, [r7, #12]
 8008938:	f000 f81d 	bl	8008976 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2208      	movs	r2, #8
 8008940:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	2200      	movs	r2, #0
 8008946:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800894a:	2301      	movs	r3, #1
 800894c:	e00f      	b.n	800896e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	681a      	ldr	r2, [r3, #0]
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	4013      	ands	r3, r2
 8008958:	68ba      	ldr	r2, [r7, #8]
 800895a:	429a      	cmp	r2, r3
 800895c:	bf0c      	ite	eq
 800895e:	2301      	moveq	r3, #1
 8008960:	2300      	movne	r3, #0
 8008962:	b2db      	uxtb	r3, r3
 8008964:	461a      	mov	r2, r3
 8008966:	79fb      	ldrb	r3, [r7, #7]
 8008968:	429a      	cmp	r2, r3
 800896a:	d0b4      	beq.n	80088d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	3718      	adds	r7, #24
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}

08008976 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008976:	b480      	push	{r7}
 8008978:	b095      	sub	sp, #84	@ 0x54
 800897a:	af00      	add	r7, sp, #0
 800897c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	330c      	adds	r3, #12
 8008984:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008988:	e853 3f00 	ldrex	r3, [r3]
 800898c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800898e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008990:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008994:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	330c      	adds	r3, #12
 800899c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800899e:	643a      	str	r2, [r7, #64]	@ 0x40
 80089a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80089a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80089a6:	e841 2300 	strex	r3, r2, [r1]
 80089aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80089ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d1e5      	bne.n	800897e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	3314      	adds	r3, #20
 80089b8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ba:	6a3b      	ldr	r3, [r7, #32]
 80089bc:	e853 3f00 	ldrex	r3, [r3]
 80089c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80089c2:	69fb      	ldr	r3, [r7, #28]
 80089c4:	f023 0301 	bic.w	r3, r3, #1
 80089c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	3314      	adds	r3, #20
 80089d0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80089d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80089d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80089d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80089da:	e841 2300 	strex	r3, r2, [r1]
 80089de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80089e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d1e5      	bne.n	80089b2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	d119      	bne.n	8008a22 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	330c      	adds	r3, #12
 80089f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	e853 3f00 	ldrex	r3, [r3]
 80089fc:	60bb      	str	r3, [r7, #8]
   return(result);
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	f023 0310 	bic.w	r3, r3, #16
 8008a04:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	330c      	adds	r3, #12
 8008a0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a0e:	61ba      	str	r2, [r7, #24]
 8008a10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a12:	6979      	ldr	r1, [r7, #20]
 8008a14:	69ba      	ldr	r2, [r7, #24]
 8008a16:	e841 2300 	strex	r3, r2, [r1]
 8008a1a:	613b      	str	r3, [r7, #16]
   return(result);
 8008a1c:	693b      	ldr	r3, [r7, #16]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d1e5      	bne.n	80089ee <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2220      	movs	r2, #32
 8008a26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008a30:	bf00      	nop
 8008a32:	3754      	adds	r7, #84	@ 0x54
 8008a34:	46bd      	mov	sp, r7
 8008a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3a:	4770      	bx	lr

08008a3c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a48:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a50:	68f8      	ldr	r0, [r7, #12]
 8008a52:	f7ff ff21 	bl	8008898 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a56:	bf00      	nop
 8008a58:	3710      	adds	r7, #16
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}

08008a5e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008a5e:	b480      	push	{r7}
 8008a60:	b085      	sub	sp, #20
 8008a62:	af00      	add	r7, sp, #0
 8008a64:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	2b21      	cmp	r3, #33	@ 0x21
 8008a70:	d13e      	bne.n	8008af0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	689b      	ldr	r3, [r3, #8]
 8008a76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a7a:	d114      	bne.n	8008aa6 <UART_Transmit_IT+0x48>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	691b      	ldr	r3, [r3, #16]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d110      	bne.n	8008aa6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	6a1b      	ldr	r3, [r3, #32]
 8008a88:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	881b      	ldrh	r3, [r3, #0]
 8008a8e:	461a      	mov	r2, r3
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008a98:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6a1b      	ldr	r3, [r3, #32]
 8008a9e:	1c9a      	adds	r2, r3, #2
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	621a      	str	r2, [r3, #32]
 8008aa4:	e008      	b.n	8008ab8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6a1b      	ldr	r3, [r3, #32]
 8008aaa:	1c59      	adds	r1, r3, #1
 8008aac:	687a      	ldr	r2, [r7, #4]
 8008aae:	6211      	str	r1, [r2, #32]
 8008ab0:	781a      	ldrb	r2, [r3, #0]
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	3b01      	subs	r3, #1
 8008ac0:	b29b      	uxth	r3, r3
 8008ac2:	687a      	ldr	r2, [r7, #4]
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d10f      	bne.n	8008aec <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	68da      	ldr	r2, [r3, #12]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008ada:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	68da      	ldr	r2, [r3, #12]
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008aea:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008aec:	2300      	movs	r3, #0
 8008aee:	e000      	b.n	8008af2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008af0:	2302      	movs	r3, #2
  }
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3714      	adds	r7, #20
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr

08008afe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008afe:	b580      	push	{r7, lr}
 8008b00:	b082      	sub	sp, #8
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	68da      	ldr	r2, [r3, #12]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b14:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2220      	movs	r2, #32
 8008b1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f7ff fea6 	bl	8008870 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008b24:	2300      	movs	r3, #0
}
 8008b26:	4618      	mov	r0, r3
 8008b28:	3708      	adds	r7, #8
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}

08008b2e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008b2e:	b580      	push	{r7, lr}
 8008b30:	b08c      	sub	sp, #48	@ 0x30
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008b36:	2300      	movs	r3, #0
 8008b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	2b22      	cmp	r3, #34	@ 0x22
 8008b48:	f040 80aa 	bne.w	8008ca0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	689b      	ldr	r3, [r3, #8]
 8008b50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b54:	d115      	bne.n	8008b82 <UART_Receive_IT+0x54>
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	691b      	ldr	r3, [r3, #16]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d111      	bne.n	8008b82 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b62:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	b29b      	uxth	r3, r3
 8008b6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008b70:	b29a      	uxth	r2, r3
 8008b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b74:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b7a:	1c9a      	adds	r2, r3, #2
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	629a      	str	r2, [r3, #40]	@ 0x28
 8008b80:	e024      	b.n	8008bcc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b86:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b90:	d007      	beq.n	8008ba2 <UART_Receive_IT+0x74>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	689b      	ldr	r3, [r3, #8]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d10a      	bne.n	8008bb0 <UART_Receive_IT+0x82>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	691b      	ldr	r3, [r3, #16]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d106      	bne.n	8008bb0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	685b      	ldr	r3, [r3, #4]
 8008ba8:	b2da      	uxtb	r2, r3
 8008baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bac:	701a      	strb	r2, [r3, #0]
 8008bae:	e008      	b.n	8008bc2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	b2db      	uxtb	r3, r3
 8008bb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bbc:	b2da      	uxtb	r2, r3
 8008bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bc0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc6:	1c5a      	adds	r2, r3, #1
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008bd0:	b29b      	uxth	r3, r3
 8008bd2:	3b01      	subs	r3, #1
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	687a      	ldr	r2, [r7, #4]
 8008bd8:	4619      	mov	r1, r3
 8008bda:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d15d      	bne.n	8008c9c <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	68da      	ldr	r2, [r3, #12]
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f022 0220 	bic.w	r2, r2, #32
 8008bee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	68da      	ldr	r2, [r3, #12]
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008bfe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	695a      	ldr	r2, [r3, #20]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f022 0201 	bic.w	r2, r2, #1
 8008c0e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2220      	movs	r2, #32
 8008c14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d135      	bne.n	8008c92 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	330c      	adds	r3, #12
 8008c32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	e853 3f00 	ldrex	r3, [r3]
 8008c3a:	613b      	str	r3, [r7, #16]
   return(result);
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	f023 0310 	bic.w	r3, r3, #16
 8008c42:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	330c      	adds	r3, #12
 8008c4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c4c:	623a      	str	r2, [r7, #32]
 8008c4e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c50:	69f9      	ldr	r1, [r7, #28]
 8008c52:	6a3a      	ldr	r2, [r7, #32]
 8008c54:	e841 2300 	strex	r3, r2, [r1]
 8008c58:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c5a:	69bb      	ldr	r3, [r7, #24]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d1e5      	bne.n	8008c2c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f003 0310 	and.w	r3, r3, #16
 8008c6a:	2b10      	cmp	r3, #16
 8008c6c:	d10a      	bne.n	8008c84 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008c6e:	2300      	movs	r3, #0
 8008c70:	60fb      	str	r3, [r7, #12]
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	60fb      	str	r3, [r7, #12]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	685b      	ldr	r3, [r3, #4]
 8008c80:	60fb      	str	r3, [r7, #12]
 8008c82:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008c88:	4619      	mov	r1, r3
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f7ff fe0e 	bl	80088ac <HAL_UARTEx_RxEventCallback>
 8008c90:	e002      	b.n	8008c98 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f7ff fdf6 	bl	8008884 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008c98:	2300      	movs	r3, #0
 8008c9a:	e002      	b.n	8008ca2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	e000      	b.n	8008ca2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008ca0:	2302      	movs	r3, #2
  }
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3730      	adds	r7, #48	@ 0x30
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}
	...

08008cac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008cac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008cb0:	b0c0      	sub	sp, #256	@ 0x100
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	691b      	ldr	r3, [r3, #16]
 8008cc0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cc8:	68d9      	ldr	r1, [r3, #12]
 8008cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cce:	681a      	ldr	r2, [r3, #0]
 8008cd0:	ea40 0301 	orr.w	r3, r0, r1
 8008cd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cda:	689a      	ldr	r2, [r3, #8]
 8008cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ce0:	691b      	ldr	r3, [r3, #16]
 8008ce2:	431a      	orrs	r2, r3
 8008ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ce8:	695b      	ldr	r3, [r3, #20]
 8008cea:	431a      	orrs	r2, r3
 8008cec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cf0:	69db      	ldr	r3, [r3, #28]
 8008cf2:	4313      	orrs	r3, r2
 8008cf4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008cf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	68db      	ldr	r3, [r3, #12]
 8008d00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008d04:	f021 010c 	bic.w	r1, r1, #12
 8008d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d0c:	681a      	ldr	r2, [r3, #0]
 8008d0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008d12:	430b      	orrs	r3, r1
 8008d14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	695b      	ldr	r3, [r3, #20]
 8008d1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008d22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d26:	6999      	ldr	r1, [r3, #24]
 8008d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d2c:	681a      	ldr	r2, [r3, #0]
 8008d2e:	ea40 0301 	orr.w	r3, r0, r1
 8008d32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d38:	681a      	ldr	r2, [r3, #0]
 8008d3a:	4b8f      	ldr	r3, [pc, #572]	@ (8008f78 <UART_SetConfig+0x2cc>)
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d005      	beq.n	8008d4c <UART_SetConfig+0xa0>
 8008d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d44:	681a      	ldr	r2, [r3, #0]
 8008d46:	4b8d      	ldr	r3, [pc, #564]	@ (8008f7c <UART_SetConfig+0x2d0>)
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	d104      	bne.n	8008d56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008d4c:	f7fc fdba 	bl	80058c4 <HAL_RCC_GetPCLK2Freq>
 8008d50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008d54:	e003      	b.n	8008d5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008d56:	f7fc fda1 	bl	800589c <HAL_RCC_GetPCLK1Freq>
 8008d5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d62:	69db      	ldr	r3, [r3, #28]
 8008d64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d68:	f040 810c 	bne.w	8008f84 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008d6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d70:	2200      	movs	r2, #0
 8008d72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008d76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008d7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008d7e:	4622      	mov	r2, r4
 8008d80:	462b      	mov	r3, r5
 8008d82:	1891      	adds	r1, r2, r2
 8008d84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008d86:	415b      	adcs	r3, r3
 8008d88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008d8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008d8e:	4621      	mov	r1, r4
 8008d90:	eb12 0801 	adds.w	r8, r2, r1
 8008d94:	4629      	mov	r1, r5
 8008d96:	eb43 0901 	adc.w	r9, r3, r1
 8008d9a:	f04f 0200 	mov.w	r2, #0
 8008d9e:	f04f 0300 	mov.w	r3, #0
 8008da2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008da6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008daa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008dae:	4690      	mov	r8, r2
 8008db0:	4699      	mov	r9, r3
 8008db2:	4623      	mov	r3, r4
 8008db4:	eb18 0303 	adds.w	r3, r8, r3
 8008db8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008dbc:	462b      	mov	r3, r5
 8008dbe:	eb49 0303 	adc.w	r3, r9, r3
 8008dc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008dd2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008dd6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008dda:	460b      	mov	r3, r1
 8008ddc:	18db      	adds	r3, r3, r3
 8008dde:	653b      	str	r3, [r7, #80]	@ 0x50
 8008de0:	4613      	mov	r3, r2
 8008de2:	eb42 0303 	adc.w	r3, r2, r3
 8008de6:	657b      	str	r3, [r7, #84]	@ 0x54
 8008de8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008dec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008df0:	f7f7 fa4e 	bl	8000290 <__aeabi_uldivmod>
 8008df4:	4602      	mov	r2, r0
 8008df6:	460b      	mov	r3, r1
 8008df8:	4b61      	ldr	r3, [pc, #388]	@ (8008f80 <UART_SetConfig+0x2d4>)
 8008dfa:	fba3 2302 	umull	r2, r3, r3, r2
 8008dfe:	095b      	lsrs	r3, r3, #5
 8008e00:	011c      	lsls	r4, r3, #4
 8008e02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e06:	2200      	movs	r2, #0
 8008e08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008e0c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008e10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008e14:	4642      	mov	r2, r8
 8008e16:	464b      	mov	r3, r9
 8008e18:	1891      	adds	r1, r2, r2
 8008e1a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008e1c:	415b      	adcs	r3, r3
 8008e1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008e24:	4641      	mov	r1, r8
 8008e26:	eb12 0a01 	adds.w	sl, r2, r1
 8008e2a:	4649      	mov	r1, r9
 8008e2c:	eb43 0b01 	adc.w	fp, r3, r1
 8008e30:	f04f 0200 	mov.w	r2, #0
 8008e34:	f04f 0300 	mov.w	r3, #0
 8008e38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008e3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008e40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008e44:	4692      	mov	sl, r2
 8008e46:	469b      	mov	fp, r3
 8008e48:	4643      	mov	r3, r8
 8008e4a:	eb1a 0303 	adds.w	r3, sl, r3
 8008e4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e52:	464b      	mov	r3, r9
 8008e54:	eb4b 0303 	adc.w	r3, fp, r3
 8008e58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	2200      	movs	r2, #0
 8008e64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008e68:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008e6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008e70:	460b      	mov	r3, r1
 8008e72:	18db      	adds	r3, r3, r3
 8008e74:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e76:	4613      	mov	r3, r2
 8008e78:	eb42 0303 	adc.w	r3, r2, r3
 8008e7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008e7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008e82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008e86:	f7f7 fa03 	bl	8000290 <__aeabi_uldivmod>
 8008e8a:	4602      	mov	r2, r0
 8008e8c:	460b      	mov	r3, r1
 8008e8e:	4611      	mov	r1, r2
 8008e90:	4b3b      	ldr	r3, [pc, #236]	@ (8008f80 <UART_SetConfig+0x2d4>)
 8008e92:	fba3 2301 	umull	r2, r3, r3, r1
 8008e96:	095b      	lsrs	r3, r3, #5
 8008e98:	2264      	movs	r2, #100	@ 0x64
 8008e9a:	fb02 f303 	mul.w	r3, r2, r3
 8008e9e:	1acb      	subs	r3, r1, r3
 8008ea0:	00db      	lsls	r3, r3, #3
 8008ea2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008ea6:	4b36      	ldr	r3, [pc, #216]	@ (8008f80 <UART_SetConfig+0x2d4>)
 8008ea8:	fba3 2302 	umull	r2, r3, r3, r2
 8008eac:	095b      	lsrs	r3, r3, #5
 8008eae:	005b      	lsls	r3, r3, #1
 8008eb0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008eb4:	441c      	add	r4, r3
 8008eb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008eba:	2200      	movs	r2, #0
 8008ebc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ec0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008ec4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008ec8:	4642      	mov	r2, r8
 8008eca:	464b      	mov	r3, r9
 8008ecc:	1891      	adds	r1, r2, r2
 8008ece:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008ed0:	415b      	adcs	r3, r3
 8008ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ed4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008ed8:	4641      	mov	r1, r8
 8008eda:	1851      	adds	r1, r2, r1
 8008edc:	6339      	str	r1, [r7, #48]	@ 0x30
 8008ede:	4649      	mov	r1, r9
 8008ee0:	414b      	adcs	r3, r1
 8008ee2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ee4:	f04f 0200 	mov.w	r2, #0
 8008ee8:	f04f 0300 	mov.w	r3, #0
 8008eec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008ef0:	4659      	mov	r1, fp
 8008ef2:	00cb      	lsls	r3, r1, #3
 8008ef4:	4651      	mov	r1, sl
 8008ef6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008efa:	4651      	mov	r1, sl
 8008efc:	00ca      	lsls	r2, r1, #3
 8008efe:	4610      	mov	r0, r2
 8008f00:	4619      	mov	r1, r3
 8008f02:	4603      	mov	r3, r0
 8008f04:	4642      	mov	r2, r8
 8008f06:	189b      	adds	r3, r3, r2
 8008f08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f0c:	464b      	mov	r3, r9
 8008f0e:	460a      	mov	r2, r1
 8008f10:	eb42 0303 	adc.w	r3, r2, r3
 8008f14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	2200      	movs	r2, #0
 8008f20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008f24:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008f28:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008f2c:	460b      	mov	r3, r1
 8008f2e:	18db      	adds	r3, r3, r3
 8008f30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f32:	4613      	mov	r3, r2
 8008f34:	eb42 0303 	adc.w	r3, r2, r3
 8008f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008f3e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008f42:	f7f7 f9a5 	bl	8000290 <__aeabi_uldivmod>
 8008f46:	4602      	mov	r2, r0
 8008f48:	460b      	mov	r3, r1
 8008f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f80 <UART_SetConfig+0x2d4>)
 8008f4c:	fba3 1302 	umull	r1, r3, r3, r2
 8008f50:	095b      	lsrs	r3, r3, #5
 8008f52:	2164      	movs	r1, #100	@ 0x64
 8008f54:	fb01 f303 	mul.w	r3, r1, r3
 8008f58:	1ad3      	subs	r3, r2, r3
 8008f5a:	00db      	lsls	r3, r3, #3
 8008f5c:	3332      	adds	r3, #50	@ 0x32
 8008f5e:	4a08      	ldr	r2, [pc, #32]	@ (8008f80 <UART_SetConfig+0x2d4>)
 8008f60:	fba2 2303 	umull	r2, r3, r2, r3
 8008f64:	095b      	lsrs	r3, r3, #5
 8008f66:	f003 0207 	and.w	r2, r3, #7
 8008f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4422      	add	r2, r4
 8008f72:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008f74:	e106      	b.n	8009184 <UART_SetConfig+0x4d8>
 8008f76:	bf00      	nop
 8008f78:	40011000 	.word	0x40011000
 8008f7c:	40011400 	.word	0x40011400
 8008f80:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008f84:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008f8e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008f92:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008f96:	4642      	mov	r2, r8
 8008f98:	464b      	mov	r3, r9
 8008f9a:	1891      	adds	r1, r2, r2
 8008f9c:	6239      	str	r1, [r7, #32]
 8008f9e:	415b      	adcs	r3, r3
 8008fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fa2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008fa6:	4641      	mov	r1, r8
 8008fa8:	1854      	adds	r4, r2, r1
 8008faa:	4649      	mov	r1, r9
 8008fac:	eb43 0501 	adc.w	r5, r3, r1
 8008fb0:	f04f 0200 	mov.w	r2, #0
 8008fb4:	f04f 0300 	mov.w	r3, #0
 8008fb8:	00eb      	lsls	r3, r5, #3
 8008fba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008fbe:	00e2      	lsls	r2, r4, #3
 8008fc0:	4614      	mov	r4, r2
 8008fc2:	461d      	mov	r5, r3
 8008fc4:	4643      	mov	r3, r8
 8008fc6:	18e3      	adds	r3, r4, r3
 8008fc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008fcc:	464b      	mov	r3, r9
 8008fce:	eb45 0303 	adc.w	r3, r5, r3
 8008fd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fda:	685b      	ldr	r3, [r3, #4]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008fe2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008fe6:	f04f 0200 	mov.w	r2, #0
 8008fea:	f04f 0300 	mov.w	r3, #0
 8008fee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008ff2:	4629      	mov	r1, r5
 8008ff4:	008b      	lsls	r3, r1, #2
 8008ff6:	4621      	mov	r1, r4
 8008ff8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ffc:	4621      	mov	r1, r4
 8008ffe:	008a      	lsls	r2, r1, #2
 8009000:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009004:	f7f7 f944 	bl	8000290 <__aeabi_uldivmod>
 8009008:	4602      	mov	r2, r0
 800900a:	460b      	mov	r3, r1
 800900c:	4b60      	ldr	r3, [pc, #384]	@ (8009190 <UART_SetConfig+0x4e4>)
 800900e:	fba3 2302 	umull	r2, r3, r3, r2
 8009012:	095b      	lsrs	r3, r3, #5
 8009014:	011c      	lsls	r4, r3, #4
 8009016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800901a:	2200      	movs	r2, #0
 800901c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009020:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009024:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009028:	4642      	mov	r2, r8
 800902a:	464b      	mov	r3, r9
 800902c:	1891      	adds	r1, r2, r2
 800902e:	61b9      	str	r1, [r7, #24]
 8009030:	415b      	adcs	r3, r3
 8009032:	61fb      	str	r3, [r7, #28]
 8009034:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009038:	4641      	mov	r1, r8
 800903a:	1851      	adds	r1, r2, r1
 800903c:	6139      	str	r1, [r7, #16]
 800903e:	4649      	mov	r1, r9
 8009040:	414b      	adcs	r3, r1
 8009042:	617b      	str	r3, [r7, #20]
 8009044:	f04f 0200 	mov.w	r2, #0
 8009048:	f04f 0300 	mov.w	r3, #0
 800904c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009050:	4659      	mov	r1, fp
 8009052:	00cb      	lsls	r3, r1, #3
 8009054:	4651      	mov	r1, sl
 8009056:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800905a:	4651      	mov	r1, sl
 800905c:	00ca      	lsls	r2, r1, #3
 800905e:	4610      	mov	r0, r2
 8009060:	4619      	mov	r1, r3
 8009062:	4603      	mov	r3, r0
 8009064:	4642      	mov	r2, r8
 8009066:	189b      	adds	r3, r3, r2
 8009068:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800906c:	464b      	mov	r3, r9
 800906e:	460a      	mov	r2, r1
 8009070:	eb42 0303 	adc.w	r3, r2, r3
 8009074:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	2200      	movs	r2, #0
 8009080:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009082:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009084:	f04f 0200 	mov.w	r2, #0
 8009088:	f04f 0300 	mov.w	r3, #0
 800908c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009090:	4649      	mov	r1, r9
 8009092:	008b      	lsls	r3, r1, #2
 8009094:	4641      	mov	r1, r8
 8009096:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800909a:	4641      	mov	r1, r8
 800909c:	008a      	lsls	r2, r1, #2
 800909e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80090a2:	f7f7 f8f5 	bl	8000290 <__aeabi_uldivmod>
 80090a6:	4602      	mov	r2, r0
 80090a8:	460b      	mov	r3, r1
 80090aa:	4611      	mov	r1, r2
 80090ac:	4b38      	ldr	r3, [pc, #224]	@ (8009190 <UART_SetConfig+0x4e4>)
 80090ae:	fba3 2301 	umull	r2, r3, r3, r1
 80090b2:	095b      	lsrs	r3, r3, #5
 80090b4:	2264      	movs	r2, #100	@ 0x64
 80090b6:	fb02 f303 	mul.w	r3, r2, r3
 80090ba:	1acb      	subs	r3, r1, r3
 80090bc:	011b      	lsls	r3, r3, #4
 80090be:	3332      	adds	r3, #50	@ 0x32
 80090c0:	4a33      	ldr	r2, [pc, #204]	@ (8009190 <UART_SetConfig+0x4e4>)
 80090c2:	fba2 2303 	umull	r2, r3, r2, r3
 80090c6:	095b      	lsrs	r3, r3, #5
 80090c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80090cc:	441c      	add	r4, r3
 80090ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090d2:	2200      	movs	r2, #0
 80090d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80090d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80090d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80090dc:	4642      	mov	r2, r8
 80090de:	464b      	mov	r3, r9
 80090e0:	1891      	adds	r1, r2, r2
 80090e2:	60b9      	str	r1, [r7, #8]
 80090e4:	415b      	adcs	r3, r3
 80090e6:	60fb      	str	r3, [r7, #12]
 80090e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80090ec:	4641      	mov	r1, r8
 80090ee:	1851      	adds	r1, r2, r1
 80090f0:	6039      	str	r1, [r7, #0]
 80090f2:	4649      	mov	r1, r9
 80090f4:	414b      	adcs	r3, r1
 80090f6:	607b      	str	r3, [r7, #4]
 80090f8:	f04f 0200 	mov.w	r2, #0
 80090fc:	f04f 0300 	mov.w	r3, #0
 8009100:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009104:	4659      	mov	r1, fp
 8009106:	00cb      	lsls	r3, r1, #3
 8009108:	4651      	mov	r1, sl
 800910a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800910e:	4651      	mov	r1, sl
 8009110:	00ca      	lsls	r2, r1, #3
 8009112:	4610      	mov	r0, r2
 8009114:	4619      	mov	r1, r3
 8009116:	4603      	mov	r3, r0
 8009118:	4642      	mov	r2, r8
 800911a:	189b      	adds	r3, r3, r2
 800911c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800911e:	464b      	mov	r3, r9
 8009120:	460a      	mov	r2, r1
 8009122:	eb42 0303 	adc.w	r3, r2, r3
 8009126:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	2200      	movs	r2, #0
 8009130:	663b      	str	r3, [r7, #96]	@ 0x60
 8009132:	667a      	str	r2, [r7, #100]	@ 0x64
 8009134:	f04f 0200 	mov.w	r2, #0
 8009138:	f04f 0300 	mov.w	r3, #0
 800913c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009140:	4649      	mov	r1, r9
 8009142:	008b      	lsls	r3, r1, #2
 8009144:	4641      	mov	r1, r8
 8009146:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800914a:	4641      	mov	r1, r8
 800914c:	008a      	lsls	r2, r1, #2
 800914e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009152:	f7f7 f89d 	bl	8000290 <__aeabi_uldivmod>
 8009156:	4602      	mov	r2, r0
 8009158:	460b      	mov	r3, r1
 800915a:	4b0d      	ldr	r3, [pc, #52]	@ (8009190 <UART_SetConfig+0x4e4>)
 800915c:	fba3 1302 	umull	r1, r3, r3, r2
 8009160:	095b      	lsrs	r3, r3, #5
 8009162:	2164      	movs	r1, #100	@ 0x64
 8009164:	fb01 f303 	mul.w	r3, r1, r3
 8009168:	1ad3      	subs	r3, r2, r3
 800916a:	011b      	lsls	r3, r3, #4
 800916c:	3332      	adds	r3, #50	@ 0x32
 800916e:	4a08      	ldr	r2, [pc, #32]	@ (8009190 <UART_SetConfig+0x4e4>)
 8009170:	fba2 2303 	umull	r2, r3, r2, r3
 8009174:	095b      	lsrs	r3, r3, #5
 8009176:	f003 020f 	and.w	r2, r3, #15
 800917a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4422      	add	r2, r4
 8009182:	609a      	str	r2, [r3, #8]
}
 8009184:	bf00      	nop
 8009186:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800918a:	46bd      	mov	sp, r7
 800918c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009190:	51eb851f 	.word	0x51eb851f

08009194 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009194:	b084      	sub	sp, #16
 8009196:	b480      	push	{r7}
 8009198:	b085      	sub	sp, #20
 800919a:	af00      	add	r7, sp, #0
 800919c:	6078      	str	r0, [r7, #4]
 800919e:	f107 001c 	add.w	r0, r7, #28
 80091a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80091a6:	2300      	movs	r3, #0
 80091a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80091aa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80091ac:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80091ae:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80091b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80091b2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80091b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80091b6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80091b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80091ba:	431a      	orrs	r2, r3
             Init.ClockDiv
 80091bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80091be:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80091c0:	68fa      	ldr	r2, [r7, #12]
 80091c2:	4313      	orrs	r3, r2
 80091c4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	685b      	ldr	r3, [r3, #4]
 80091ca:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 80091ce:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80091d2:	68fa      	ldr	r2, [r7, #12]
 80091d4:	431a      	orrs	r2, r3
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80091da:	2300      	movs	r3, #0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3714      	adds	r7, #20
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	b004      	add	sp, #16
 80091e8:	4770      	bx	lr

080091ea <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80091ea:	b480      	push	{r7}
 80091ec:	b083      	sub	sp, #12
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	370c      	adds	r7, #12
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr

08009204 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009204:	b480      	push	{r7}
 8009206:	b083      	sub	sp, #12
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
 800920c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8009218:	2300      	movs	r3, #0
}
 800921a:	4618      	mov	r0, r3
 800921c:	370c      	adds	r7, #12
 800921e:	46bd      	mov	sp, r7
 8009220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009224:	4770      	bx	lr

08009226 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009226:	b480      	push	{r7}
 8009228:	b083      	sub	sp, #12
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	2203      	movs	r2, #3
 8009232:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	370c      	adds	r7, #12
 800923a:	46bd      	mov	sp, r7
 800923c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009240:	4770      	bx	lr

08009242 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009242:	b480      	push	{r7}
 8009244:	b083      	sub	sp, #12
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	f003 0303 	and.w	r3, r3, #3
}
 8009252:	4618      	mov	r0, r3
 8009254:	370c      	adds	r7, #12
 8009256:	46bd      	mov	sp, r7
 8009258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925c:	4770      	bx	lr

0800925e <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800925e:	b480      	push	{r7}
 8009260:	b085      	sub	sp, #20
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
 8009266:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009268:	2300      	movs	r3, #0
 800926a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800927c:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009282:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009288:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800928a:	68fa      	ldr	r2, [r7, #12]
 800928c:	4313      	orrs	r3, r2
 800928e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8009298:	f023 030f 	bic.w	r3, r3, #15
 800929c:	68fa      	ldr	r2, [r7, #12]
 800929e:	431a      	orrs	r2, r3
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80092a4:	2300      	movs	r3, #0
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3714      	adds	r7, #20
 80092aa:	46bd      	mov	sp, r7
 80092ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b0:	4770      	bx	lr

080092b2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80092b2:	b480      	push	{r7}
 80092b4:	b083      	sub	sp, #12
 80092b6:	af00      	add	r7, sp, #0
 80092b8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	691b      	ldr	r3, [r3, #16]
 80092be:	b2db      	uxtb	r3, r3
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	370c      	adds	r7, #12
 80092c4:	46bd      	mov	sp, r7
 80092c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ca:	4770      	bx	lr

080092cc <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80092cc:	b480      	push	{r7}
 80092ce:	b085      	sub	sp, #20
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	6078      	str	r0, [r7, #4]
 80092d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	3314      	adds	r3, #20
 80092da:	461a      	mov	r2, r3
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	4413      	add	r3, r2
 80092e0:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
}  
 80092e6:	4618      	mov	r0, r3
 80092e8:	3714      	adds	r7, #20
 80092ea:	46bd      	mov	sp, r7
 80092ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f0:	4770      	bx	lr

080092f2 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80092f2:	b480      	push	{r7}
 80092f4:	b085      	sub	sp, #20
 80092f6:	af00      	add	r7, sp, #0
 80092f8:	6078      	str	r0, [r7, #4]
 80092fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80092fc:	2300      	movs	r3, #0
 80092fe:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	681a      	ldr	r2, [r3, #0]
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	685a      	ldr	r2, [r3, #4]
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009318:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800931e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009324:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009326:	68fa      	ldr	r2, [r7, #12]
 8009328:	4313      	orrs	r3, r2
 800932a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009330:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	431a      	orrs	r2, r3
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800933c:	2300      	movs	r3, #0

}
 800933e:	4618      	mov	r0, r3
 8009340:	3714      	adds	r7, #20
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr

0800934a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800934a:	b580      	push	{r7, lr}
 800934c:	b088      	sub	sp, #32
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
 8009352:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8009358:	2310      	movs	r3, #16
 800935a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800935c:	2340      	movs	r3, #64	@ 0x40
 800935e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009360:	2300      	movs	r3, #0
 8009362:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009364:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009368:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800936a:	f107 0308 	add.w	r3, r7, #8
 800936e:	4619      	mov	r1, r3
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f7ff ff74 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009376:	f241 3288 	movw	r2, #5000	@ 0x1388
 800937a:	2110      	movs	r1, #16
 800937c:	6878      	ldr	r0, [r7, #4]
 800937e:	f000 fa19 	bl	80097b4 <SDMMC_GetCmdResp1>
 8009382:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009384:	69fb      	ldr	r3, [r7, #28]
}
 8009386:	4618      	mov	r0, r3
 8009388:	3720      	adds	r7, #32
 800938a:	46bd      	mov	sp, r7
 800938c:	bd80      	pop	{r7, pc}

0800938e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800938e:	b580      	push	{r7, lr}
 8009390:	b088      	sub	sp, #32
 8009392:	af00      	add	r7, sp, #0
 8009394:	6078      	str	r0, [r7, #4]
 8009396:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800939c:	2311      	movs	r3, #17
 800939e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80093a0:	2340      	movs	r3, #64	@ 0x40
 80093a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80093a4:	2300      	movs	r3, #0
 80093a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80093a8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80093ae:	f107 0308 	add.w	r3, r7, #8
 80093b2:	4619      	mov	r1, r3
 80093b4:	6878      	ldr	r0, [r7, #4]
 80093b6:	f7ff ff52 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80093ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093be:	2111      	movs	r1, #17
 80093c0:	6878      	ldr	r0, [r7, #4]
 80093c2:	f000 f9f7 	bl	80097b4 <SDMMC_GetCmdResp1>
 80093c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80093c8:	69fb      	ldr	r3, [r7, #28]
}
 80093ca:	4618      	mov	r0, r3
 80093cc:	3720      	adds	r7, #32
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}

080093d2 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80093d2:	b580      	push	{r7, lr}
 80093d4:	b088      	sub	sp, #32
 80093d6:	af00      	add	r7, sp, #0
 80093d8:	6078      	str	r0, [r7, #4]
 80093da:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80093e0:	2312      	movs	r3, #18
 80093e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80093e4:	2340      	movs	r3, #64	@ 0x40
 80093e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80093e8:	2300      	movs	r3, #0
 80093ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80093ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80093f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80093f2:	f107 0308 	add.w	r3, r7, #8
 80093f6:	4619      	mov	r1, r3
 80093f8:	6878      	ldr	r0, [r7, #4]
 80093fa:	f7ff ff30 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80093fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009402:	2112      	movs	r1, #18
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f000 f9d5 	bl	80097b4 <SDMMC_GetCmdResp1>
 800940a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800940c:	69fb      	ldr	r3, [r7, #28]
}
 800940e:	4618      	mov	r0, r3
 8009410:	3720      	adds	r7, #32
 8009412:	46bd      	mov	sp, r7
 8009414:	bd80      	pop	{r7, pc}

08009416 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009416:	b580      	push	{r7, lr}
 8009418:	b088      	sub	sp, #32
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
 800941e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009424:	2318      	movs	r3, #24
 8009426:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009428:	2340      	movs	r3, #64	@ 0x40
 800942a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800942c:	2300      	movs	r3, #0
 800942e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009430:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009434:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009436:	f107 0308 	add.w	r3, r7, #8
 800943a:	4619      	mov	r1, r3
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f7ff ff0e 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009442:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009446:	2118      	movs	r1, #24
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f000 f9b3 	bl	80097b4 <SDMMC_GetCmdResp1>
 800944e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009450:	69fb      	ldr	r3, [r7, #28]
}
 8009452:	4618      	mov	r0, r3
 8009454:	3720      	adds	r7, #32
 8009456:	46bd      	mov	sp, r7
 8009458:	bd80      	pop	{r7, pc}

0800945a <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800945a:	b580      	push	{r7, lr}
 800945c:	b088      	sub	sp, #32
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
 8009462:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009468:	2319      	movs	r3, #25
 800946a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800946c:	2340      	movs	r3, #64	@ 0x40
 800946e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009470:	2300      	movs	r3, #0
 8009472:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009474:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009478:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800947a:	f107 0308 	add.w	r3, r7, #8
 800947e:	4619      	mov	r1, r3
 8009480:	6878      	ldr	r0, [r7, #4]
 8009482:	f7ff feec 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009486:	f241 3288 	movw	r2, #5000	@ 0x1388
 800948a:	2119      	movs	r1, #25
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f000 f991 	bl	80097b4 <SDMMC_GetCmdResp1>
 8009492:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009494:	69fb      	ldr	r3, [r7, #28]
}
 8009496:	4618      	mov	r0, r3
 8009498:	3720      	adds	r7, #32
 800949a:	46bd      	mov	sp, r7
 800949c:	bd80      	pop	{r7, pc}
	...

080094a0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b088      	sub	sp, #32
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80094a8:	2300      	movs	r3, #0
 80094aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80094ac:	230c      	movs	r3, #12
 80094ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80094b0:	2340      	movs	r3, #64	@ 0x40
 80094b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80094b4:	2300      	movs	r3, #0
 80094b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80094b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80094bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80094be:	f107 0308 	add.w	r3, r7, #8
 80094c2:	4619      	mov	r1, r3
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f7ff feca 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80094ca:	4a05      	ldr	r2, [pc, #20]	@ (80094e0 <SDMMC_CmdStopTransfer+0x40>)
 80094cc:	210c      	movs	r1, #12
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f000 f970 	bl	80097b4 <SDMMC_GetCmdResp1>
 80094d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094d6:	69fb      	ldr	r3, [r7, #28]
}
 80094d8:	4618      	mov	r0, r3
 80094da:	3720      	adds	r7, #32
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}
 80094e0:	05f5e100 	.word	0x05f5e100

080094e4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b08a      	sub	sp, #40	@ 0x28
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	60f8      	str	r0, [r7, #12]
 80094ec:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80094f4:	2307      	movs	r3, #7
 80094f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80094f8:	2340      	movs	r3, #64	@ 0x40
 80094fa:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80094fc:	2300      	movs	r3, #0
 80094fe:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009500:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009504:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009506:	f107 0310 	add.w	r3, r7, #16
 800950a:	4619      	mov	r1, r3
 800950c:	68f8      	ldr	r0, [r7, #12]
 800950e:	f7ff fea6 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009512:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009516:	2107      	movs	r1, #7
 8009518:	68f8      	ldr	r0, [r7, #12]
 800951a:	f000 f94b 	bl	80097b4 <SDMMC_GetCmdResp1>
 800951e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8009520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009522:	4618      	mov	r0, r3
 8009524:	3728      	adds	r7, #40	@ 0x28
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}

0800952a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800952a:	b580      	push	{r7, lr}
 800952c:	b088      	sub	sp, #32
 800952e:	af00      	add	r7, sp, #0
 8009530:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009532:	2300      	movs	r3, #0
 8009534:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009536:	2300      	movs	r3, #0
 8009538:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800953a:	2300      	movs	r3, #0
 800953c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800953e:	2300      	movs	r3, #0
 8009540:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009542:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009546:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009548:	f107 0308 	add.w	r3, r7, #8
 800954c:	4619      	mov	r1, r3
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	f7ff fe85 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f000 fb65 	bl	8009c24 <SDMMC_GetCmdError>
 800955a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800955c:	69fb      	ldr	r3, [r7, #28]
}
 800955e:	4618      	mov	r0, r3
 8009560:	3720      	adds	r7, #32
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}

08009566 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009566:	b580      	push	{r7, lr}
 8009568:	b088      	sub	sp, #32
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800956e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8009572:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009574:	2308      	movs	r3, #8
 8009576:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009578:	2340      	movs	r3, #64	@ 0x40
 800957a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800957c:	2300      	movs	r3, #0
 800957e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009580:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009584:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009586:	f107 0308 	add.w	r3, r7, #8
 800958a:	4619      	mov	r1, r3
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f7ff fe66 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f000 faf8 	bl	8009b88 <SDMMC_GetCmdResp7>
 8009598:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800959a:	69fb      	ldr	r3, [r7, #28]
}
 800959c:	4618      	mov	r0, r3
 800959e:	3720      	adds	r7, #32
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}

080095a4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80095a4:	b580      	push	{r7, lr}
 80095a6:	b088      	sub	sp, #32
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
 80095ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80095b2:	2337      	movs	r3, #55	@ 0x37
 80095b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80095b6:	2340      	movs	r3, #64	@ 0x40
 80095b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80095ba:	2300      	movs	r3, #0
 80095bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80095be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80095c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80095c4:	f107 0308 	add.w	r3, r7, #8
 80095c8:	4619      	mov	r1, r3
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f7ff fe47 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80095d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095d4:	2137      	movs	r1, #55	@ 0x37
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f000 f8ec 	bl	80097b4 <SDMMC_GetCmdResp1>
 80095dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80095de:	69fb      	ldr	r3, [r7, #28]
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	3720      	adds	r7, #32
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}

080095e8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b088      	sub	sp, #32
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
 80095f0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80095f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80095fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80095fe:	2329      	movs	r3, #41	@ 0x29
 8009600:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009602:	2340      	movs	r3, #64	@ 0x40
 8009604:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009606:	2300      	movs	r3, #0
 8009608:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800960a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800960e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009610:	f107 0308 	add.w	r3, r7, #8
 8009614:	4619      	mov	r1, r3
 8009616:	6878      	ldr	r0, [r7, #4]
 8009618:	f7ff fe21 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800961c:	6878      	ldr	r0, [r7, #4]
 800961e:	f000 f9ff 	bl	8009a20 <SDMMC_GetCmdResp3>
 8009622:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009624:	69fb      	ldr	r3, [r7, #28]
}
 8009626:	4618      	mov	r0, r3
 8009628:	3720      	adds	r7, #32
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}

0800962e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800962e:	b580      	push	{r7, lr}
 8009630:	b088      	sub	sp, #32
 8009632:	af00      	add	r7, sp, #0
 8009634:	6078      	str	r0, [r7, #4]
 8009636:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009638:	683b      	ldr	r3, [r7, #0]
 800963a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800963c:	2306      	movs	r3, #6
 800963e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009640:	2340      	movs	r3, #64	@ 0x40
 8009642:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009644:	2300      	movs	r3, #0
 8009646:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009648:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800964c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800964e:	f107 0308 	add.w	r3, r7, #8
 8009652:	4619      	mov	r1, r3
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f7ff fe02 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800965a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800965e:	2106      	movs	r1, #6
 8009660:	6878      	ldr	r0, [r7, #4]
 8009662:	f000 f8a7 	bl	80097b4 <SDMMC_GetCmdResp1>
 8009666:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009668:	69fb      	ldr	r3, [r7, #28]
}
 800966a:	4618      	mov	r0, r3
 800966c:	3720      	adds	r7, #32
 800966e:	46bd      	mov	sp, r7
 8009670:	bd80      	pop	{r7, pc}

08009672 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8009672:	b580      	push	{r7, lr}
 8009674:	b088      	sub	sp, #32
 8009676:	af00      	add	r7, sp, #0
 8009678:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800967a:	2300      	movs	r3, #0
 800967c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800967e:	2333      	movs	r3, #51	@ 0x33
 8009680:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009682:	2340      	movs	r3, #64	@ 0x40
 8009684:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009686:	2300      	movs	r3, #0
 8009688:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800968a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800968e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009690:	f107 0308 	add.w	r3, r7, #8
 8009694:	4619      	mov	r1, r3
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f7ff fde1 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800969c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096a0:	2133      	movs	r1, #51	@ 0x33
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 f886 	bl	80097b4 <SDMMC_GetCmdResp1>
 80096a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80096aa:	69fb      	ldr	r3, [r7, #28]
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3720      	adds	r7, #32
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}

080096b4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80096b4:	b580      	push	{r7, lr}
 80096b6:	b088      	sub	sp, #32
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80096bc:	2300      	movs	r3, #0
 80096be:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80096c0:	2302      	movs	r3, #2
 80096c2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80096c4:	23c0      	movs	r3, #192	@ 0xc0
 80096c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80096c8:	2300      	movs	r3, #0
 80096ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80096cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80096d0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80096d2:	f107 0308 	add.w	r3, r7, #8
 80096d6:	4619      	mov	r1, r3
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f7ff fdc0 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f000 f956 	bl	8009990 <SDMMC_GetCmdResp2>
 80096e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80096e6:	69fb      	ldr	r3, [r7, #28]
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3720      	adds	r7, #32
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b088      	sub	sp, #32
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
 80096f8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80096fe:	2309      	movs	r3, #9
 8009700:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009702:	23c0      	movs	r3, #192	@ 0xc0
 8009704:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009706:	2300      	movs	r3, #0
 8009708:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800970a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800970e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009710:	f107 0308 	add.w	r3, r7, #8
 8009714:	4619      	mov	r1, r3
 8009716:	6878      	ldr	r0, [r7, #4]
 8009718:	f7ff fda1 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f000 f937 	bl	8009990 <SDMMC_GetCmdResp2>
 8009722:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009724:	69fb      	ldr	r3, [r7, #28]
}
 8009726:	4618      	mov	r0, r3
 8009728:	3720      	adds	r7, #32
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}

0800972e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800972e:	b580      	push	{r7, lr}
 8009730:	b088      	sub	sp, #32
 8009732:	af00      	add	r7, sp, #0
 8009734:	6078      	str	r0, [r7, #4]
 8009736:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009738:	2300      	movs	r3, #0
 800973a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800973c:	2303      	movs	r3, #3
 800973e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009740:	2340      	movs	r3, #64	@ 0x40
 8009742:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009744:	2300      	movs	r3, #0
 8009746:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009748:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800974c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800974e:	f107 0308 	add.w	r3, r7, #8
 8009752:	4619      	mov	r1, r3
 8009754:	6878      	ldr	r0, [r7, #4]
 8009756:	f7ff fd82 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800975a:	683a      	ldr	r2, [r7, #0]
 800975c:	2103      	movs	r1, #3
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 f99c 	bl	8009a9c <SDMMC_GetCmdResp6>
 8009764:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009766:	69fb      	ldr	r3, [r7, #28]
}
 8009768:	4618      	mov	r0, r3
 800976a:	3720      	adds	r7, #32
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}

08009770 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b088      	sub	sp, #32
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800977e:	230d      	movs	r3, #13
 8009780:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009782:	2340      	movs	r3, #64	@ 0x40
 8009784:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009786:	2300      	movs	r3, #0
 8009788:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800978a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800978e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009790:	f107 0308 	add.w	r3, r7, #8
 8009794:	4619      	mov	r1, r3
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f7ff fd61 	bl	800925e <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800979c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80097a0:	210d      	movs	r1, #13
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f000 f806 	bl	80097b4 <SDMMC_GetCmdResp1>
 80097a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097aa:	69fb      	ldr	r3, [r7, #28]
}
 80097ac:	4618      	mov	r0, r3
 80097ae:	3720      	adds	r7, #32
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}

080097b4 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b088      	sub	sp, #32
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	60f8      	str	r0, [r7, #12]
 80097bc:	460b      	mov	r3, r1
 80097be:	607a      	str	r2, [r7, #4]
 80097c0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80097c2:	4b70      	ldr	r3, [pc, #448]	@ (8009984 <SDMMC_GetCmdResp1+0x1d0>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a70      	ldr	r2, [pc, #448]	@ (8009988 <SDMMC_GetCmdResp1+0x1d4>)
 80097c8:	fba2 2303 	umull	r2, r3, r2, r3
 80097cc:	0a5a      	lsrs	r2, r3, #9
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	fb02 f303 	mul.w	r3, r2, r3
 80097d4:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80097d6:	69fb      	ldr	r3, [r7, #28]
 80097d8:	1e5a      	subs	r2, r3, #1
 80097da:	61fa      	str	r2, [r7, #28]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d102      	bne.n	80097e6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80097e0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80097e4:	e0c9      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80097ea:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80097ec:	69bb      	ldr	r3, [r7, #24]
 80097ee:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d0ef      	beq.n	80097d6 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80097f6:	69bb      	ldr	r3, [r7, #24]
 80097f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d1ea      	bne.n	80097d6 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009804:	f003 0304 	and.w	r3, r3, #4
 8009808:	2b00      	cmp	r3, #0
 800980a:	d004      	beq.n	8009816 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	2204      	movs	r2, #4
 8009810:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009812:	2304      	movs	r3, #4
 8009814:	e0b1      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800981a:	f003 0301 	and.w	r3, r3, #1
 800981e:	2b00      	cmp	r3, #0
 8009820:	d004      	beq.n	800982c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2201      	movs	r2, #1
 8009826:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009828:	2301      	movs	r3, #1
 800982a:	e0a6      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	22c5      	movs	r2, #197	@ 0xc5
 8009830:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009832:	68f8      	ldr	r0, [r7, #12]
 8009834:	f7ff fd3d 	bl	80092b2 <SDIO_GetCommandResponse>
 8009838:	4603      	mov	r3, r0
 800983a:	461a      	mov	r2, r3
 800983c:	7afb      	ldrb	r3, [r7, #11]
 800983e:	4293      	cmp	r3, r2
 8009840:	d001      	beq.n	8009846 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009842:	2301      	movs	r3, #1
 8009844:	e099      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009846:	2100      	movs	r1, #0
 8009848:	68f8      	ldr	r0, [r7, #12]
 800984a:	f7ff fd3f 	bl	80092cc <SDIO_GetResponse>
 800984e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009850:	697a      	ldr	r2, [r7, #20]
 8009852:	4b4e      	ldr	r3, [pc, #312]	@ (800998c <SDMMC_GetCmdResp1+0x1d8>)
 8009854:	4013      	ands	r3, r2
 8009856:	2b00      	cmp	r3, #0
 8009858:	d101      	bne.n	800985e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800985a:	2300      	movs	r3, #0
 800985c:	e08d      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800985e:	697b      	ldr	r3, [r7, #20]
 8009860:	2b00      	cmp	r3, #0
 8009862:	da02      	bge.n	800986a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009864:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009868:	e087      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800986a:	697b      	ldr	r3, [r7, #20]
 800986c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009870:	2b00      	cmp	r3, #0
 8009872:	d001      	beq.n	8009878 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009874:	2340      	movs	r3, #64	@ 0x40
 8009876:	e080      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009878:	697b      	ldr	r3, [r7, #20]
 800987a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800987e:	2b00      	cmp	r3, #0
 8009880:	d001      	beq.n	8009886 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009882:	2380      	movs	r3, #128	@ 0x80
 8009884:	e079      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800988c:	2b00      	cmp	r3, #0
 800988e:	d002      	beq.n	8009896 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009890:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009894:	e071      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800989c:	2b00      	cmp	r3, #0
 800989e:	d002      	beq.n	80098a6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80098a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80098a4:	e069      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d002      	beq.n	80098b6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80098b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80098b4:	e061      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d002      	beq.n	80098c6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80098c0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80098c4:	e059      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d002      	beq.n	80098d6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80098d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80098d4:	e051      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d002      	beq.n	80098e6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80098e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80098e4:	e049      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d002      	beq.n	80098f6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80098f0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80098f4:	e041      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d002      	beq.n	8009906 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009900:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009904:	e039      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800990c:	2b00      	cmp	r3, #0
 800990e:	d002      	beq.n	8009916 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009910:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009914:	e031      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009916:	697b      	ldr	r3, [r7, #20]
 8009918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800991c:	2b00      	cmp	r3, #0
 800991e:	d002      	beq.n	8009926 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009920:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8009924:	e029      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800992c:	2b00      	cmp	r3, #0
 800992e:	d002      	beq.n	8009936 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009930:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009934:	e021      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800993c:	2b00      	cmp	r3, #0
 800993e:	d002      	beq.n	8009946 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009940:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009944:	e019      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800994c:	2b00      	cmp	r3, #0
 800994e:	d002      	beq.n	8009956 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009950:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8009954:	e011      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009956:	697b      	ldr	r3, [r7, #20]
 8009958:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800995c:	2b00      	cmp	r3, #0
 800995e:	d002      	beq.n	8009966 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009960:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8009964:	e009      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	f003 0308 	and.w	r3, r3, #8
 800996c:	2b00      	cmp	r3, #0
 800996e:	d002      	beq.n	8009976 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009970:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8009974:	e001      	b.n	800997a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009976:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800997a:	4618      	mov	r0, r3
 800997c:	3720      	adds	r7, #32
 800997e:	46bd      	mov	sp, r7
 8009980:	bd80      	pop	{r7, pc}
 8009982:	bf00      	nop
 8009984:	20000000 	.word	0x20000000
 8009988:	10624dd3 	.word	0x10624dd3
 800998c:	fdffe008 	.word	0xfdffe008

08009990 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009990:	b480      	push	{r7}
 8009992:	b085      	sub	sp, #20
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009998:	4b1f      	ldr	r3, [pc, #124]	@ (8009a18 <SDMMC_GetCmdResp2+0x88>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a1f      	ldr	r2, [pc, #124]	@ (8009a1c <SDMMC_GetCmdResp2+0x8c>)
 800999e:	fba2 2303 	umull	r2, r3, r2, r3
 80099a2:	0a5b      	lsrs	r3, r3, #9
 80099a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099a8:	fb02 f303 	mul.w	r3, r2, r3
 80099ac:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	1e5a      	subs	r2, r3, #1
 80099b2:	60fa      	str	r2, [r7, #12]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d102      	bne.n	80099be <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80099b8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80099bc:	e026      	b.n	8009a0c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099c2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d0ef      	beq.n	80099ae <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d1ea      	bne.n	80099ae <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099dc:	f003 0304 	and.w	r3, r3, #4
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d004      	beq.n	80099ee <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2204      	movs	r2, #4
 80099e8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80099ea:	2304      	movs	r3, #4
 80099ec:	e00e      	b.n	8009a0c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099f2:	f003 0301 	and.w	r3, r3, #1
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d004      	beq.n	8009a04 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2201      	movs	r2, #1
 80099fe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009a00:	2301      	movs	r3, #1
 8009a02:	e003      	b.n	8009a0c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	22c5      	movs	r2, #197	@ 0xc5
 8009a08:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8009a0a:	2300      	movs	r3, #0
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3714      	adds	r7, #20
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr
 8009a18:	20000000 	.word	0x20000000
 8009a1c:	10624dd3 	.word	0x10624dd3

08009a20 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b085      	sub	sp, #20
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009a28:	4b1a      	ldr	r3, [pc, #104]	@ (8009a94 <SDMMC_GetCmdResp3+0x74>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	4a1a      	ldr	r2, [pc, #104]	@ (8009a98 <SDMMC_GetCmdResp3+0x78>)
 8009a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8009a32:	0a5b      	lsrs	r3, r3, #9
 8009a34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a38:	fb02 f303 	mul.w	r3, r2, r3
 8009a3c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	1e5a      	subs	r2, r3, #1
 8009a42:	60fa      	str	r2, [r7, #12]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d102      	bne.n	8009a4e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009a48:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009a4c:	e01b      	b.n	8009a86 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a52:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d0ef      	beq.n	8009a3e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d1ea      	bne.n	8009a3e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a6c:	f003 0304 	and.w	r3, r3, #4
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d004      	beq.n	8009a7e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2204      	movs	r2, #4
 8009a78:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009a7a:	2304      	movs	r3, #4
 8009a7c:	e003      	b.n	8009a86 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	22c5      	movs	r2, #197	@ 0xc5
 8009a82:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009a84:	2300      	movs	r3, #0
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3714      	adds	r7, #20
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a90:	4770      	bx	lr
 8009a92:	bf00      	nop
 8009a94:	20000000 	.word	0x20000000
 8009a98:	10624dd3 	.word	0x10624dd3

08009a9c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b088      	sub	sp, #32
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	460b      	mov	r3, r1
 8009aa6:	607a      	str	r2, [r7, #4]
 8009aa8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009aaa:	4b35      	ldr	r3, [pc, #212]	@ (8009b80 <SDMMC_GetCmdResp6+0xe4>)
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	4a35      	ldr	r2, [pc, #212]	@ (8009b84 <SDMMC_GetCmdResp6+0xe8>)
 8009ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ab4:	0a5b      	lsrs	r3, r3, #9
 8009ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009aba:	fb02 f303 	mul.w	r3, r2, r3
 8009abe:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009ac0:	69fb      	ldr	r3, [r7, #28]
 8009ac2:	1e5a      	subs	r2, r3, #1
 8009ac4:	61fa      	str	r2, [r7, #28]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d102      	bne.n	8009ad0 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009aca:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009ace:	e052      	b.n	8009b76 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009ad4:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009ad6:	69bb      	ldr	r3, [r7, #24]
 8009ad8:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d0ef      	beq.n	8009ac0 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009ae0:	69bb      	ldr	r3, [r7, #24]
 8009ae2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d1ea      	bne.n	8009ac0 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009aee:	f003 0304 	and.w	r3, r3, #4
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d004      	beq.n	8009b00 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	2204      	movs	r2, #4
 8009afa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009afc:	2304      	movs	r3, #4
 8009afe:	e03a      	b.n	8009b76 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b04:	f003 0301 	and.w	r3, r3, #1
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d004      	beq.n	8009b16 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009b12:	2301      	movs	r3, #1
 8009b14:	e02f      	b.n	8009b76 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009b16:	68f8      	ldr	r0, [r7, #12]
 8009b18:	f7ff fbcb 	bl	80092b2 <SDIO_GetCommandResponse>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	461a      	mov	r2, r3
 8009b20:	7afb      	ldrb	r3, [r7, #11]
 8009b22:	4293      	cmp	r3, r2
 8009b24:	d001      	beq.n	8009b2a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009b26:	2301      	movs	r3, #1
 8009b28:	e025      	b.n	8009b76 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	22c5      	movs	r2, #197	@ 0xc5
 8009b2e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009b30:	2100      	movs	r1, #0
 8009b32:	68f8      	ldr	r0, [r7, #12]
 8009b34:	f7ff fbca 	bl	80092cc <SDIO_GetResponse>
 8009b38:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d106      	bne.n	8009b52 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009b44:	697b      	ldr	r3, [r7, #20]
 8009b46:	0c1b      	lsrs	r3, r3, #16
 8009b48:	b29a      	uxth	r2, r3
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009b4e:	2300      	movs	r3, #0
 8009b50:	e011      	b.n	8009b76 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d002      	beq.n	8009b62 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009b5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009b60:	e009      	b.n	8009b76 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d002      	beq.n	8009b72 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009b6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009b70:	e001      	b.n	8009b76 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009b72:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3720      	adds	r7, #32
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}
 8009b7e:	bf00      	nop
 8009b80:	20000000 	.word	0x20000000
 8009b84:	10624dd3 	.word	0x10624dd3

08009b88 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b085      	sub	sp, #20
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009b90:	4b22      	ldr	r3, [pc, #136]	@ (8009c1c <SDMMC_GetCmdResp7+0x94>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a22      	ldr	r2, [pc, #136]	@ (8009c20 <SDMMC_GetCmdResp7+0x98>)
 8009b96:	fba2 2303 	umull	r2, r3, r2, r3
 8009b9a:	0a5b      	lsrs	r3, r3, #9
 8009b9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ba0:	fb02 f303 	mul.w	r3, r2, r3
 8009ba4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	1e5a      	subs	r2, r3, #1
 8009baa:	60fa      	str	r2, [r7, #12]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d102      	bne.n	8009bb6 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009bb0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009bb4:	e02c      	b.n	8009c10 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bba:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d0ef      	beq.n	8009ba6 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d1ea      	bne.n	8009ba6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bd4:	f003 0304 	and.w	r3, r3, #4
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d004      	beq.n	8009be6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2204      	movs	r2, #4
 8009be0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009be2:	2304      	movs	r3, #4
 8009be4:	e014      	b.n	8009c10 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009bea:	f003 0301 	and.w	r3, r3, #1
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d004      	beq.n	8009bfc <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2201      	movs	r2, #1
 8009bf6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009bf8:	2301      	movs	r3, #1
 8009bfa:	e009      	b.n	8009c10 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d002      	beq.n	8009c0e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	2240      	movs	r2, #64	@ 0x40
 8009c0c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009c0e:	2300      	movs	r3, #0
  
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	3714      	adds	r7, #20
 8009c14:	46bd      	mov	sp, r7
 8009c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1a:	4770      	bx	lr
 8009c1c:	20000000 	.word	0x20000000
 8009c20:	10624dd3 	.word	0x10624dd3

08009c24 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b085      	sub	sp, #20
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009c2c:	4b11      	ldr	r3, [pc, #68]	@ (8009c74 <SDMMC_GetCmdError+0x50>)
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	4a11      	ldr	r2, [pc, #68]	@ (8009c78 <SDMMC_GetCmdError+0x54>)
 8009c32:	fba2 2303 	umull	r2, r3, r2, r3
 8009c36:	0a5b      	lsrs	r3, r3, #9
 8009c38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c3c:	fb02 f303 	mul.w	r3, r2, r3
 8009c40:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	1e5a      	subs	r2, r3, #1
 8009c46:	60fa      	str	r2, [r7, #12]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d102      	bne.n	8009c52 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009c4c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009c50:	e009      	b.n	8009c66 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d0f1      	beq.n	8009c42 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	22c5      	movs	r2, #197	@ 0xc5
 8009c62:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8009c64:	2300      	movs	r3, #0
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3714      	adds	r7, #20
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c70:	4770      	bx	lr
 8009c72:	bf00      	nop
 8009c74:	20000000 	.word	0x20000000
 8009c78:	10624dd3 	.word	0x10624dd3

08009c7c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009c7c:	b084      	sub	sp, #16
 8009c7e:	b580      	push	{r7, lr}
 8009c80:	b084      	sub	sp, #16
 8009c82:	af00      	add	r7, sp, #0
 8009c84:	6078      	str	r0, [r7, #4]
 8009c86:	f107 001c 	add.w	r0, r7, #28
 8009c8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009c8e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009c92:	2b01      	cmp	r3, #1
 8009c94:	d123      	bne.n	8009cde <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c9a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	68db      	ldr	r3, [r3, #12]
 8009ca6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009caa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009cae:	687a      	ldr	r2, [r7, #4]
 8009cb0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	68db      	ldr	r3, [r3, #12]
 8009cb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009cbe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009cc2:	2b01      	cmp	r3, #1
 8009cc4:	d105      	bne.n	8009cd2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	68db      	ldr	r3, [r3, #12]
 8009cca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f001 fae8 	bl	800b2a8 <USB_CoreReset>
 8009cd8:	4603      	mov	r3, r0
 8009cda:	73fb      	strb	r3, [r7, #15]
 8009cdc:	e01b      	b.n	8009d16 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	68db      	ldr	r3, [r3, #12]
 8009ce2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f001 fadc 	bl	800b2a8 <USB_CoreReset>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009cf4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d106      	bne.n	8009d0a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d00:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	639a      	str	r2, [r3, #56]	@ 0x38
 8009d08:	e005      	b.n	8009d16 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d0e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009d16:	7fbb      	ldrb	r3, [r7, #30]
 8009d18:	2b01      	cmp	r3, #1
 8009d1a:	d10b      	bne.n	8009d34 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	689b      	ldr	r3, [r3, #8]
 8009d20:	f043 0206 	orr.w	r2, r3, #6
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	689b      	ldr	r3, [r3, #8]
 8009d2c:	f043 0220 	orr.w	r2, r3, #32
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3710      	adds	r7, #16
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009d40:	b004      	add	sp, #16
 8009d42:	4770      	bx	lr

08009d44 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009d44:	b480      	push	{r7}
 8009d46:	b087      	sub	sp, #28
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	60f8      	str	r0, [r7, #12]
 8009d4c:	60b9      	str	r1, [r7, #8]
 8009d4e:	4613      	mov	r3, r2
 8009d50:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009d52:	79fb      	ldrb	r3, [r7, #7]
 8009d54:	2b02      	cmp	r3, #2
 8009d56:	d165      	bne.n	8009e24 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	4a41      	ldr	r2, [pc, #260]	@ (8009e60 <USB_SetTurnaroundTime+0x11c>)
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d906      	bls.n	8009d6e <USB_SetTurnaroundTime+0x2a>
 8009d60:	68bb      	ldr	r3, [r7, #8]
 8009d62:	4a40      	ldr	r2, [pc, #256]	@ (8009e64 <USB_SetTurnaroundTime+0x120>)
 8009d64:	4293      	cmp	r3, r2
 8009d66:	d202      	bcs.n	8009d6e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009d68:	230f      	movs	r3, #15
 8009d6a:	617b      	str	r3, [r7, #20]
 8009d6c:	e062      	b.n	8009e34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	4a3c      	ldr	r2, [pc, #240]	@ (8009e64 <USB_SetTurnaroundTime+0x120>)
 8009d72:	4293      	cmp	r3, r2
 8009d74:	d306      	bcc.n	8009d84 <USB_SetTurnaroundTime+0x40>
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	4a3b      	ldr	r2, [pc, #236]	@ (8009e68 <USB_SetTurnaroundTime+0x124>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d202      	bcs.n	8009d84 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009d7e:	230e      	movs	r3, #14
 8009d80:	617b      	str	r3, [r7, #20]
 8009d82:	e057      	b.n	8009e34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009d84:	68bb      	ldr	r3, [r7, #8]
 8009d86:	4a38      	ldr	r2, [pc, #224]	@ (8009e68 <USB_SetTurnaroundTime+0x124>)
 8009d88:	4293      	cmp	r3, r2
 8009d8a:	d306      	bcc.n	8009d9a <USB_SetTurnaroundTime+0x56>
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	4a37      	ldr	r2, [pc, #220]	@ (8009e6c <USB_SetTurnaroundTime+0x128>)
 8009d90:	4293      	cmp	r3, r2
 8009d92:	d202      	bcs.n	8009d9a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009d94:	230d      	movs	r3, #13
 8009d96:	617b      	str	r3, [r7, #20]
 8009d98:	e04c      	b.n	8009e34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	4a33      	ldr	r2, [pc, #204]	@ (8009e6c <USB_SetTurnaroundTime+0x128>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d306      	bcc.n	8009db0 <USB_SetTurnaroundTime+0x6c>
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	4a32      	ldr	r2, [pc, #200]	@ (8009e70 <USB_SetTurnaroundTime+0x12c>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d802      	bhi.n	8009db0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009daa:	230c      	movs	r3, #12
 8009dac:	617b      	str	r3, [r7, #20]
 8009dae:	e041      	b.n	8009e34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	4a2f      	ldr	r2, [pc, #188]	@ (8009e70 <USB_SetTurnaroundTime+0x12c>)
 8009db4:	4293      	cmp	r3, r2
 8009db6:	d906      	bls.n	8009dc6 <USB_SetTurnaroundTime+0x82>
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	4a2e      	ldr	r2, [pc, #184]	@ (8009e74 <USB_SetTurnaroundTime+0x130>)
 8009dbc:	4293      	cmp	r3, r2
 8009dbe:	d802      	bhi.n	8009dc6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009dc0:	230b      	movs	r3, #11
 8009dc2:	617b      	str	r3, [r7, #20]
 8009dc4:	e036      	b.n	8009e34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009dc6:	68bb      	ldr	r3, [r7, #8]
 8009dc8:	4a2a      	ldr	r2, [pc, #168]	@ (8009e74 <USB_SetTurnaroundTime+0x130>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d906      	bls.n	8009ddc <USB_SetTurnaroundTime+0x98>
 8009dce:	68bb      	ldr	r3, [r7, #8]
 8009dd0:	4a29      	ldr	r2, [pc, #164]	@ (8009e78 <USB_SetTurnaroundTime+0x134>)
 8009dd2:	4293      	cmp	r3, r2
 8009dd4:	d802      	bhi.n	8009ddc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009dd6:	230a      	movs	r3, #10
 8009dd8:	617b      	str	r3, [r7, #20]
 8009dda:	e02b      	b.n	8009e34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	4a26      	ldr	r2, [pc, #152]	@ (8009e78 <USB_SetTurnaroundTime+0x134>)
 8009de0:	4293      	cmp	r3, r2
 8009de2:	d906      	bls.n	8009df2 <USB_SetTurnaroundTime+0xae>
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	4a25      	ldr	r2, [pc, #148]	@ (8009e7c <USB_SetTurnaroundTime+0x138>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d202      	bcs.n	8009df2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009dec:	2309      	movs	r3, #9
 8009dee:	617b      	str	r3, [r7, #20]
 8009df0:	e020      	b.n	8009e34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	4a21      	ldr	r2, [pc, #132]	@ (8009e7c <USB_SetTurnaroundTime+0x138>)
 8009df6:	4293      	cmp	r3, r2
 8009df8:	d306      	bcc.n	8009e08 <USB_SetTurnaroundTime+0xc4>
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	4a20      	ldr	r2, [pc, #128]	@ (8009e80 <USB_SetTurnaroundTime+0x13c>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d802      	bhi.n	8009e08 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8009e02:	2308      	movs	r3, #8
 8009e04:	617b      	str	r3, [r7, #20]
 8009e06:	e015      	b.n	8009e34 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	4a1d      	ldr	r2, [pc, #116]	@ (8009e80 <USB_SetTurnaroundTime+0x13c>)
 8009e0c:	4293      	cmp	r3, r2
 8009e0e:	d906      	bls.n	8009e1e <USB_SetTurnaroundTime+0xda>
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	4a1c      	ldr	r2, [pc, #112]	@ (8009e84 <USB_SetTurnaroundTime+0x140>)
 8009e14:	4293      	cmp	r3, r2
 8009e16:	d202      	bcs.n	8009e1e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009e18:	2307      	movs	r3, #7
 8009e1a:	617b      	str	r3, [r7, #20]
 8009e1c:	e00a      	b.n	8009e34 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8009e1e:	2306      	movs	r3, #6
 8009e20:	617b      	str	r3, [r7, #20]
 8009e22:	e007      	b.n	8009e34 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009e24:	79fb      	ldrb	r3, [r7, #7]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d102      	bne.n	8009e30 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009e2a:	2309      	movs	r3, #9
 8009e2c:	617b      	str	r3, [r7, #20]
 8009e2e:	e001      	b.n	8009e34 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8009e30:	2309      	movs	r3, #9
 8009e32:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	68db      	ldr	r3, [r3, #12]
 8009e38:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	68da      	ldr	r2, [r3, #12]
 8009e44:	697b      	ldr	r3, [r7, #20]
 8009e46:	029b      	lsls	r3, r3, #10
 8009e48:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009e4c:	431a      	orrs	r2, r3
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009e52:	2300      	movs	r3, #0
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	371c      	adds	r7, #28
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr
 8009e60:	00d8acbf 	.word	0x00d8acbf
 8009e64:	00e4e1c0 	.word	0x00e4e1c0
 8009e68:	00f42400 	.word	0x00f42400
 8009e6c:	01067380 	.word	0x01067380
 8009e70:	011a499f 	.word	0x011a499f
 8009e74:	01312cff 	.word	0x01312cff
 8009e78:	014ca43f 	.word	0x014ca43f
 8009e7c:	016e3600 	.word	0x016e3600
 8009e80:	01a6ab1f 	.word	0x01a6ab1f
 8009e84:	01e84800 	.word	0x01e84800

08009e88 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b083      	sub	sp, #12
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	689b      	ldr	r3, [r3, #8]
 8009e94:	f043 0201 	orr.w	r2, r3, #1
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009e9c:	2300      	movs	r3, #0
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	370c      	adds	r7, #12
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea8:	4770      	bx	lr

08009eaa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009eaa:	b480      	push	{r7}
 8009eac:	b083      	sub	sp, #12
 8009eae:	af00      	add	r7, sp, #0
 8009eb0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	689b      	ldr	r3, [r3, #8]
 8009eb6:	f023 0201 	bic.w	r2, r3, #1
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009ebe:	2300      	movs	r3, #0
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	370c      	adds	r7, #12
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eca:	4770      	bx	lr

08009ecc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b084      	sub	sp, #16
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	6078      	str	r0, [r7, #4]
 8009ed4:	460b      	mov	r3, r1
 8009ed6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009ed8:	2300      	movs	r3, #0
 8009eda:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	68db      	ldr	r3, [r3, #12]
 8009ee0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009ee8:	78fb      	ldrb	r3, [r7, #3]
 8009eea:	2b01      	cmp	r3, #1
 8009eec:	d115      	bne.n	8009f1a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	68db      	ldr	r3, [r3, #12]
 8009ef2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009efa:	200a      	movs	r0, #10
 8009efc:	f7f7 ff7a 	bl	8001df4 <HAL_Delay>
      ms += 10U;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	330a      	adds	r3, #10
 8009f04:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f001 f93f 	bl	800b18a <USB_GetMode>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	2b01      	cmp	r3, #1
 8009f10:	d01e      	beq.n	8009f50 <USB_SetCurrentMode+0x84>
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	2bc7      	cmp	r3, #199	@ 0xc7
 8009f16:	d9f0      	bls.n	8009efa <USB_SetCurrentMode+0x2e>
 8009f18:	e01a      	b.n	8009f50 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009f1a:	78fb      	ldrb	r3, [r7, #3]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d115      	bne.n	8009f4c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	68db      	ldr	r3, [r3, #12]
 8009f24:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009f2c:	200a      	movs	r0, #10
 8009f2e:	f7f7 ff61 	bl	8001df4 <HAL_Delay>
      ms += 10U;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	330a      	adds	r3, #10
 8009f36:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009f38:	6878      	ldr	r0, [r7, #4]
 8009f3a:	f001 f926 	bl	800b18a <USB_GetMode>
 8009f3e:	4603      	mov	r3, r0
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d005      	beq.n	8009f50 <USB_SetCurrentMode+0x84>
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	2bc7      	cmp	r3, #199	@ 0xc7
 8009f48:	d9f0      	bls.n	8009f2c <USB_SetCurrentMode+0x60>
 8009f4a:	e001      	b.n	8009f50 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009f4c:	2301      	movs	r3, #1
 8009f4e:	e005      	b.n	8009f5c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	2bc8      	cmp	r3, #200	@ 0xc8
 8009f54:	d101      	bne.n	8009f5a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009f56:	2301      	movs	r3, #1
 8009f58:	e000      	b.n	8009f5c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009f5a:	2300      	movs	r3, #0
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	3710      	adds	r7, #16
 8009f60:	46bd      	mov	sp, r7
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009f64:	b084      	sub	sp, #16
 8009f66:	b580      	push	{r7, lr}
 8009f68:	b086      	sub	sp, #24
 8009f6a:	af00      	add	r7, sp, #0
 8009f6c:	6078      	str	r0, [r7, #4]
 8009f6e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009f72:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009f76:	2300      	movs	r3, #0
 8009f78:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009f7e:	2300      	movs	r3, #0
 8009f80:	613b      	str	r3, [r7, #16]
 8009f82:	e009      	b.n	8009f98 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009f84:	687a      	ldr	r2, [r7, #4]
 8009f86:	693b      	ldr	r3, [r7, #16]
 8009f88:	3340      	adds	r3, #64	@ 0x40
 8009f8a:	009b      	lsls	r3, r3, #2
 8009f8c:	4413      	add	r3, r2
 8009f8e:	2200      	movs	r2, #0
 8009f90:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009f92:	693b      	ldr	r3, [r7, #16]
 8009f94:	3301      	adds	r3, #1
 8009f96:	613b      	str	r3, [r7, #16]
 8009f98:	693b      	ldr	r3, [r7, #16]
 8009f9a:	2b0e      	cmp	r3, #14
 8009f9c:	d9f2      	bls.n	8009f84 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009f9e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d11c      	bne.n	8009fe0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	68fa      	ldr	r2, [r7, #12]
 8009fb0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009fb4:	f043 0302 	orr.w	r3, r3, #2
 8009fb8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fbe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fca:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fd6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	639a      	str	r2, [r3, #56]	@ 0x38
 8009fde:	e00b      	b.n	8009ff8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fe4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ff0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009ffe:	461a      	mov	r2, r3
 800a000:	2300      	movs	r3, #0
 800a002:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a004:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a008:	2b01      	cmp	r3, #1
 800a00a:	d10d      	bne.n	800a028 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a00c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a010:	2b00      	cmp	r3, #0
 800a012:	d104      	bne.n	800a01e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a014:	2100      	movs	r1, #0
 800a016:	6878      	ldr	r0, [r7, #4]
 800a018:	f000 f968 	bl	800a2ec <USB_SetDevSpeed>
 800a01c:	e008      	b.n	800a030 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a01e:	2101      	movs	r1, #1
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f000 f963 	bl	800a2ec <USB_SetDevSpeed>
 800a026:	e003      	b.n	800a030 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a028:	2103      	movs	r1, #3
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 f95e 	bl	800a2ec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a030:	2110      	movs	r1, #16
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f000 f8fa 	bl	800a22c <USB_FlushTxFifo>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d001      	beq.n	800a042 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800a03e:	2301      	movs	r3, #1
 800a040:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 f924 	bl	800a290 <USB_FlushRxFifo>
 800a048:	4603      	mov	r3, r0
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d001      	beq.n	800a052 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800a04e:	2301      	movs	r3, #1
 800a050:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a058:	461a      	mov	r2, r3
 800a05a:	2300      	movs	r3, #0
 800a05c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a064:	461a      	mov	r2, r3
 800a066:	2300      	movs	r3, #0
 800a068:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a070:	461a      	mov	r2, r3
 800a072:	2300      	movs	r3, #0
 800a074:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a076:	2300      	movs	r3, #0
 800a078:	613b      	str	r3, [r7, #16]
 800a07a:	e043      	b.n	800a104 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	015a      	lsls	r2, r3, #5
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	4413      	add	r3, r2
 800a084:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a08e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a092:	d118      	bne.n	800a0c6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 800a094:	693b      	ldr	r3, [r7, #16]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d10a      	bne.n	800a0b0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	015a      	lsls	r2, r3, #5
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	4413      	add	r3, r2
 800a0a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0a6:	461a      	mov	r2, r3
 800a0a8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a0ac:	6013      	str	r3, [r2, #0]
 800a0ae:	e013      	b.n	800a0d8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	015a      	lsls	r2, r3, #5
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	4413      	add	r3, r2
 800a0b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0bc:	461a      	mov	r2, r3
 800a0be:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a0c2:	6013      	str	r3, [r2, #0]
 800a0c4:	e008      	b.n	800a0d8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	015a      	lsls	r2, r3, #5
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	4413      	add	r3, r2
 800a0ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	015a      	lsls	r2, r3, #5
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	4413      	add	r3, r2
 800a0e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0e4:	461a      	mov	r2, r3
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a0ea:	693b      	ldr	r3, [r7, #16]
 800a0ec:	015a      	lsls	r2, r3, #5
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	4413      	add	r3, r2
 800a0f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a0fc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a0fe:	693b      	ldr	r3, [r7, #16]
 800a100:	3301      	adds	r3, #1
 800a102:	613b      	str	r3, [r7, #16]
 800a104:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a108:	461a      	mov	r2, r3
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	4293      	cmp	r3, r2
 800a10e:	d3b5      	bcc.n	800a07c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a110:	2300      	movs	r3, #0
 800a112:	613b      	str	r3, [r7, #16]
 800a114:	e043      	b.n	800a19e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a116:	693b      	ldr	r3, [r7, #16]
 800a118:	015a      	lsls	r2, r3, #5
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	4413      	add	r3, r2
 800a11e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a128:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a12c:	d118      	bne.n	800a160 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800a12e:	693b      	ldr	r3, [r7, #16]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d10a      	bne.n	800a14a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a134:	693b      	ldr	r3, [r7, #16]
 800a136:	015a      	lsls	r2, r3, #5
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	4413      	add	r3, r2
 800a13c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a140:	461a      	mov	r2, r3
 800a142:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a146:	6013      	str	r3, [r2, #0]
 800a148:	e013      	b.n	800a172 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a14a:	693b      	ldr	r3, [r7, #16]
 800a14c:	015a      	lsls	r2, r3, #5
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	4413      	add	r3, r2
 800a152:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a156:	461a      	mov	r2, r3
 800a158:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a15c:	6013      	str	r3, [r2, #0]
 800a15e:	e008      	b.n	800a172 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a160:	693b      	ldr	r3, [r7, #16]
 800a162:	015a      	lsls	r2, r3, #5
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	4413      	add	r3, r2
 800a168:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a16c:	461a      	mov	r2, r3
 800a16e:	2300      	movs	r3, #0
 800a170:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a172:	693b      	ldr	r3, [r7, #16]
 800a174:	015a      	lsls	r2, r3, #5
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	4413      	add	r3, r2
 800a17a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a17e:	461a      	mov	r2, r3
 800a180:	2300      	movs	r3, #0
 800a182:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a184:	693b      	ldr	r3, [r7, #16]
 800a186:	015a      	lsls	r2, r3, #5
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	4413      	add	r3, r2
 800a18c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a190:	461a      	mov	r2, r3
 800a192:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a196:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	3301      	adds	r3, #1
 800a19c:	613b      	str	r3, [r7, #16]
 800a19e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a1a2:	461a      	mov	r2, r3
 800a1a4:	693b      	ldr	r3, [r7, #16]
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d3b5      	bcc.n	800a116 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a1b0:	691b      	ldr	r3, [r3, #16]
 800a1b2:	68fa      	ldr	r2, [r7, #12]
 800a1b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a1b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a1bc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a1ca:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a1cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d105      	bne.n	800a1e0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	699b      	ldr	r3, [r3, #24]
 800a1d8:	f043 0210 	orr.w	r2, r3, #16
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	699a      	ldr	r2, [r3, #24]
 800a1e4:	4b10      	ldr	r3, [pc, #64]	@ (800a228 <USB_DevInit+0x2c4>)
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	687a      	ldr	r2, [r7, #4]
 800a1ea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a1ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d005      	beq.n	800a200 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	699b      	ldr	r3, [r3, #24]
 800a1f8:	f043 0208 	orr.w	r2, r3, #8
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a200:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a204:	2b01      	cmp	r3, #1
 800a206:	d107      	bne.n	800a218 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	699b      	ldr	r3, [r3, #24]
 800a20c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a210:	f043 0304 	orr.w	r3, r3, #4
 800a214:	687a      	ldr	r2, [r7, #4]
 800a216:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a218:	7dfb      	ldrb	r3, [r7, #23]
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3718      	adds	r7, #24
 800a21e:	46bd      	mov	sp, r7
 800a220:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a224:	b004      	add	sp, #16
 800a226:	4770      	bx	lr
 800a228:	803c3800 	.word	0x803c3800

0800a22c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a22c:	b480      	push	{r7}
 800a22e:	b085      	sub	sp, #20
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
 800a234:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a236:	2300      	movs	r3, #0
 800a238:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	3301      	adds	r3, #1
 800a23e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a246:	d901      	bls.n	800a24c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a248:	2303      	movs	r3, #3
 800a24a:	e01b      	b.n	800a284 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	691b      	ldr	r3, [r3, #16]
 800a250:	2b00      	cmp	r3, #0
 800a252:	daf2      	bge.n	800a23a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a254:	2300      	movs	r3, #0
 800a256:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	019b      	lsls	r3, r3, #6
 800a25c:	f043 0220 	orr.w	r2, r3, #32
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	3301      	adds	r3, #1
 800a268:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a270:	d901      	bls.n	800a276 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a272:	2303      	movs	r3, #3
 800a274:	e006      	b.n	800a284 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	691b      	ldr	r3, [r3, #16]
 800a27a:	f003 0320 	and.w	r3, r3, #32
 800a27e:	2b20      	cmp	r3, #32
 800a280:	d0f0      	beq.n	800a264 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a282:	2300      	movs	r3, #0
}
 800a284:	4618      	mov	r0, r3
 800a286:	3714      	adds	r7, #20
 800a288:	46bd      	mov	sp, r7
 800a28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28e:	4770      	bx	lr

0800a290 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a290:	b480      	push	{r7}
 800a292:	b085      	sub	sp, #20
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a298:	2300      	movs	r3, #0
 800a29a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	3301      	adds	r3, #1
 800a2a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a2a8:	d901      	bls.n	800a2ae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a2aa:	2303      	movs	r3, #3
 800a2ac:	e018      	b.n	800a2e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	691b      	ldr	r3, [r3, #16]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	daf2      	bge.n	800a29c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2210      	movs	r2, #16
 800a2be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	3301      	adds	r3, #1
 800a2c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a2cc:	d901      	bls.n	800a2d2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a2ce:	2303      	movs	r3, #3
 800a2d0:	e006      	b.n	800a2e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	691b      	ldr	r3, [r3, #16]
 800a2d6:	f003 0310 	and.w	r3, r3, #16
 800a2da:	2b10      	cmp	r3, #16
 800a2dc:	d0f0      	beq.n	800a2c0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a2de:	2300      	movs	r3, #0
}
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	3714      	adds	r7, #20
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ea:	4770      	bx	lr

0800a2ec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a2ec:	b480      	push	{r7}
 800a2ee:	b085      	sub	sp, #20
 800a2f0:	af00      	add	r7, sp, #0
 800a2f2:	6078      	str	r0, [r7, #4]
 800a2f4:	460b      	mov	r3, r1
 800a2f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a302:	681a      	ldr	r2, [r3, #0]
 800a304:	78fb      	ldrb	r3, [r7, #3]
 800a306:	68f9      	ldr	r1, [r7, #12]
 800a308:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a30c:	4313      	orrs	r3, r2
 800a30e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a310:	2300      	movs	r3, #0
}
 800a312:	4618      	mov	r0, r3
 800a314:	3714      	adds	r7, #20
 800a316:	46bd      	mov	sp, r7
 800a318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a31c:	4770      	bx	lr

0800a31e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800a31e:	b480      	push	{r7}
 800a320:	b087      	sub	sp, #28
 800a322:	af00      	add	r7, sp, #0
 800a324:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a330:	689b      	ldr	r3, [r3, #8]
 800a332:	f003 0306 	and.w	r3, r3, #6
 800a336:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d102      	bne.n	800a344 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a33e:	2300      	movs	r3, #0
 800a340:	75fb      	strb	r3, [r7, #23]
 800a342:	e00a      	b.n	800a35a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	2b02      	cmp	r3, #2
 800a348:	d002      	beq.n	800a350 <USB_GetDevSpeed+0x32>
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	2b06      	cmp	r3, #6
 800a34e:	d102      	bne.n	800a356 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a350:	2302      	movs	r3, #2
 800a352:	75fb      	strb	r3, [r7, #23]
 800a354:	e001      	b.n	800a35a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a356:	230f      	movs	r3, #15
 800a358:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a35a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	371c      	adds	r7, #28
 800a360:	46bd      	mov	sp, r7
 800a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a366:	4770      	bx	lr

0800a368 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a368:	b480      	push	{r7}
 800a36a:	b085      	sub	sp, #20
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
 800a370:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	781b      	ldrb	r3, [r3, #0]
 800a37a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a37c:	683b      	ldr	r3, [r7, #0]
 800a37e:	785b      	ldrb	r3, [r3, #1]
 800a380:	2b01      	cmp	r3, #1
 800a382:	d13a      	bne.n	800a3fa <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a38a:	69da      	ldr	r2, [r3, #28]
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	781b      	ldrb	r3, [r3, #0]
 800a390:	f003 030f 	and.w	r3, r3, #15
 800a394:	2101      	movs	r1, #1
 800a396:	fa01 f303 	lsl.w	r3, r1, r3
 800a39a:	b29b      	uxth	r3, r3
 800a39c:	68f9      	ldr	r1, [r7, #12]
 800a39e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a3a2:	4313      	orrs	r3, r2
 800a3a4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a3a6:	68bb      	ldr	r3, [r7, #8]
 800a3a8:	015a      	lsls	r2, r3, #5
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	4413      	add	r3, r2
 800a3ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d155      	bne.n	800a468 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a3bc:	68bb      	ldr	r3, [r7, #8]
 800a3be:	015a      	lsls	r2, r3, #5
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	4413      	add	r3, r2
 800a3c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3c8:	681a      	ldr	r2, [r3, #0]
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	689b      	ldr	r3, [r3, #8]
 800a3ce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	791b      	ldrb	r3, [r3, #4]
 800a3d6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a3d8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a3da:	68bb      	ldr	r3, [r7, #8]
 800a3dc:	059b      	lsls	r3, r3, #22
 800a3de:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a3e0:	4313      	orrs	r3, r2
 800a3e2:	68ba      	ldr	r2, [r7, #8]
 800a3e4:	0151      	lsls	r1, r2, #5
 800a3e6:	68fa      	ldr	r2, [r7, #12]
 800a3e8:	440a      	add	r2, r1
 800a3ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a3ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a3f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a3f6:	6013      	str	r3, [r2, #0]
 800a3f8:	e036      	b.n	800a468 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a400:	69da      	ldr	r2, [r3, #28]
 800a402:	683b      	ldr	r3, [r7, #0]
 800a404:	781b      	ldrb	r3, [r3, #0]
 800a406:	f003 030f 	and.w	r3, r3, #15
 800a40a:	2101      	movs	r1, #1
 800a40c:	fa01 f303 	lsl.w	r3, r1, r3
 800a410:	041b      	lsls	r3, r3, #16
 800a412:	68f9      	ldr	r1, [r7, #12]
 800a414:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a418:	4313      	orrs	r3, r2
 800a41a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	015a      	lsls	r2, r3, #5
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	4413      	add	r3, r2
 800a424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d11a      	bne.n	800a468 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a432:	68bb      	ldr	r3, [r7, #8]
 800a434:	015a      	lsls	r2, r3, #5
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	4413      	add	r3, r2
 800a43a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a43e:	681a      	ldr	r2, [r3, #0]
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	689b      	ldr	r3, [r3, #8]
 800a444:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	791b      	ldrb	r3, [r3, #4]
 800a44c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a44e:	430b      	orrs	r3, r1
 800a450:	4313      	orrs	r3, r2
 800a452:	68ba      	ldr	r2, [r7, #8]
 800a454:	0151      	lsls	r1, r2, #5
 800a456:	68fa      	ldr	r2, [r7, #12]
 800a458:	440a      	add	r2, r1
 800a45a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a45e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a462:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a466:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a468:	2300      	movs	r3, #0
}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3714      	adds	r7, #20
 800a46e:	46bd      	mov	sp, r7
 800a470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a474:	4770      	bx	lr
	...

0800a478 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a478:	b480      	push	{r7}
 800a47a:	b085      	sub	sp, #20
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
 800a480:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a486:	683b      	ldr	r3, [r7, #0]
 800a488:	781b      	ldrb	r3, [r3, #0]
 800a48a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	785b      	ldrb	r3, [r3, #1]
 800a490:	2b01      	cmp	r3, #1
 800a492:	d161      	bne.n	800a558 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a494:	68bb      	ldr	r3, [r7, #8]
 800a496:	015a      	lsls	r2, r3, #5
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	4413      	add	r3, r2
 800a49c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a4a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a4aa:	d11f      	bne.n	800a4ec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800a4ac:	68bb      	ldr	r3, [r7, #8]
 800a4ae:	015a      	lsls	r2, r3, #5
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	4413      	add	r3, r2
 800a4b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	68ba      	ldr	r2, [r7, #8]
 800a4bc:	0151      	lsls	r1, r2, #5
 800a4be:	68fa      	ldr	r2, [r7, #12]
 800a4c0:	440a      	add	r2, r1
 800a4c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a4c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a4ca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	015a      	lsls	r2, r3, #5
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	4413      	add	r3, r2
 800a4d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	68ba      	ldr	r2, [r7, #8]
 800a4dc:	0151      	lsls	r1, r2, #5
 800a4de:	68fa      	ldr	r2, [r7, #12]
 800a4e0:	440a      	add	r2, r1
 800a4e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a4e6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a4ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	781b      	ldrb	r3, [r3, #0]
 800a4f8:	f003 030f 	and.w	r3, r3, #15
 800a4fc:	2101      	movs	r1, #1
 800a4fe:	fa01 f303 	lsl.w	r3, r1, r3
 800a502:	b29b      	uxth	r3, r3
 800a504:	43db      	mvns	r3, r3
 800a506:	68f9      	ldr	r1, [r7, #12]
 800a508:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a50c:	4013      	ands	r3, r2
 800a50e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a516:	69da      	ldr	r2, [r3, #28]
 800a518:	683b      	ldr	r3, [r7, #0]
 800a51a:	781b      	ldrb	r3, [r3, #0]
 800a51c:	f003 030f 	and.w	r3, r3, #15
 800a520:	2101      	movs	r1, #1
 800a522:	fa01 f303 	lsl.w	r3, r1, r3
 800a526:	b29b      	uxth	r3, r3
 800a528:	43db      	mvns	r3, r3
 800a52a:	68f9      	ldr	r1, [r7, #12]
 800a52c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a530:	4013      	ands	r3, r2
 800a532:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	015a      	lsls	r2, r3, #5
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	4413      	add	r3, r2
 800a53c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a540:	681a      	ldr	r2, [r3, #0]
 800a542:	68bb      	ldr	r3, [r7, #8]
 800a544:	0159      	lsls	r1, r3, #5
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	440b      	add	r3, r1
 800a54a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a54e:	4619      	mov	r1, r3
 800a550:	4b35      	ldr	r3, [pc, #212]	@ (800a628 <USB_DeactivateEndpoint+0x1b0>)
 800a552:	4013      	ands	r3, r2
 800a554:	600b      	str	r3, [r1, #0]
 800a556:	e060      	b.n	800a61a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	015a      	lsls	r2, r3, #5
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	4413      	add	r3, r2
 800a560:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a56a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a56e:	d11f      	bne.n	800a5b0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800a570:	68bb      	ldr	r3, [r7, #8]
 800a572:	015a      	lsls	r2, r3, #5
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	4413      	add	r3, r2
 800a578:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	68ba      	ldr	r2, [r7, #8]
 800a580:	0151      	lsls	r1, r2, #5
 800a582:	68fa      	ldr	r2, [r7, #12]
 800a584:	440a      	add	r2, r1
 800a586:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a58a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a58e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800a590:	68bb      	ldr	r3, [r7, #8]
 800a592:	015a      	lsls	r2, r3, #5
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	4413      	add	r3, r2
 800a598:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	68ba      	ldr	r2, [r7, #8]
 800a5a0:	0151      	lsls	r1, r2, #5
 800a5a2:	68fa      	ldr	r2, [r7, #12]
 800a5a4:	440a      	add	r2, r1
 800a5a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a5aa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a5ae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	781b      	ldrb	r3, [r3, #0]
 800a5bc:	f003 030f 	and.w	r3, r3, #15
 800a5c0:	2101      	movs	r1, #1
 800a5c2:	fa01 f303 	lsl.w	r3, r1, r3
 800a5c6:	041b      	lsls	r3, r3, #16
 800a5c8:	43db      	mvns	r3, r3
 800a5ca:	68f9      	ldr	r1, [r7, #12]
 800a5cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a5d0:	4013      	ands	r3, r2
 800a5d2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5da:	69da      	ldr	r2, [r3, #28]
 800a5dc:	683b      	ldr	r3, [r7, #0]
 800a5de:	781b      	ldrb	r3, [r3, #0]
 800a5e0:	f003 030f 	and.w	r3, r3, #15
 800a5e4:	2101      	movs	r1, #1
 800a5e6:	fa01 f303 	lsl.w	r3, r1, r3
 800a5ea:	041b      	lsls	r3, r3, #16
 800a5ec:	43db      	mvns	r3, r3
 800a5ee:	68f9      	ldr	r1, [r7, #12]
 800a5f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a5f4:	4013      	ands	r3, r2
 800a5f6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	015a      	lsls	r2, r3, #5
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	4413      	add	r3, r2
 800a600:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a604:	681a      	ldr	r2, [r3, #0]
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	0159      	lsls	r1, r3, #5
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	440b      	add	r3, r1
 800a60e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a612:	4619      	mov	r1, r3
 800a614:	4b05      	ldr	r3, [pc, #20]	@ (800a62c <USB_DeactivateEndpoint+0x1b4>)
 800a616:	4013      	ands	r3, r2
 800a618:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a61a:	2300      	movs	r3, #0
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	3714      	adds	r7, #20
 800a620:	46bd      	mov	sp, r7
 800a622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a626:	4770      	bx	lr
 800a628:	ec337800 	.word	0xec337800
 800a62c:	eff37800 	.word	0xeff37800

0800a630 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b08a      	sub	sp, #40	@ 0x28
 800a634:	af02      	add	r7, sp, #8
 800a636:	60f8      	str	r0, [r7, #12]
 800a638:	60b9      	str	r1, [r7, #8]
 800a63a:	4613      	mov	r3, r2
 800a63c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a648:	68bb      	ldr	r3, [r7, #8]
 800a64a:	785b      	ldrb	r3, [r3, #1]
 800a64c:	2b01      	cmp	r3, #1
 800a64e:	f040 817f 	bne.w	800a950 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a652:	68bb      	ldr	r3, [r7, #8]
 800a654:	691b      	ldr	r3, [r3, #16]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d132      	bne.n	800a6c0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a65a:	69bb      	ldr	r3, [r7, #24]
 800a65c:	015a      	lsls	r2, r3, #5
 800a65e:	69fb      	ldr	r3, [r7, #28]
 800a660:	4413      	add	r3, r2
 800a662:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a666:	691b      	ldr	r3, [r3, #16]
 800a668:	69ba      	ldr	r2, [r7, #24]
 800a66a:	0151      	lsls	r1, r2, #5
 800a66c:	69fa      	ldr	r2, [r7, #28]
 800a66e:	440a      	add	r2, r1
 800a670:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a674:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a678:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a67c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a67e:	69bb      	ldr	r3, [r7, #24]
 800a680:	015a      	lsls	r2, r3, #5
 800a682:	69fb      	ldr	r3, [r7, #28]
 800a684:	4413      	add	r3, r2
 800a686:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a68a:	691b      	ldr	r3, [r3, #16]
 800a68c:	69ba      	ldr	r2, [r7, #24]
 800a68e:	0151      	lsls	r1, r2, #5
 800a690:	69fa      	ldr	r2, [r7, #28]
 800a692:	440a      	add	r2, r1
 800a694:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a698:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a69c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a69e:	69bb      	ldr	r3, [r7, #24]
 800a6a0:	015a      	lsls	r2, r3, #5
 800a6a2:	69fb      	ldr	r3, [r7, #28]
 800a6a4:	4413      	add	r3, r2
 800a6a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6aa:	691b      	ldr	r3, [r3, #16]
 800a6ac:	69ba      	ldr	r2, [r7, #24]
 800a6ae:	0151      	lsls	r1, r2, #5
 800a6b0:	69fa      	ldr	r2, [r7, #28]
 800a6b2:	440a      	add	r2, r1
 800a6b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6b8:	0cdb      	lsrs	r3, r3, #19
 800a6ba:	04db      	lsls	r3, r3, #19
 800a6bc:	6113      	str	r3, [r2, #16]
 800a6be:	e097      	b.n	800a7f0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a6c0:	69bb      	ldr	r3, [r7, #24]
 800a6c2:	015a      	lsls	r2, r3, #5
 800a6c4:	69fb      	ldr	r3, [r7, #28]
 800a6c6:	4413      	add	r3, r2
 800a6c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6cc:	691b      	ldr	r3, [r3, #16]
 800a6ce:	69ba      	ldr	r2, [r7, #24]
 800a6d0:	0151      	lsls	r1, r2, #5
 800a6d2:	69fa      	ldr	r2, [r7, #28]
 800a6d4:	440a      	add	r2, r1
 800a6d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6da:	0cdb      	lsrs	r3, r3, #19
 800a6dc:	04db      	lsls	r3, r3, #19
 800a6de:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a6e0:	69bb      	ldr	r3, [r7, #24]
 800a6e2:	015a      	lsls	r2, r3, #5
 800a6e4:	69fb      	ldr	r3, [r7, #28]
 800a6e6:	4413      	add	r3, r2
 800a6e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6ec:	691b      	ldr	r3, [r3, #16]
 800a6ee:	69ba      	ldr	r2, [r7, #24]
 800a6f0:	0151      	lsls	r1, r2, #5
 800a6f2:	69fa      	ldr	r2, [r7, #28]
 800a6f4:	440a      	add	r2, r1
 800a6f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6fa:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a6fe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a702:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800a704:	69bb      	ldr	r3, [r7, #24]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d11a      	bne.n	800a740 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800a70a:	68bb      	ldr	r3, [r7, #8]
 800a70c:	691a      	ldr	r2, [r3, #16]
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	689b      	ldr	r3, [r3, #8]
 800a712:	429a      	cmp	r2, r3
 800a714:	d903      	bls.n	800a71e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	689a      	ldr	r2, [r3, #8]
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a71e:	69bb      	ldr	r3, [r7, #24]
 800a720:	015a      	lsls	r2, r3, #5
 800a722:	69fb      	ldr	r3, [r7, #28]
 800a724:	4413      	add	r3, r2
 800a726:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a72a:	691b      	ldr	r3, [r3, #16]
 800a72c:	69ba      	ldr	r2, [r7, #24]
 800a72e:	0151      	lsls	r1, r2, #5
 800a730:	69fa      	ldr	r2, [r7, #28]
 800a732:	440a      	add	r2, r1
 800a734:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a738:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a73c:	6113      	str	r3, [r2, #16]
 800a73e:	e044      	b.n	800a7ca <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	691a      	ldr	r2, [r3, #16]
 800a744:	68bb      	ldr	r3, [r7, #8]
 800a746:	689b      	ldr	r3, [r3, #8]
 800a748:	4413      	add	r3, r2
 800a74a:	1e5a      	subs	r2, r3, #1
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	689b      	ldr	r3, [r3, #8]
 800a750:	fbb2 f3f3 	udiv	r3, r2, r3
 800a754:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800a756:	69bb      	ldr	r3, [r7, #24]
 800a758:	015a      	lsls	r2, r3, #5
 800a75a:	69fb      	ldr	r3, [r7, #28]
 800a75c:	4413      	add	r3, r2
 800a75e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a762:	691a      	ldr	r2, [r3, #16]
 800a764:	8afb      	ldrh	r3, [r7, #22]
 800a766:	04d9      	lsls	r1, r3, #19
 800a768:	4ba4      	ldr	r3, [pc, #656]	@ (800a9fc <USB_EPStartXfer+0x3cc>)
 800a76a:	400b      	ands	r3, r1
 800a76c:	69b9      	ldr	r1, [r7, #24]
 800a76e:	0148      	lsls	r0, r1, #5
 800a770:	69f9      	ldr	r1, [r7, #28]
 800a772:	4401      	add	r1, r0
 800a774:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a778:	4313      	orrs	r3, r2
 800a77a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	791b      	ldrb	r3, [r3, #4]
 800a780:	2b01      	cmp	r3, #1
 800a782:	d122      	bne.n	800a7ca <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800a784:	69bb      	ldr	r3, [r7, #24]
 800a786:	015a      	lsls	r2, r3, #5
 800a788:	69fb      	ldr	r3, [r7, #28]
 800a78a:	4413      	add	r3, r2
 800a78c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a790:	691b      	ldr	r3, [r3, #16]
 800a792:	69ba      	ldr	r2, [r7, #24]
 800a794:	0151      	lsls	r1, r2, #5
 800a796:	69fa      	ldr	r2, [r7, #28]
 800a798:	440a      	add	r2, r1
 800a79a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a79e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800a7a2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800a7a4:	69bb      	ldr	r3, [r7, #24]
 800a7a6:	015a      	lsls	r2, r3, #5
 800a7a8:	69fb      	ldr	r3, [r7, #28]
 800a7aa:	4413      	add	r3, r2
 800a7ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7b0:	691a      	ldr	r2, [r3, #16]
 800a7b2:	8afb      	ldrh	r3, [r7, #22]
 800a7b4:	075b      	lsls	r3, r3, #29
 800a7b6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800a7ba:	69b9      	ldr	r1, [r7, #24]
 800a7bc:	0148      	lsls	r0, r1, #5
 800a7be:	69f9      	ldr	r1, [r7, #28]
 800a7c0:	4401      	add	r1, r0
 800a7c2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a7c6:	4313      	orrs	r3, r2
 800a7c8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800a7ca:	69bb      	ldr	r3, [r7, #24]
 800a7cc:	015a      	lsls	r2, r3, #5
 800a7ce:	69fb      	ldr	r3, [r7, #28]
 800a7d0:	4413      	add	r3, r2
 800a7d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7d6:	691a      	ldr	r2, [r3, #16]
 800a7d8:	68bb      	ldr	r3, [r7, #8]
 800a7da:	691b      	ldr	r3, [r3, #16]
 800a7dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a7e0:	69b9      	ldr	r1, [r7, #24]
 800a7e2:	0148      	lsls	r0, r1, #5
 800a7e4:	69f9      	ldr	r1, [r7, #28]
 800a7e6:	4401      	add	r1, r0
 800a7e8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800a7f0:	79fb      	ldrb	r3, [r7, #7]
 800a7f2:	2b01      	cmp	r3, #1
 800a7f4:	d14b      	bne.n	800a88e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800a7f6:	68bb      	ldr	r3, [r7, #8]
 800a7f8:	69db      	ldr	r3, [r3, #28]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d009      	beq.n	800a812 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800a7fe:	69bb      	ldr	r3, [r7, #24]
 800a800:	015a      	lsls	r2, r3, #5
 800a802:	69fb      	ldr	r3, [r7, #28]
 800a804:	4413      	add	r3, r2
 800a806:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a80a:	461a      	mov	r2, r3
 800a80c:	68bb      	ldr	r3, [r7, #8]
 800a80e:	69db      	ldr	r3, [r3, #28]
 800a810:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800a812:	68bb      	ldr	r3, [r7, #8]
 800a814:	791b      	ldrb	r3, [r3, #4]
 800a816:	2b01      	cmp	r3, #1
 800a818:	d128      	bne.n	800a86c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a81a:	69fb      	ldr	r3, [r7, #28]
 800a81c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a820:	689b      	ldr	r3, [r3, #8]
 800a822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a826:	2b00      	cmp	r3, #0
 800a828:	d110      	bne.n	800a84c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a82a:	69bb      	ldr	r3, [r7, #24]
 800a82c:	015a      	lsls	r2, r3, #5
 800a82e:	69fb      	ldr	r3, [r7, #28]
 800a830:	4413      	add	r3, r2
 800a832:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	69ba      	ldr	r2, [r7, #24]
 800a83a:	0151      	lsls	r1, r2, #5
 800a83c:	69fa      	ldr	r2, [r7, #28]
 800a83e:	440a      	add	r2, r1
 800a840:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a844:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a848:	6013      	str	r3, [r2, #0]
 800a84a:	e00f      	b.n	800a86c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a84c:	69bb      	ldr	r3, [r7, #24]
 800a84e:	015a      	lsls	r2, r3, #5
 800a850:	69fb      	ldr	r3, [r7, #28]
 800a852:	4413      	add	r3, r2
 800a854:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	69ba      	ldr	r2, [r7, #24]
 800a85c:	0151      	lsls	r1, r2, #5
 800a85e:	69fa      	ldr	r2, [r7, #28]
 800a860:	440a      	add	r2, r1
 800a862:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a86a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a86c:	69bb      	ldr	r3, [r7, #24]
 800a86e:	015a      	lsls	r2, r3, #5
 800a870:	69fb      	ldr	r3, [r7, #28]
 800a872:	4413      	add	r3, r2
 800a874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	69ba      	ldr	r2, [r7, #24]
 800a87c:	0151      	lsls	r1, r2, #5
 800a87e:	69fa      	ldr	r2, [r7, #28]
 800a880:	440a      	add	r2, r1
 800a882:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a886:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a88a:	6013      	str	r3, [r2, #0]
 800a88c:	e166      	b.n	800ab5c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a88e:	69bb      	ldr	r3, [r7, #24]
 800a890:	015a      	lsls	r2, r3, #5
 800a892:	69fb      	ldr	r3, [r7, #28]
 800a894:	4413      	add	r3, r2
 800a896:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	69ba      	ldr	r2, [r7, #24]
 800a89e:	0151      	lsls	r1, r2, #5
 800a8a0:	69fa      	ldr	r2, [r7, #28]
 800a8a2:	440a      	add	r2, r1
 800a8a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a8a8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a8ac:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a8ae:	68bb      	ldr	r3, [r7, #8]
 800a8b0:	791b      	ldrb	r3, [r3, #4]
 800a8b2:	2b01      	cmp	r3, #1
 800a8b4:	d015      	beq.n	800a8e2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	691b      	ldr	r3, [r3, #16]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	f000 814e 	beq.w	800ab5c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a8c0:	69fb      	ldr	r3, [r7, #28]
 800a8c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	f003 030f 	and.w	r3, r3, #15
 800a8d0:	2101      	movs	r1, #1
 800a8d2:	fa01 f303 	lsl.w	r3, r1, r3
 800a8d6:	69f9      	ldr	r1, [r7, #28]
 800a8d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a8dc:	4313      	orrs	r3, r2
 800a8de:	634b      	str	r3, [r1, #52]	@ 0x34
 800a8e0:	e13c      	b.n	800ab5c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a8e2:	69fb      	ldr	r3, [r7, #28]
 800a8e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8e8:	689b      	ldr	r3, [r3, #8]
 800a8ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d110      	bne.n	800a914 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a8f2:	69bb      	ldr	r3, [r7, #24]
 800a8f4:	015a      	lsls	r2, r3, #5
 800a8f6:	69fb      	ldr	r3, [r7, #28]
 800a8f8:	4413      	add	r3, r2
 800a8fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	69ba      	ldr	r2, [r7, #24]
 800a902:	0151      	lsls	r1, r2, #5
 800a904:	69fa      	ldr	r2, [r7, #28]
 800a906:	440a      	add	r2, r1
 800a908:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a90c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a910:	6013      	str	r3, [r2, #0]
 800a912:	e00f      	b.n	800a934 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a914:	69bb      	ldr	r3, [r7, #24]
 800a916:	015a      	lsls	r2, r3, #5
 800a918:	69fb      	ldr	r3, [r7, #28]
 800a91a:	4413      	add	r3, r2
 800a91c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	69ba      	ldr	r2, [r7, #24]
 800a924:	0151      	lsls	r1, r2, #5
 800a926:	69fa      	ldr	r2, [r7, #28]
 800a928:	440a      	add	r2, r1
 800a92a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a92e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a932:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	68d9      	ldr	r1, [r3, #12]
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	781a      	ldrb	r2, [r3, #0]
 800a93c:	68bb      	ldr	r3, [r7, #8]
 800a93e:	691b      	ldr	r3, [r3, #16]
 800a940:	b298      	uxth	r0, r3
 800a942:	79fb      	ldrb	r3, [r7, #7]
 800a944:	9300      	str	r3, [sp, #0]
 800a946:	4603      	mov	r3, r0
 800a948:	68f8      	ldr	r0, [r7, #12]
 800a94a:	f000 f9b9 	bl	800acc0 <USB_WritePacket>
 800a94e:	e105      	b.n	800ab5c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a950:	69bb      	ldr	r3, [r7, #24]
 800a952:	015a      	lsls	r2, r3, #5
 800a954:	69fb      	ldr	r3, [r7, #28]
 800a956:	4413      	add	r3, r2
 800a958:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a95c:	691b      	ldr	r3, [r3, #16]
 800a95e:	69ba      	ldr	r2, [r7, #24]
 800a960:	0151      	lsls	r1, r2, #5
 800a962:	69fa      	ldr	r2, [r7, #28]
 800a964:	440a      	add	r2, r1
 800a966:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a96a:	0cdb      	lsrs	r3, r3, #19
 800a96c:	04db      	lsls	r3, r3, #19
 800a96e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a970:	69bb      	ldr	r3, [r7, #24]
 800a972:	015a      	lsls	r2, r3, #5
 800a974:	69fb      	ldr	r3, [r7, #28]
 800a976:	4413      	add	r3, r2
 800a978:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a97c:	691b      	ldr	r3, [r3, #16]
 800a97e:	69ba      	ldr	r2, [r7, #24]
 800a980:	0151      	lsls	r1, r2, #5
 800a982:	69fa      	ldr	r2, [r7, #28]
 800a984:	440a      	add	r2, r1
 800a986:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a98a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a98e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a992:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800a994:	69bb      	ldr	r3, [r7, #24]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d132      	bne.n	800aa00 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	691b      	ldr	r3, [r3, #16]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d003      	beq.n	800a9aa <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	689a      	ldr	r2, [r3, #8]
 800a9a6:	68bb      	ldr	r3, [r7, #8]
 800a9a8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	689a      	ldr	r2, [r3, #8]
 800a9ae:	68bb      	ldr	r3, [r7, #8]
 800a9b0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a9b2:	69bb      	ldr	r3, [r7, #24]
 800a9b4:	015a      	lsls	r2, r3, #5
 800a9b6:	69fb      	ldr	r3, [r7, #28]
 800a9b8:	4413      	add	r3, r2
 800a9ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9be:	691a      	ldr	r2, [r3, #16]
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	6a1b      	ldr	r3, [r3, #32]
 800a9c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a9c8:	69b9      	ldr	r1, [r7, #24]
 800a9ca:	0148      	lsls	r0, r1, #5
 800a9cc:	69f9      	ldr	r1, [r7, #28]
 800a9ce:	4401      	add	r1, r0
 800a9d0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a9d4:	4313      	orrs	r3, r2
 800a9d6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	015a      	lsls	r2, r3, #5
 800a9dc:	69fb      	ldr	r3, [r7, #28]
 800a9de:	4413      	add	r3, r2
 800a9e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9e4:	691b      	ldr	r3, [r3, #16]
 800a9e6:	69ba      	ldr	r2, [r7, #24]
 800a9e8:	0151      	lsls	r1, r2, #5
 800a9ea:	69fa      	ldr	r2, [r7, #28]
 800a9ec:	440a      	add	r2, r1
 800a9ee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9f2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a9f6:	6113      	str	r3, [r2, #16]
 800a9f8:	e062      	b.n	800aac0 <USB_EPStartXfer+0x490>
 800a9fa:	bf00      	nop
 800a9fc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	691b      	ldr	r3, [r3, #16]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d123      	bne.n	800aa50 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800aa08:	69bb      	ldr	r3, [r7, #24]
 800aa0a:	015a      	lsls	r2, r3, #5
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	4413      	add	r3, r2
 800aa10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa14:	691a      	ldr	r2, [r3, #16]
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	689b      	ldr	r3, [r3, #8]
 800aa1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa1e:	69b9      	ldr	r1, [r7, #24]
 800aa20:	0148      	lsls	r0, r1, #5
 800aa22:	69f9      	ldr	r1, [r7, #28]
 800aa24:	4401      	add	r1, r0
 800aa26:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800aa2a:	4313      	orrs	r3, r2
 800aa2c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800aa2e:	69bb      	ldr	r3, [r7, #24]
 800aa30:	015a      	lsls	r2, r3, #5
 800aa32:	69fb      	ldr	r3, [r7, #28]
 800aa34:	4413      	add	r3, r2
 800aa36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa3a:	691b      	ldr	r3, [r3, #16]
 800aa3c:	69ba      	ldr	r2, [r7, #24]
 800aa3e:	0151      	lsls	r1, r2, #5
 800aa40:	69fa      	ldr	r2, [r7, #28]
 800aa42:	440a      	add	r2, r1
 800aa44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa48:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800aa4c:	6113      	str	r3, [r2, #16]
 800aa4e:	e037      	b.n	800aac0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	691a      	ldr	r2, [r3, #16]
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	689b      	ldr	r3, [r3, #8]
 800aa58:	4413      	add	r3, r2
 800aa5a:	1e5a      	subs	r2, r3, #1
 800aa5c:	68bb      	ldr	r3, [r7, #8]
 800aa5e:	689b      	ldr	r3, [r3, #8]
 800aa60:	fbb2 f3f3 	udiv	r3, r2, r3
 800aa64:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	689b      	ldr	r3, [r3, #8]
 800aa6a:	8afa      	ldrh	r2, [r7, #22]
 800aa6c:	fb03 f202 	mul.w	r2, r3, r2
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800aa74:	69bb      	ldr	r3, [r7, #24]
 800aa76:	015a      	lsls	r2, r3, #5
 800aa78:	69fb      	ldr	r3, [r7, #28]
 800aa7a:	4413      	add	r3, r2
 800aa7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa80:	691a      	ldr	r2, [r3, #16]
 800aa82:	8afb      	ldrh	r3, [r7, #22]
 800aa84:	04d9      	lsls	r1, r3, #19
 800aa86:	4b38      	ldr	r3, [pc, #224]	@ (800ab68 <USB_EPStartXfer+0x538>)
 800aa88:	400b      	ands	r3, r1
 800aa8a:	69b9      	ldr	r1, [r7, #24]
 800aa8c:	0148      	lsls	r0, r1, #5
 800aa8e:	69f9      	ldr	r1, [r7, #28]
 800aa90:	4401      	add	r1, r0
 800aa92:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800aa96:	4313      	orrs	r3, r2
 800aa98:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800aa9a:	69bb      	ldr	r3, [r7, #24]
 800aa9c:	015a      	lsls	r2, r3, #5
 800aa9e:	69fb      	ldr	r3, [r7, #28]
 800aaa0:	4413      	add	r3, r2
 800aaa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aaa6:	691a      	ldr	r2, [r3, #16]
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	6a1b      	ldr	r3, [r3, #32]
 800aaac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aab0:	69b9      	ldr	r1, [r7, #24]
 800aab2:	0148      	lsls	r0, r1, #5
 800aab4:	69f9      	ldr	r1, [r7, #28]
 800aab6:	4401      	add	r1, r0
 800aab8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800aabc:	4313      	orrs	r3, r2
 800aabe:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800aac0:	79fb      	ldrb	r3, [r7, #7]
 800aac2:	2b01      	cmp	r3, #1
 800aac4:	d10d      	bne.n	800aae2 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	68db      	ldr	r3, [r3, #12]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d009      	beq.n	800aae2 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	68d9      	ldr	r1, [r3, #12]
 800aad2:	69bb      	ldr	r3, [r7, #24]
 800aad4:	015a      	lsls	r2, r3, #5
 800aad6:	69fb      	ldr	r3, [r7, #28]
 800aad8:	4413      	add	r3, r2
 800aada:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aade:	460a      	mov	r2, r1
 800aae0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800aae2:	68bb      	ldr	r3, [r7, #8]
 800aae4:	791b      	ldrb	r3, [r3, #4]
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d128      	bne.n	800ab3c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aaea:	69fb      	ldr	r3, [r7, #28]
 800aaec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800aaf0:	689b      	ldr	r3, [r3, #8]
 800aaf2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d110      	bne.n	800ab1c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800aafa:	69bb      	ldr	r3, [r7, #24]
 800aafc:	015a      	lsls	r2, r3, #5
 800aafe:	69fb      	ldr	r3, [r7, #28]
 800ab00:	4413      	add	r3, r2
 800ab02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	69ba      	ldr	r2, [r7, #24]
 800ab0a:	0151      	lsls	r1, r2, #5
 800ab0c:	69fa      	ldr	r2, [r7, #28]
 800ab0e:	440a      	add	r2, r1
 800ab10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab14:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800ab18:	6013      	str	r3, [r2, #0]
 800ab1a:	e00f      	b.n	800ab3c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ab1c:	69bb      	ldr	r3, [r7, #24]
 800ab1e:	015a      	lsls	r2, r3, #5
 800ab20:	69fb      	ldr	r3, [r7, #28]
 800ab22:	4413      	add	r3, r2
 800ab24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	69ba      	ldr	r2, [r7, #24]
 800ab2c:	0151      	lsls	r1, r2, #5
 800ab2e:	69fa      	ldr	r2, [r7, #28]
 800ab30:	440a      	add	r2, r1
 800ab32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab3a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ab3c:	69bb      	ldr	r3, [r7, #24]
 800ab3e:	015a      	lsls	r2, r3, #5
 800ab40:	69fb      	ldr	r3, [r7, #28]
 800ab42:	4413      	add	r3, r2
 800ab44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	69ba      	ldr	r2, [r7, #24]
 800ab4c:	0151      	lsls	r1, r2, #5
 800ab4e:	69fa      	ldr	r2, [r7, #28]
 800ab50:	440a      	add	r2, r1
 800ab52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ab56:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800ab5a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ab5c:	2300      	movs	r3, #0
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3720      	adds	r7, #32
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}
 800ab66:	bf00      	nop
 800ab68:	1ff80000 	.word	0x1ff80000

0800ab6c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800ab6c:	b480      	push	{r7}
 800ab6e:	b087      	sub	sp, #28
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	6078      	str	r0, [r7, #4]
 800ab74:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ab76:	2300      	movs	r3, #0
 800ab78:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	785b      	ldrb	r3, [r3, #1]
 800ab86:	2b01      	cmp	r3, #1
 800ab88:	d14a      	bne.n	800ac20 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	781b      	ldrb	r3, [r3, #0]
 800ab8e:	015a      	lsls	r2, r3, #5
 800ab90:	693b      	ldr	r3, [r7, #16]
 800ab92:	4413      	add	r3, r2
 800ab94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ab9e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800aba2:	f040 8086 	bne.w	800acb2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800aba6:	683b      	ldr	r3, [r7, #0]
 800aba8:	781b      	ldrb	r3, [r3, #0]
 800abaa:	015a      	lsls	r2, r3, #5
 800abac:	693b      	ldr	r3, [r7, #16]
 800abae:	4413      	add	r3, r2
 800abb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	683a      	ldr	r2, [r7, #0]
 800abb8:	7812      	ldrb	r2, [r2, #0]
 800abba:	0151      	lsls	r1, r2, #5
 800abbc:	693a      	ldr	r2, [r7, #16]
 800abbe:	440a      	add	r2, r1
 800abc0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800abc4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800abc8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	781b      	ldrb	r3, [r3, #0]
 800abce:	015a      	lsls	r2, r3, #5
 800abd0:	693b      	ldr	r3, [r7, #16]
 800abd2:	4413      	add	r3, r2
 800abd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	683a      	ldr	r2, [r7, #0]
 800abdc:	7812      	ldrb	r2, [r2, #0]
 800abde:	0151      	lsls	r1, r2, #5
 800abe0:	693a      	ldr	r2, [r7, #16]
 800abe2:	440a      	add	r2, r1
 800abe4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800abe8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800abec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	3301      	adds	r3, #1
 800abf2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d902      	bls.n	800ac04 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800abfe:	2301      	movs	r3, #1
 800ac00:	75fb      	strb	r3, [r7, #23]
          break;
 800ac02:	e056      	b.n	800acb2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	781b      	ldrb	r3, [r3, #0]
 800ac08:	015a      	lsls	r2, r3, #5
 800ac0a:	693b      	ldr	r3, [r7, #16]
 800ac0c:	4413      	add	r3, r2
 800ac0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ac18:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ac1c:	d0e7      	beq.n	800abee <USB_EPStopXfer+0x82>
 800ac1e:	e048      	b.n	800acb2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	781b      	ldrb	r3, [r3, #0]
 800ac24:	015a      	lsls	r2, r3, #5
 800ac26:	693b      	ldr	r3, [r7, #16]
 800ac28:	4413      	add	r3, r2
 800ac2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ac34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ac38:	d13b      	bne.n	800acb2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	781b      	ldrb	r3, [r3, #0]
 800ac3e:	015a      	lsls	r2, r3, #5
 800ac40:	693b      	ldr	r3, [r7, #16]
 800ac42:	4413      	add	r3, r2
 800ac44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	683a      	ldr	r2, [r7, #0]
 800ac4c:	7812      	ldrb	r2, [r2, #0]
 800ac4e:	0151      	lsls	r1, r2, #5
 800ac50:	693a      	ldr	r2, [r7, #16]
 800ac52:	440a      	add	r2, r1
 800ac54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac58:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ac5c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	781b      	ldrb	r3, [r3, #0]
 800ac62:	015a      	lsls	r2, r3, #5
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	4413      	add	r3, r2
 800ac68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	683a      	ldr	r2, [r7, #0]
 800ac70:	7812      	ldrb	r2, [r2, #0]
 800ac72:	0151      	lsls	r1, r2, #5
 800ac74:	693a      	ldr	r2, [r7, #16]
 800ac76:	440a      	add	r2, r1
 800ac78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ac7c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ac80:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	3301      	adds	r3, #1
 800ac86:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ac8e:	4293      	cmp	r3, r2
 800ac90:	d902      	bls.n	800ac98 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800ac92:	2301      	movs	r3, #1
 800ac94:	75fb      	strb	r3, [r7, #23]
          break;
 800ac96:	e00c      	b.n	800acb2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	781b      	ldrb	r3, [r3, #0]
 800ac9c:	015a      	lsls	r2, r3, #5
 800ac9e:	693b      	ldr	r3, [r7, #16]
 800aca0:	4413      	add	r3, r2
 800aca2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800acac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800acb0:	d0e7      	beq.n	800ac82 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800acb2:	7dfb      	ldrb	r3, [r7, #23]
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	371c      	adds	r7, #28
 800acb8:	46bd      	mov	sp, r7
 800acba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbe:	4770      	bx	lr

0800acc0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800acc0:	b480      	push	{r7}
 800acc2:	b089      	sub	sp, #36	@ 0x24
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	60b9      	str	r1, [r7, #8]
 800acca:	4611      	mov	r1, r2
 800accc:	461a      	mov	r2, r3
 800acce:	460b      	mov	r3, r1
 800acd0:	71fb      	strb	r3, [r7, #7]
 800acd2:	4613      	mov	r3, r2
 800acd4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800acda:	68bb      	ldr	r3, [r7, #8]
 800acdc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800acde:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d123      	bne.n	800ad2e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ace6:	88bb      	ldrh	r3, [r7, #4]
 800ace8:	3303      	adds	r3, #3
 800acea:	089b      	lsrs	r3, r3, #2
 800acec:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800acee:	2300      	movs	r3, #0
 800acf0:	61bb      	str	r3, [r7, #24]
 800acf2:	e018      	b.n	800ad26 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800acf4:	79fb      	ldrb	r3, [r7, #7]
 800acf6:	031a      	lsls	r2, r3, #12
 800acf8:	697b      	ldr	r3, [r7, #20]
 800acfa:	4413      	add	r3, r2
 800acfc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ad00:	461a      	mov	r2, r3
 800ad02:	69fb      	ldr	r3, [r7, #28]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ad08:	69fb      	ldr	r3, [r7, #28]
 800ad0a:	3301      	adds	r3, #1
 800ad0c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ad0e:	69fb      	ldr	r3, [r7, #28]
 800ad10:	3301      	adds	r3, #1
 800ad12:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ad14:	69fb      	ldr	r3, [r7, #28]
 800ad16:	3301      	adds	r3, #1
 800ad18:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800ad1a:	69fb      	ldr	r3, [r7, #28]
 800ad1c:	3301      	adds	r3, #1
 800ad1e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ad20:	69bb      	ldr	r3, [r7, #24]
 800ad22:	3301      	adds	r3, #1
 800ad24:	61bb      	str	r3, [r7, #24]
 800ad26:	69ba      	ldr	r2, [r7, #24]
 800ad28:	693b      	ldr	r3, [r7, #16]
 800ad2a:	429a      	cmp	r2, r3
 800ad2c:	d3e2      	bcc.n	800acf4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ad2e:	2300      	movs	r3, #0
}
 800ad30:	4618      	mov	r0, r3
 800ad32:	3724      	adds	r7, #36	@ 0x24
 800ad34:	46bd      	mov	sp, r7
 800ad36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3a:	4770      	bx	lr

0800ad3c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ad3c:	b480      	push	{r7}
 800ad3e:	b08b      	sub	sp, #44	@ 0x2c
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	60f8      	str	r0, [r7, #12]
 800ad44:	60b9      	str	r1, [r7, #8]
 800ad46:	4613      	mov	r3, r2
 800ad48:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800ad4e:	68bb      	ldr	r3, [r7, #8]
 800ad50:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800ad52:	88fb      	ldrh	r3, [r7, #6]
 800ad54:	089b      	lsrs	r3, r3, #2
 800ad56:	b29b      	uxth	r3, r3
 800ad58:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800ad5a:	88fb      	ldrh	r3, [r7, #6]
 800ad5c:	f003 0303 	and.w	r3, r3, #3
 800ad60:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800ad62:	2300      	movs	r3, #0
 800ad64:	623b      	str	r3, [r7, #32]
 800ad66:	e014      	b.n	800ad92 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ad68:	69bb      	ldr	r3, [r7, #24]
 800ad6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ad6e:	681a      	ldr	r2, [r3, #0]
 800ad70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad72:	601a      	str	r2, [r3, #0]
    pDest++;
 800ad74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad76:	3301      	adds	r3, #1
 800ad78:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ad7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ad80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad82:	3301      	adds	r3, #1
 800ad84:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800ad86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad88:	3301      	adds	r3, #1
 800ad8a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800ad8c:	6a3b      	ldr	r3, [r7, #32]
 800ad8e:	3301      	adds	r3, #1
 800ad90:	623b      	str	r3, [r7, #32]
 800ad92:	6a3a      	ldr	r2, [r7, #32]
 800ad94:	697b      	ldr	r3, [r7, #20]
 800ad96:	429a      	cmp	r2, r3
 800ad98:	d3e6      	bcc.n	800ad68 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800ad9a:	8bfb      	ldrh	r3, [r7, #30]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d01e      	beq.n	800adde <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800ada0:	2300      	movs	r3, #0
 800ada2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800ada4:	69bb      	ldr	r3, [r7, #24]
 800ada6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800adaa:	461a      	mov	r2, r3
 800adac:	f107 0310 	add.w	r3, r7, #16
 800adb0:	6812      	ldr	r2, [r2, #0]
 800adb2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800adb4:	693a      	ldr	r2, [r7, #16]
 800adb6:	6a3b      	ldr	r3, [r7, #32]
 800adb8:	b2db      	uxtb	r3, r3
 800adba:	00db      	lsls	r3, r3, #3
 800adbc:	fa22 f303 	lsr.w	r3, r2, r3
 800adc0:	b2da      	uxtb	r2, r3
 800adc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adc4:	701a      	strb	r2, [r3, #0]
      i++;
 800adc6:	6a3b      	ldr	r3, [r7, #32]
 800adc8:	3301      	adds	r3, #1
 800adca:	623b      	str	r3, [r7, #32]
      pDest++;
 800adcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adce:	3301      	adds	r3, #1
 800add0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800add2:	8bfb      	ldrh	r3, [r7, #30]
 800add4:	3b01      	subs	r3, #1
 800add6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800add8:	8bfb      	ldrh	r3, [r7, #30]
 800adda:	2b00      	cmp	r3, #0
 800addc:	d1ea      	bne.n	800adb4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800adde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	372c      	adds	r7, #44	@ 0x2c
 800ade4:	46bd      	mov	sp, r7
 800ade6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adea:	4770      	bx	lr

0800adec <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800adec:	b480      	push	{r7}
 800adee:	b085      	sub	sp, #20
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
 800adf4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	781b      	ldrb	r3, [r3, #0]
 800adfe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	785b      	ldrb	r3, [r3, #1]
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	d12c      	bne.n	800ae62 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	015a      	lsls	r2, r3, #5
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	4413      	add	r3, r2
 800ae10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	db12      	blt.n	800ae40 <USB_EPSetStall+0x54>
 800ae1a:	68bb      	ldr	r3, [r7, #8]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d00f      	beq.n	800ae40 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ae20:	68bb      	ldr	r3, [r7, #8]
 800ae22:	015a      	lsls	r2, r3, #5
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	4413      	add	r3, r2
 800ae28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	68ba      	ldr	r2, [r7, #8]
 800ae30:	0151      	lsls	r1, r2, #5
 800ae32:	68fa      	ldr	r2, [r7, #12]
 800ae34:	440a      	add	r2, r1
 800ae36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae3a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ae3e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ae40:	68bb      	ldr	r3, [r7, #8]
 800ae42:	015a      	lsls	r2, r3, #5
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	4413      	add	r3, r2
 800ae48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	68ba      	ldr	r2, [r7, #8]
 800ae50:	0151      	lsls	r1, r2, #5
 800ae52:	68fa      	ldr	r2, [r7, #12]
 800ae54:	440a      	add	r2, r1
 800ae56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ae5a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ae5e:	6013      	str	r3, [r2, #0]
 800ae60:	e02b      	b.n	800aeba <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	015a      	lsls	r2, r3, #5
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	4413      	add	r3, r2
 800ae6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	db12      	blt.n	800ae9a <USB_EPSetStall+0xae>
 800ae74:	68bb      	ldr	r3, [r7, #8]
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d00f      	beq.n	800ae9a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	015a      	lsls	r2, r3, #5
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	4413      	add	r3, r2
 800ae82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	68ba      	ldr	r2, [r7, #8]
 800ae8a:	0151      	lsls	r1, r2, #5
 800ae8c:	68fa      	ldr	r2, [r7, #12]
 800ae8e:	440a      	add	r2, r1
 800ae90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ae94:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ae98:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ae9a:	68bb      	ldr	r3, [r7, #8]
 800ae9c:	015a      	lsls	r2, r3, #5
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	4413      	add	r3, r2
 800aea2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	68ba      	ldr	r2, [r7, #8]
 800aeaa:	0151      	lsls	r1, r2, #5
 800aeac:	68fa      	ldr	r2, [r7, #12]
 800aeae:	440a      	add	r2, r1
 800aeb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aeb4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800aeb8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aeba:	2300      	movs	r3, #0
}
 800aebc:	4618      	mov	r0, r3
 800aebe:	3714      	adds	r7, #20
 800aec0:	46bd      	mov	sp, r7
 800aec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec6:	4770      	bx	lr

0800aec8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800aec8:	b480      	push	{r7}
 800aeca:	b085      	sub	sp, #20
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
 800aed0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aed6:	683b      	ldr	r3, [r7, #0]
 800aed8:	781b      	ldrb	r3, [r3, #0]
 800aeda:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	785b      	ldrb	r3, [r3, #1]
 800aee0:	2b01      	cmp	r3, #1
 800aee2:	d128      	bne.n	800af36 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	015a      	lsls	r2, r3, #5
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	4413      	add	r3, r2
 800aeec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	68ba      	ldr	r2, [r7, #8]
 800aef4:	0151      	lsls	r1, r2, #5
 800aef6:	68fa      	ldr	r2, [r7, #12]
 800aef8:	440a      	add	r2, r1
 800aefa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800aefe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800af02:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	791b      	ldrb	r3, [r3, #4]
 800af08:	2b03      	cmp	r3, #3
 800af0a:	d003      	beq.n	800af14 <USB_EPClearStall+0x4c>
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	791b      	ldrb	r3, [r3, #4]
 800af10:	2b02      	cmp	r3, #2
 800af12:	d138      	bne.n	800af86 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800af14:	68bb      	ldr	r3, [r7, #8]
 800af16:	015a      	lsls	r2, r3, #5
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	4413      	add	r3, r2
 800af1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	68ba      	ldr	r2, [r7, #8]
 800af24:	0151      	lsls	r1, r2, #5
 800af26:	68fa      	ldr	r2, [r7, #12]
 800af28:	440a      	add	r2, r1
 800af2a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800af2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af32:	6013      	str	r3, [r2, #0]
 800af34:	e027      	b.n	800af86 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800af36:	68bb      	ldr	r3, [r7, #8]
 800af38:	015a      	lsls	r2, r3, #5
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	4413      	add	r3, r2
 800af3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	68ba      	ldr	r2, [r7, #8]
 800af46:	0151      	lsls	r1, r2, #5
 800af48:	68fa      	ldr	r2, [r7, #12]
 800af4a:	440a      	add	r2, r1
 800af4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af50:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800af54:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	791b      	ldrb	r3, [r3, #4]
 800af5a:	2b03      	cmp	r3, #3
 800af5c:	d003      	beq.n	800af66 <USB_EPClearStall+0x9e>
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	791b      	ldrb	r3, [r3, #4]
 800af62:	2b02      	cmp	r3, #2
 800af64:	d10f      	bne.n	800af86 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800af66:	68bb      	ldr	r3, [r7, #8]
 800af68:	015a      	lsls	r2, r3, #5
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	4413      	add	r3, r2
 800af6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	68ba      	ldr	r2, [r7, #8]
 800af76:	0151      	lsls	r1, r2, #5
 800af78:	68fa      	ldr	r2, [r7, #12]
 800af7a:	440a      	add	r2, r1
 800af7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800af80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800af84:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800af86:	2300      	movs	r3, #0
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3714      	adds	r7, #20
 800af8c:	46bd      	mov	sp, r7
 800af8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af92:	4770      	bx	lr

0800af94 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800af94:	b480      	push	{r7}
 800af96:	b085      	sub	sp, #20
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
 800af9c:	460b      	mov	r3, r1
 800af9e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	68fa      	ldr	r2, [r7, #12]
 800afae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800afb2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800afb6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800afbe:	681a      	ldr	r2, [r3, #0]
 800afc0:	78fb      	ldrb	r3, [r7, #3]
 800afc2:	011b      	lsls	r3, r3, #4
 800afc4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800afc8:	68f9      	ldr	r1, [r7, #12]
 800afca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800afce:	4313      	orrs	r3, r2
 800afd0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800afd2:	2300      	movs	r3, #0
}
 800afd4:	4618      	mov	r0, r3
 800afd6:	3714      	adds	r7, #20
 800afd8:	46bd      	mov	sp, r7
 800afda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afde:	4770      	bx	lr

0800afe0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800afe0:	b480      	push	{r7}
 800afe2:	b085      	sub	sp, #20
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	68fa      	ldr	r2, [r7, #12]
 800aff6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800affa:	f023 0303 	bic.w	r3, r3, #3
 800affe:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b006:	685b      	ldr	r3, [r3, #4]
 800b008:	68fa      	ldr	r2, [r7, #12]
 800b00a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b00e:	f023 0302 	bic.w	r3, r3, #2
 800b012:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b014:	2300      	movs	r3, #0
}
 800b016:	4618      	mov	r0, r3
 800b018:	3714      	adds	r7, #20
 800b01a:	46bd      	mov	sp, r7
 800b01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b020:	4770      	bx	lr

0800b022 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800b022:	b480      	push	{r7}
 800b024:	b085      	sub	sp, #20
 800b026:	af00      	add	r7, sp, #0
 800b028:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	68fa      	ldr	r2, [r7, #12]
 800b038:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b03c:	f023 0303 	bic.w	r3, r3, #3
 800b040:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b048:	685b      	ldr	r3, [r3, #4]
 800b04a:	68fa      	ldr	r2, [r7, #12]
 800b04c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b050:	f043 0302 	orr.w	r3, r3, #2
 800b054:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b056:	2300      	movs	r3, #0
}
 800b058:	4618      	mov	r0, r3
 800b05a:	3714      	adds	r7, #20
 800b05c:	46bd      	mov	sp, r7
 800b05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b062:	4770      	bx	lr

0800b064 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800b064:	b480      	push	{r7}
 800b066:	b085      	sub	sp, #20
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	695b      	ldr	r3, [r3, #20]
 800b070:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	699b      	ldr	r3, [r3, #24]
 800b076:	68fa      	ldr	r2, [r7, #12]
 800b078:	4013      	ands	r3, r2
 800b07a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b07c:	68fb      	ldr	r3, [r7, #12]
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3714      	adds	r7, #20
 800b082:	46bd      	mov	sp, r7
 800b084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b088:	4770      	bx	lr

0800b08a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b08a:	b480      	push	{r7}
 800b08c:	b085      	sub	sp, #20
 800b08e:	af00      	add	r7, sp, #0
 800b090:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b09c:	699b      	ldr	r3, [r3, #24]
 800b09e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b0a6:	69db      	ldr	r3, [r3, #28]
 800b0a8:	68ba      	ldr	r2, [r7, #8]
 800b0aa:	4013      	ands	r3, r2
 800b0ac:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	0c1b      	lsrs	r3, r3, #16
}
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	3714      	adds	r7, #20
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0bc:	4770      	bx	lr

0800b0be <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800b0be:	b480      	push	{r7}
 800b0c0:	b085      	sub	sp, #20
 800b0c2:	af00      	add	r7, sp, #0
 800b0c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b0d0:	699b      	ldr	r3, [r3, #24]
 800b0d2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b0da:	69db      	ldr	r3, [r3, #28]
 800b0dc:	68ba      	ldr	r2, [r7, #8]
 800b0de:	4013      	ands	r3, r2
 800b0e0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b0e2:	68bb      	ldr	r3, [r7, #8]
 800b0e4:	b29b      	uxth	r3, r3
}
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	3714      	adds	r7, #20
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f0:	4770      	bx	lr

0800b0f2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b0f2:	b480      	push	{r7}
 800b0f4:	b085      	sub	sp, #20
 800b0f6:	af00      	add	r7, sp, #0
 800b0f8:	6078      	str	r0, [r7, #4]
 800b0fa:	460b      	mov	r3, r1
 800b0fc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b102:	78fb      	ldrb	r3, [r7, #3]
 800b104:	015a      	lsls	r2, r3, #5
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	4413      	add	r3, r2
 800b10a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b10e:	689b      	ldr	r3, [r3, #8]
 800b110:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b118:	695b      	ldr	r3, [r3, #20]
 800b11a:	68ba      	ldr	r2, [r7, #8]
 800b11c:	4013      	ands	r3, r2
 800b11e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b120:	68bb      	ldr	r3, [r7, #8]
}
 800b122:	4618      	mov	r0, r3
 800b124:	3714      	adds	r7, #20
 800b126:	46bd      	mov	sp, r7
 800b128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b12c:	4770      	bx	lr

0800b12e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b12e:	b480      	push	{r7}
 800b130:	b087      	sub	sp, #28
 800b132:	af00      	add	r7, sp, #0
 800b134:	6078      	str	r0, [r7, #4]
 800b136:	460b      	mov	r3, r1
 800b138:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b144:	691b      	ldr	r3, [r3, #16]
 800b146:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b148:	697b      	ldr	r3, [r7, #20]
 800b14a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b14e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b150:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b152:	78fb      	ldrb	r3, [r7, #3]
 800b154:	f003 030f 	and.w	r3, r3, #15
 800b158:	68fa      	ldr	r2, [r7, #12]
 800b15a:	fa22 f303 	lsr.w	r3, r2, r3
 800b15e:	01db      	lsls	r3, r3, #7
 800b160:	b2db      	uxtb	r3, r3
 800b162:	693a      	ldr	r2, [r7, #16]
 800b164:	4313      	orrs	r3, r2
 800b166:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b168:	78fb      	ldrb	r3, [r7, #3]
 800b16a:	015a      	lsls	r2, r3, #5
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	4413      	add	r3, r2
 800b170:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b174:	689b      	ldr	r3, [r3, #8]
 800b176:	693a      	ldr	r2, [r7, #16]
 800b178:	4013      	ands	r3, r2
 800b17a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b17c:	68bb      	ldr	r3, [r7, #8]
}
 800b17e:	4618      	mov	r0, r3
 800b180:	371c      	adds	r7, #28
 800b182:	46bd      	mov	sp, r7
 800b184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b188:	4770      	bx	lr

0800b18a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800b18a:	b480      	push	{r7}
 800b18c:	b083      	sub	sp, #12
 800b18e:	af00      	add	r7, sp, #0
 800b190:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	695b      	ldr	r3, [r3, #20]
 800b196:	f003 0301 	and.w	r3, r3, #1
}
 800b19a:	4618      	mov	r0, r3
 800b19c:	370c      	adds	r7, #12
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a4:	4770      	bx	lr

0800b1a6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800b1a6:	b480      	push	{r7}
 800b1a8:	b085      	sub	sp, #20
 800b1aa:	af00      	add	r7, sp, #0
 800b1ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	68fa      	ldr	r2, [r7, #12]
 800b1bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b1c0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b1c4:	f023 0307 	bic.w	r3, r3, #7
 800b1c8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1d0:	685b      	ldr	r3, [r3, #4]
 800b1d2:	68fa      	ldr	r2, [r7, #12]
 800b1d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b1d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b1dc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b1de:	2300      	movs	r3, #0
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3714      	adds	r7, #20
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ea:	4770      	bx	lr

0800b1ec <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b087      	sub	sp, #28
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	60f8      	str	r0, [r7, #12]
 800b1f4:	460b      	mov	r3, r1
 800b1f6:	607a      	str	r2, [r7, #4]
 800b1f8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	333c      	adds	r3, #60	@ 0x3c
 800b202:	3304      	adds	r3, #4
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b208:	693b      	ldr	r3, [r7, #16]
 800b20a:	4a26      	ldr	r2, [pc, #152]	@ (800b2a4 <USB_EP0_OutStart+0xb8>)
 800b20c:	4293      	cmp	r3, r2
 800b20e:	d90a      	bls.n	800b226 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b21c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b220:	d101      	bne.n	800b226 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b222:	2300      	movs	r3, #0
 800b224:	e037      	b.n	800b296 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b22c:	461a      	mov	r2, r3
 800b22e:	2300      	movs	r3, #0
 800b230:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b238:	691b      	ldr	r3, [r3, #16]
 800b23a:	697a      	ldr	r2, [r7, #20]
 800b23c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b240:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b244:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b246:	697b      	ldr	r3, [r7, #20]
 800b248:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b24c:	691b      	ldr	r3, [r3, #16]
 800b24e:	697a      	ldr	r2, [r7, #20]
 800b250:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b254:	f043 0318 	orr.w	r3, r3, #24
 800b258:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b25a:	697b      	ldr	r3, [r7, #20]
 800b25c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b260:	691b      	ldr	r3, [r3, #16]
 800b262:	697a      	ldr	r2, [r7, #20]
 800b264:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b268:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800b26c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b26e:	7afb      	ldrb	r3, [r7, #11]
 800b270:	2b01      	cmp	r3, #1
 800b272:	d10f      	bne.n	800b294 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b274:	697b      	ldr	r3, [r7, #20]
 800b276:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b27a:	461a      	mov	r2, r3
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b280:	697b      	ldr	r3, [r7, #20]
 800b282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	697a      	ldr	r2, [r7, #20]
 800b28a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b28e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800b292:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b294:	2300      	movs	r3, #0
}
 800b296:	4618      	mov	r0, r3
 800b298:	371c      	adds	r7, #28
 800b29a:	46bd      	mov	sp, r7
 800b29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a0:	4770      	bx	lr
 800b2a2:	bf00      	nop
 800b2a4:	4f54300a 	.word	0x4f54300a

0800b2a8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b2a8:	b480      	push	{r7}
 800b2aa:	b085      	sub	sp, #20
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	3301      	adds	r3, #1
 800b2b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b2c0:	d901      	bls.n	800b2c6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b2c2:	2303      	movs	r3, #3
 800b2c4:	e022      	b.n	800b30c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	691b      	ldr	r3, [r3, #16]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	daf2      	bge.n	800b2b4 <USB_CoreReset+0xc>

  count = 10U;
 800b2ce:	230a      	movs	r3, #10
 800b2d0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800b2d2:	e002      	b.n	800b2da <USB_CoreReset+0x32>
  {
    count--;
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	3b01      	subs	r3, #1
 800b2d8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d1f9      	bne.n	800b2d4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	691b      	ldr	r3, [r3, #16]
 800b2e4:	f043 0201 	orr.w	r2, r3, #1
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	3301      	adds	r3, #1
 800b2f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b2f8:	d901      	bls.n	800b2fe <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800b2fa:	2303      	movs	r3, #3
 800b2fc:	e006      	b.n	800b30c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	691b      	ldr	r3, [r3, #16]
 800b302:	f003 0301 	and.w	r3, r3, #1
 800b306:	2b01      	cmp	r3, #1
 800b308:	d0f0      	beq.n	800b2ec <USB_CoreReset+0x44>

  return HAL_OK;
 800b30a:	2300      	movs	r3, #0
}
 800b30c:	4618      	mov	r0, r3
 800b30e:	3714      	adds	r7, #20
 800b310:	46bd      	mov	sp, r7
 800b312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b316:	4770      	bx	lr

0800b318 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b31c:	4904      	ldr	r1, [pc, #16]	@ (800b330 <MX_FATFS_Init+0x18>)
 800b31e:	4805      	ldr	r0, [pc, #20]	@ (800b334 <MX_FATFS_Init+0x1c>)
 800b320:	f008 fdfa 	bl	8013f18 <FATFS_LinkDriver>
 800b324:	4603      	mov	r3, r0
 800b326:	461a      	mov	r2, r3
 800b328:	4b03      	ldr	r3, [pc, #12]	@ (800b338 <MX_FATFS_Init+0x20>)
 800b32a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b32c:	bf00      	nop
 800b32e:	bd80      	pop	{r7, pc}
 800b330:	200026f8 	.word	0x200026f8
 800b334:	0801a7e0 	.word	0x0801a7e0
 800b338:	200026f4 	.word	0x200026f4

0800b33c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b084      	sub	sp, #16
 800b340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  app_time_t t; 
  // 동기화된 RTC 하드웨어로부터 현재 시간 획득
  TimeService_GetNowLocal(&t, 0); 
 800b342:	463b      	mov	r3, r7
 800b344:	2100      	movs	r1, #0
 800b346:	4618      	mov	r0, r3
 800b348:	f7f6 fbc5 	bl	8001ad6 <TimeService_GetNowLocal>

  unsigned long fattime = 0;
 800b34c:	2300      	movs	r3, #0
 800b34e:	60fb      	str	r3, [r7, #12]
  unsigned yr = (t.year >= 1980) ? (t.year - 1980) : 0;
 800b350:	883b      	ldrh	r3, [r7, #0]
 800b352:	f240 72bb 	movw	r2, #1979	@ 0x7bb
 800b356:	4293      	cmp	r3, r2
 800b358:	d903      	bls.n	800b362 <get_fattime+0x26>
 800b35a:	883b      	ldrh	r3, [r7, #0]
 800b35c:	f2a3 73bc 	subw	r3, r3, #1980	@ 0x7bc
 800b360:	e000      	b.n	800b364 <get_fattime+0x28>
 800b362:	2300      	movs	r3, #0
 800b364:	60bb      	str	r3, [r7, #8]
  
  // FatFs 표준 비트 필드 형식으로 시간 데이터 조립 (총 32비트 잘 구성한 것)
  fattime |= (yr   << 25);
 800b366:	68bb      	ldr	r3, [r7, #8]
 800b368:	065b      	lsls	r3, r3, #25
 800b36a:	68fa      	ldr	r2, [r7, #12]
 800b36c:	4313      	orrs	r3, r2
 800b36e:	60fb      	str	r3, [r7, #12]
  fattime |= (t.month << 21);
 800b370:	78bb      	ldrb	r3, [r7, #2]
 800b372:	055b      	lsls	r3, r3, #21
 800b374:	68fa      	ldr	r2, [r7, #12]
 800b376:	4313      	orrs	r3, r2
 800b378:	60fb      	str	r3, [r7, #12]
  fattime |= (t.day   << 16);
 800b37a:	78fb      	ldrb	r3, [r7, #3]
 800b37c:	041b      	lsls	r3, r3, #16
 800b37e:	68fa      	ldr	r2, [r7, #12]
 800b380:	4313      	orrs	r3, r2
 800b382:	60fb      	str	r3, [r7, #12]
  fattime |= (t.hour  << 11);
 800b384:	793b      	ldrb	r3, [r7, #4]
 800b386:	02db      	lsls	r3, r3, #11
 800b388:	68fa      	ldr	r2, [r7, #12]
 800b38a:	4313      	orrs	r3, r2
 800b38c:	60fb      	str	r3, [r7, #12]
  fattime |= (t.min   << 5);
 800b38e:	797b      	ldrb	r3, [r7, #5]
 800b390:	015b      	lsls	r3, r3, #5
 800b392:	68fa      	ldr	r2, [r7, #12]
 800b394:	4313      	orrs	r3, r2
 800b396:	60fb      	str	r3, [r7, #12]
  fattime |= ((t.sec/2) & 0x1F);
 800b398:	79bb      	ldrb	r3, [r7, #6]
 800b39a:	085b      	lsrs	r3, r3, #1
 800b39c:	b2db      	uxtb	r3, r3
 800b39e:	f003 031f 	and.w	r3, r3, #31
 800b3a2:	68fa      	ldr	r2, [r7, #12]
 800b3a4:	4313      	orrs	r3, r2
 800b3a6:	60fb      	str	r3, [r7, #12]
  
  return fattime;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END get_fattime */
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3710      	adds	r7, #16
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}
	...

0800b3b4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b082      	sub	sp, #8
 800b3b8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b3be:	f000 f896 	bl	800b4ee <BSP_SD_IsDetected>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	2b01      	cmp	r3, #1
 800b3c6:	d001      	beq.n	800b3cc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	e012      	b.n	800b3f2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b3cc:	480b      	ldr	r0, [pc, #44]	@ (800b3fc <BSP_SD_Init+0x48>)
 800b3ce:	f7fa ff03 	bl	80061d8 <HAL_SD_Init>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b3d6:	79fb      	ldrb	r3, [r7, #7]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d109      	bne.n	800b3f0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b3dc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800b3e0:	4806      	ldr	r0, [pc, #24]	@ (800b3fc <BSP_SD_Init+0x48>)
 800b3e2:	f7fc f83d 	bl	8007460 <HAL_SD_ConfigWideBusOperation>
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d001      	beq.n	800b3f0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b3f0:	79fb      	ldrb	r3, [r7, #7]
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	3708      	adds	r7, #8
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}
 800b3fa:	bf00      	nop
 800b3fc:	200024bc 	.word	0x200024bc

0800b400 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800b400:	b580      	push	{r7, lr}
 800b402:	b086      	sub	sp, #24
 800b404:	af00      	add	r7, sp, #0
 800b406:	60f8      	str	r0, [r7, #12]
 800b408:	60b9      	str	r1, [r7, #8]
 800b40a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b40c:	2300      	movs	r3, #0
 800b40e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	68ba      	ldr	r2, [r7, #8]
 800b414:	68f9      	ldr	r1, [r7, #12]
 800b416:	4806      	ldr	r0, [pc, #24]	@ (800b430 <BSP_SD_ReadBlocks_DMA+0x30>)
 800b418:	f7fb fafa 	bl	8006a10 <HAL_SD_ReadBlocks_DMA>
 800b41c:	4603      	mov	r3, r0
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d001      	beq.n	800b426 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b422:	2301      	movs	r3, #1
 800b424:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b426:	7dfb      	ldrb	r3, [r7, #23]
}
 800b428:	4618      	mov	r0, r3
 800b42a:	3718      	adds	r7, #24
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}
 800b430:	200024bc 	.word	0x200024bc

0800b434 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b086      	sub	sp, #24
 800b438:	af00      	add	r7, sp, #0
 800b43a:	60f8      	str	r0, [r7, #12]
 800b43c:	60b9      	str	r1, [r7, #8]
 800b43e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b440:	2300      	movs	r3, #0
 800b442:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	68ba      	ldr	r2, [r7, #8]
 800b448:	68f9      	ldr	r1, [r7, #12]
 800b44a:	4806      	ldr	r0, [pc, #24]	@ (800b464 <BSP_SD_WriteBlocks_DMA+0x30>)
 800b44c:	f7fb fbc2 	bl	8006bd4 <HAL_SD_WriteBlocks_DMA>
 800b450:	4603      	mov	r3, r0
 800b452:	2b00      	cmp	r3, #0
 800b454:	d001      	beq.n	800b45a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b456:	2301      	movs	r3, #1
 800b458:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b45a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3718      	adds	r7, #24
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}
 800b464:	200024bc 	.word	0x200024bc

0800b468 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b46c:	4805      	ldr	r0, [pc, #20]	@ (800b484 <BSP_SD_GetCardState+0x1c>)
 800b46e:	f7fc f891 	bl	8007594 <HAL_SD_GetCardState>
 800b472:	4603      	mov	r3, r0
 800b474:	2b04      	cmp	r3, #4
 800b476:	bf14      	ite	ne
 800b478:	2301      	movne	r3, #1
 800b47a:	2300      	moveq	r3, #0
 800b47c:	b2db      	uxtb	r3, r3
}
 800b47e:	4618      	mov	r0, r3
 800b480:	bd80      	pop	{r7, pc}
 800b482:	bf00      	nop
 800b484:	200024bc 	.word	0x200024bc

0800b488 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b082      	sub	sp, #8
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b490:	6879      	ldr	r1, [r7, #4]
 800b492:	4803      	ldr	r0, [pc, #12]	@ (800b4a0 <BSP_SD_GetCardInfo+0x18>)
 800b494:	f7fb ffb8 	bl	8007408 <HAL_SD_GetCardInfo>
}
 800b498:	bf00      	nop
 800b49a:	3708      	adds	r7, #8
 800b49c:	46bd      	mov	sp, r7
 800b49e:	bd80      	pop	{r7, pc}
 800b4a0:	200024bc 	.word	0x200024bc

0800b4a4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b082      	sub	sp, #8
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b4ac:	f000 f818 	bl	800b4e0 <BSP_SD_AbortCallback>
}
 800b4b0:	bf00      	nop
 800b4b2:	3708      	adds	r7, #8
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}

0800b4b8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b082      	sub	sp, #8
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b4c0:	f000 f998 	bl	800b7f4 <BSP_SD_WriteCpltCallback>
}
 800b4c4:	bf00      	nop
 800b4c6:	3708      	adds	r7, #8
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bd80      	pop	{r7, pc}

0800b4cc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b082      	sub	sp, #8
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b4d4:	f000 f9a0 	bl	800b818 <BSP_SD_ReadCpltCallback>
}
 800b4d8:	bf00      	nop
 800b4da:	3708      	adds	r7, #8
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bd80      	pop	{r7, pc}

0800b4e0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b4e0:	b480      	push	{r7}
 800b4e2:	af00      	add	r7, sp, #0

}
 800b4e4:	bf00      	nop
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ec:	4770      	bx	lr

0800b4ee <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b4ee:	b480      	push	{r7}
 800b4f0:	b083      	sub	sp, #12
 800b4f2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b4f4:	2301      	movs	r3, #1
 800b4f6:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800b4f8:	79fb      	ldrb	r3, [r7, #7]
 800b4fa:	b2db      	uxtb	r3, r3
}
 800b4fc:	4618      	mov	r0, r3
 800b4fe:	370c      	adds	r7, #12
 800b500:	46bd      	mov	sp, r7
 800b502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b506:	4770      	bx	lr

0800b508 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800b508:	b580      	push	{r7, lr}
 800b50a:	b084      	sub	sp, #16
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800b510:	f008 fec0 	bl	8014294 <osKernelGetTickCount>
 800b514:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800b516:	e006      	b.n	800b526 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b518:	f7ff ffa6 	bl	800b468 <BSP_SD_GetCardState>
 800b51c:	4603      	mov	r3, r0
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d101      	bne.n	800b526 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800b522:	2300      	movs	r3, #0
 800b524:	e009      	b.n	800b53a <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800b526:	f008 feb5 	bl	8014294 <osKernelGetTickCount>
 800b52a:	4602      	mov	r2, r0
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	1ad3      	subs	r3, r2, r3
 800b530:	687a      	ldr	r2, [r7, #4]
 800b532:	429a      	cmp	r2, r3
 800b534:	d8f0      	bhi.n	800b518 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800b536:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800b53a:	4618      	mov	r0, r3
 800b53c:	3710      	adds	r7, #16
 800b53e:	46bd      	mov	sp, r7
 800b540:	bd80      	pop	{r7, pc}
	...

0800b544 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b082      	sub	sp, #8
 800b548:	af00      	add	r7, sp, #0
 800b54a:	4603      	mov	r3, r0
 800b54c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b54e:	4b0b      	ldr	r3, [pc, #44]	@ (800b57c <SD_CheckStatus+0x38>)
 800b550:	2201      	movs	r2, #1
 800b552:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b554:	f7ff ff88 	bl	800b468 <BSP_SD_GetCardState>
 800b558:	4603      	mov	r3, r0
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d107      	bne.n	800b56e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b55e:	4b07      	ldr	r3, [pc, #28]	@ (800b57c <SD_CheckStatus+0x38>)
 800b560:	781b      	ldrb	r3, [r3, #0]
 800b562:	b2db      	uxtb	r3, r3
 800b564:	f023 0301 	bic.w	r3, r3, #1
 800b568:	b2da      	uxtb	r2, r3
 800b56a:	4b04      	ldr	r3, [pc, #16]	@ (800b57c <SD_CheckStatus+0x38>)
 800b56c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b56e:	4b03      	ldr	r3, [pc, #12]	@ (800b57c <SD_CheckStatus+0x38>)
 800b570:	781b      	ldrb	r3, [r3, #0]
 800b572:	b2db      	uxtb	r3, r3
}
 800b574:	4618      	mov	r0, r3
 800b576:	3708      	adds	r7, #8
 800b578:	46bd      	mov	sp, r7
 800b57a:	bd80      	pop	{r7, pc}
 800b57c:	20000009 	.word	0x20000009

0800b580 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b082      	sub	sp, #8
 800b584:	af00      	add	r7, sp, #0
 800b586:	4603      	mov	r3, r0
 800b588:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800b58a:	4b1c      	ldr	r3, [pc, #112]	@ (800b5fc <SD_initialize+0x7c>)
 800b58c:	2201      	movs	r2, #1
 800b58e:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800b590:	f008 fe38 	bl	8014204 <osKernelGetState>
 800b594:	4603      	mov	r3, r0
 800b596:	2b02      	cmp	r3, #2
 800b598:	d129      	bne.n	800b5ee <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800b59a:	f7ff ff0b 	bl	800b3b4 <BSP_SD_Init>
 800b59e:	4603      	mov	r3, r0
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d107      	bne.n	800b5b4 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800b5a4:	79fb      	ldrb	r3, [r7, #7]
 800b5a6:	4618      	mov	r0, r3
 800b5a8:	f7ff ffcc 	bl	800b544 <SD_CheckStatus>
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	461a      	mov	r2, r3
 800b5b0:	4b12      	ldr	r3, [pc, #72]	@ (800b5fc <SD_initialize+0x7c>)
 800b5b2:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800b5b4:	4b11      	ldr	r3, [pc, #68]	@ (800b5fc <SD_initialize+0x7c>)
 800b5b6:	781b      	ldrb	r3, [r3, #0]
 800b5b8:	b2db      	uxtb	r3, r3
 800b5ba:	2b01      	cmp	r3, #1
 800b5bc:	d017      	beq.n	800b5ee <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800b5be:	4b10      	ldr	r3, [pc, #64]	@ (800b600 <SD_initialize+0x80>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d107      	bne.n	800b5d6 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	2102      	movs	r1, #2
 800b5ca:	200a      	movs	r0, #10
 800b5cc:	f009 f86e 	bl	80146ac <osMessageQueueNew>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	4a0b      	ldr	r2, [pc, #44]	@ (800b600 <SD_initialize+0x80>)
 800b5d4:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800b5d6:	4b0a      	ldr	r3, [pc, #40]	@ (800b600 <SD_initialize+0x80>)
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d107      	bne.n	800b5ee <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800b5de:	4b07      	ldr	r3, [pc, #28]	@ (800b5fc <SD_initialize+0x7c>)
 800b5e0:	781b      	ldrb	r3, [r3, #0]
 800b5e2:	b2db      	uxtb	r3, r3
 800b5e4:	f043 0301 	orr.w	r3, r3, #1
 800b5e8:	b2da      	uxtb	r2, r3
 800b5ea:	4b04      	ldr	r3, [pc, #16]	@ (800b5fc <SD_initialize+0x7c>)
 800b5ec:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800b5ee:	4b03      	ldr	r3, [pc, #12]	@ (800b5fc <SD_initialize+0x7c>)
 800b5f0:	781b      	ldrb	r3, [r3, #0]
 800b5f2:	b2db      	uxtb	r3, r3
}
 800b5f4:	4618      	mov	r0, r3
 800b5f6:	3708      	adds	r7, #8
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	bd80      	pop	{r7, pc}
 800b5fc:	20000009 	.word	0x20000009
 800b600:	20002938 	.word	0x20002938

0800b604 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b082      	sub	sp, #8
 800b608:	af00      	add	r7, sp, #0
 800b60a:	4603      	mov	r3, r0
 800b60c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b60e:	79fb      	ldrb	r3, [r7, #7]
 800b610:	4618      	mov	r0, r3
 800b612:	f7ff ff97 	bl	800b544 <SD_CheckStatus>
 800b616:	4603      	mov	r3, r0
}
 800b618:	4618      	mov	r0, r3
 800b61a:	3708      	adds	r7, #8
 800b61c:	46bd      	mov	sp, r7
 800b61e:	bd80      	pop	{r7, pc}

0800b620 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b088      	sub	sp, #32
 800b624:	af00      	add	r7, sp, #0
 800b626:	60b9      	str	r1, [r7, #8]
 800b628:	607a      	str	r2, [r7, #4]
 800b62a:	603b      	str	r3, [r7, #0]
 800b62c:	4603      	mov	r3, r0
 800b62e:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800b630:	2301      	movs	r3, #1
 800b632:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b634:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b638:	f7ff ff66 	bl	800b508 <SD_CheckStatusWithTimeout>
 800b63c:	4603      	mov	r3, r0
 800b63e:	2b00      	cmp	r3, #0
 800b640:	da01      	bge.n	800b646 <SD_read+0x26>
  {
    return res;
 800b642:	7ffb      	ldrb	r3, [r7, #31]
 800b644:	e02f      	b.n	800b6a6 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800b646:	683a      	ldr	r2, [r7, #0]
 800b648:	6879      	ldr	r1, [r7, #4]
 800b64a:	68b8      	ldr	r0, [r7, #8]
 800b64c:	f7ff fed8 	bl	800b400 <BSP_SD_ReadBlocks_DMA>
 800b650:	4603      	mov	r3, r0
 800b652:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800b654:	7fbb      	ldrb	r3, [r7, #30]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d124      	bne.n	800b6a4 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800b65a:	4b15      	ldr	r3, [pc, #84]	@ (800b6b0 <SD_read+0x90>)
 800b65c:	6818      	ldr	r0, [r3, #0]
 800b65e:	f107 0112 	add.w	r1, r7, #18
 800b662:	f247 5330 	movw	r3, #30000	@ 0x7530
 800b666:	2200      	movs	r2, #0
 800b668:	f009 f8f4 	bl	8014854 <osMessageQueueGet>
 800b66c:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800b66e:	69bb      	ldr	r3, [r7, #24]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d117      	bne.n	800b6a4 <SD_read+0x84>
 800b674:	8a7b      	ldrh	r3, [r7, #18]
 800b676:	2b01      	cmp	r3, #1
 800b678:	d114      	bne.n	800b6a4 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800b67a:	f008 fe0b 	bl	8014294 <osKernelGetTickCount>
 800b67e:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800b680:	e007      	b.n	800b692 <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b682:	f7ff fef1 	bl	800b468 <BSP_SD_GetCardState>
 800b686:	4603      	mov	r3, r0
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d102      	bne.n	800b692 <SD_read+0x72>
              {
                res = RES_OK;
 800b68c:	2300      	movs	r3, #0
 800b68e:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800b690:	e008      	b.n	800b6a4 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800b692:	f008 fdff 	bl	8014294 <osKernelGetTickCount>
 800b696:	4602      	mov	r2, r0
 800b698:	697b      	ldr	r3, [r7, #20]
 800b69a:	1ad3      	subs	r3, r2, r3
 800b69c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b6a0:	4293      	cmp	r3, r2
 800b6a2:	d9ee      	bls.n	800b682 <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800b6a4:	7ffb      	ldrb	r3, [r7, #31]
}
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	3720      	adds	r7, #32
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	bd80      	pop	{r7, pc}
 800b6ae:	bf00      	nop
 800b6b0:	20002938 	.word	0x20002938

0800b6b4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b6b4:	b580      	push	{r7, lr}
 800b6b6:	b088      	sub	sp, #32
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	60b9      	str	r1, [r7, #8]
 800b6bc:	607a      	str	r2, [r7, #4]
 800b6be:	603b      	str	r3, [r7, #0]
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b6c8:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b6cc:	f7ff ff1c 	bl	800b508 <SD_CheckStatusWithTimeout>
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	da01      	bge.n	800b6da <SD_write+0x26>
  {
    return res;
 800b6d6:	7ffb      	ldrb	r3, [r7, #31]
 800b6d8:	e02d      	b.n	800b736 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800b6da:	683a      	ldr	r2, [r7, #0]
 800b6dc:	6879      	ldr	r1, [r7, #4]
 800b6de:	68b8      	ldr	r0, [r7, #8]
 800b6e0:	f7ff fea8 	bl	800b434 <BSP_SD_WriteBlocks_DMA>
 800b6e4:	4603      	mov	r3, r0
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d124      	bne.n	800b734 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800b6ea:	4b15      	ldr	r3, [pc, #84]	@ (800b740 <SD_write+0x8c>)
 800b6ec:	6818      	ldr	r0, [r3, #0]
 800b6ee:	f107 0112 	add.w	r1, r7, #18
 800b6f2:	f247 5330 	movw	r3, #30000	@ 0x7530
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	f009 f8ac 	bl	8014854 <osMessageQueueGet>
 800b6fc:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800b6fe:	69bb      	ldr	r3, [r7, #24]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d117      	bne.n	800b734 <SD_write+0x80>
 800b704:	8a7b      	ldrh	r3, [r7, #18]
 800b706:	2b02      	cmp	r3, #2
 800b708:	d114      	bne.n	800b734 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800b70a:	f008 fdc3 	bl	8014294 <osKernelGetTickCount>
 800b70e:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800b710:	e007      	b.n	800b722 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b712:	f7ff fea9 	bl	800b468 <BSP_SD_GetCardState>
 800b716:	4603      	mov	r3, r0
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d102      	bne.n	800b722 <SD_write+0x6e>
          {
            res = RES_OK;
 800b71c:	2300      	movs	r3, #0
 800b71e:	77fb      	strb	r3, [r7, #31]
            break;
 800b720:	e008      	b.n	800b734 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800b722:	f008 fdb7 	bl	8014294 <osKernelGetTickCount>
 800b726:	4602      	mov	r2, r0
 800b728:	697b      	ldr	r3, [r7, #20]
 800b72a:	1ad3      	subs	r3, r2, r3
 800b72c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800b730:	4293      	cmp	r3, r2
 800b732:	d9ee      	bls.n	800b712 <SD_write+0x5e>
        res = RES_OK;
    }

#endif

  return res;
 800b734:	7ffb      	ldrb	r3, [r7, #31]
}
 800b736:	4618      	mov	r0, r3
 800b738:	3720      	adds	r7, #32
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bd80      	pop	{r7, pc}
 800b73e:	bf00      	nop
 800b740:	20002938 	.word	0x20002938

0800b744 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b08c      	sub	sp, #48	@ 0x30
 800b748:	af00      	add	r7, sp, #0
 800b74a:	4603      	mov	r3, r0
 800b74c:	603a      	str	r2, [r7, #0]
 800b74e:	71fb      	strb	r3, [r7, #7]
 800b750:	460b      	mov	r3, r1
 800b752:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b754:	2301      	movs	r3, #1
 800b756:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b75a:	4b25      	ldr	r3, [pc, #148]	@ (800b7f0 <SD_ioctl+0xac>)
 800b75c:	781b      	ldrb	r3, [r3, #0]
 800b75e:	b2db      	uxtb	r3, r3
 800b760:	f003 0301 	and.w	r3, r3, #1
 800b764:	2b00      	cmp	r3, #0
 800b766:	d001      	beq.n	800b76c <SD_ioctl+0x28>
 800b768:	2303      	movs	r3, #3
 800b76a:	e03c      	b.n	800b7e6 <SD_ioctl+0xa2>

  switch (cmd)
 800b76c:	79bb      	ldrb	r3, [r7, #6]
 800b76e:	2b03      	cmp	r3, #3
 800b770:	d834      	bhi.n	800b7dc <SD_ioctl+0x98>
 800b772:	a201      	add	r2, pc, #4	@ (adr r2, 800b778 <SD_ioctl+0x34>)
 800b774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b778:	0800b789 	.word	0x0800b789
 800b77c:	0800b791 	.word	0x0800b791
 800b780:	0800b7a9 	.word	0x0800b7a9
 800b784:	0800b7c3 	.word	0x0800b7c3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b788:	2300      	movs	r3, #0
 800b78a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b78e:	e028      	b.n	800b7e2 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b790:	f107 030c 	add.w	r3, r7, #12
 800b794:	4618      	mov	r0, r3
 800b796:	f7ff fe77 	bl	800b488 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b79a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b79c:	683b      	ldr	r3, [r7, #0]
 800b79e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b7a6:	e01c      	b.n	800b7e2 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b7a8:	f107 030c 	add.w	r3, r7, #12
 800b7ac:	4618      	mov	r0, r3
 800b7ae:	f7ff fe6b 	bl	800b488 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b7b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7b4:	b29a      	uxth	r2, r3
 800b7b6:	683b      	ldr	r3, [r7, #0]
 800b7b8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b7c0:	e00f      	b.n	800b7e2 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b7c2:	f107 030c 	add.w	r3, r7, #12
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	f7ff fe5e 	bl	800b488 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b7cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7ce:	0a5a      	lsrs	r2, r3, #9
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800b7da:	e002      	b.n	800b7e2 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b7dc:	2304      	movs	r3, #4
 800b7de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800b7e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	3730      	adds	r7, #48	@ 0x30
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	bd80      	pop	{r7, pc}
 800b7ee:	bf00      	nop
 800b7f0:	20000009 	.word	0x20000009

0800b7f4 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b082      	sub	sp, #8
 800b7f8:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800b7fa:	2302      	movs	r3, #2
 800b7fc:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800b7fe:	4b05      	ldr	r3, [pc, #20]	@ (800b814 <BSP_SD_WriteCpltCallback+0x20>)
 800b800:	6818      	ldr	r0, [r3, #0]
 800b802:	1db9      	adds	r1, r7, #6
 800b804:	2300      	movs	r3, #0
 800b806:	2200      	movs	r2, #0
 800b808:	f008 ffc4 	bl	8014794 <osMessageQueuePut>
#endif
}
 800b80c:	bf00      	nop
 800b80e:	3708      	adds	r7, #8
 800b810:	46bd      	mov	sp, r7
 800b812:	bd80      	pop	{r7, pc}
 800b814:	20002938 	.word	0x20002938

0800b818 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b082      	sub	sp, #8
 800b81c:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800b81e:	2301      	movs	r3, #1
 800b820:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800b822:	4b05      	ldr	r3, [pc, #20]	@ (800b838 <BSP_SD_ReadCpltCallback+0x20>)
 800b824:	6818      	ldr	r0, [r3, #0]
 800b826:	1db9      	adds	r1, r7, #6
 800b828:	2300      	movs	r3, #0
 800b82a:	2200      	movs	r2, #0
 800b82c:	f008 ffb2 	bl	8014794 <osMessageQueuePut>
#endif
}
 800b830:	bf00      	nop
 800b832:	3708      	adds	r7, #8
 800b834:	46bd      	mov	sp, r7
 800b836:	bd80      	pop	{r7, pc}
 800b838:	20002938 	.word	0x20002938

0800b83c <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b084      	sub	sp, #16
 800b840:	af00      	add	r7, sp, #0
 800b842:	6078      	str	r0, [r7, #4]
 800b844:	460b      	mov	r3, r1
 800b846:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 800b848:	f44f 7021 	mov.w	r0, #644	@ 0x284
 800b84c:	f00c fe6a 	bl	8018524 <USBD_static_malloc>
 800b850:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d109      	bne.n	800b86c <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	32b0      	adds	r2, #176	@ 0xb0
 800b862:	2100      	movs	r1, #0
 800b864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800b868:	2302      	movs	r3, #2
 800b86a:	e06e      	b.n	800b94a <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	32b0      	adds	r2, #176	@ 0xb0
 800b876:	68f9      	ldr	r1, [r7, #12]
 800b878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	32b0      	adds	r2, #176	@ 0xb0
 800b886:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	7c1b      	ldrb	r3, [r3, #16]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d12b      	bne.n	800b8f0 <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800b898:	4b2e      	ldr	r3, [pc, #184]	@ (800b954 <USBD_MSC_Init+0x118>)
 800b89a:	7819      	ldrb	r1, [r3, #0]
 800b89c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b8a0:	2202      	movs	r2, #2
 800b8a2:	6878      	ldr	r0, [r7, #4]
 800b8a4:	f00c fcfb 	bl	801829e <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800b8a8:	4b2a      	ldr	r3, [pc, #168]	@ (800b954 <USBD_MSC_Init+0x118>)
 800b8aa:	781b      	ldrb	r3, [r3, #0]
 800b8ac:	f003 020f 	and.w	r2, r3, #15
 800b8b0:	6879      	ldr	r1, [r7, #4]
 800b8b2:	4613      	mov	r3, r2
 800b8b4:	009b      	lsls	r3, r3, #2
 800b8b6:	4413      	add	r3, r2
 800b8b8:	009b      	lsls	r3, r3, #2
 800b8ba:	440b      	add	r3, r1
 800b8bc:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b8c0:	2201      	movs	r2, #1
 800b8c2:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 800b8c4:	4b24      	ldr	r3, [pc, #144]	@ (800b958 <USBD_MSC_Init+0x11c>)
 800b8c6:	7819      	ldrb	r1, [r3, #0]
 800b8c8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b8cc:	2202      	movs	r2, #2
 800b8ce:	6878      	ldr	r0, [r7, #4]
 800b8d0:	f00c fce5 	bl	801829e <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800b8d4:	4b20      	ldr	r3, [pc, #128]	@ (800b958 <USBD_MSC_Init+0x11c>)
 800b8d6:	781b      	ldrb	r3, [r3, #0]
 800b8d8:	f003 020f 	and.w	r2, r3, #15
 800b8dc:	6879      	ldr	r1, [r7, #4]
 800b8de:	4613      	mov	r3, r2
 800b8e0:	009b      	lsls	r3, r3, #2
 800b8e2:	4413      	add	r3, r2
 800b8e4:	009b      	lsls	r3, r3, #2
 800b8e6:	440b      	add	r3, r1
 800b8e8:	3323      	adds	r3, #35	@ 0x23
 800b8ea:	2201      	movs	r2, #1
 800b8ec:	701a      	strb	r2, [r3, #0]
 800b8ee:	e028      	b.n	800b942 <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800b8f0:	4b18      	ldr	r3, [pc, #96]	@ (800b954 <USBD_MSC_Init+0x118>)
 800b8f2:	7819      	ldrb	r1, [r3, #0]
 800b8f4:	2340      	movs	r3, #64	@ 0x40
 800b8f6:	2202      	movs	r2, #2
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f00c fcd0 	bl	801829e <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800b8fe:	4b15      	ldr	r3, [pc, #84]	@ (800b954 <USBD_MSC_Init+0x118>)
 800b900:	781b      	ldrb	r3, [r3, #0]
 800b902:	f003 020f 	and.w	r2, r3, #15
 800b906:	6879      	ldr	r1, [r7, #4]
 800b908:	4613      	mov	r3, r2
 800b90a:	009b      	lsls	r3, r3, #2
 800b90c:	4413      	add	r3, r2
 800b90e:	009b      	lsls	r3, r3, #2
 800b910:	440b      	add	r3, r1
 800b912:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b916:	2201      	movs	r2, #1
 800b918:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 800b91a:	4b0f      	ldr	r3, [pc, #60]	@ (800b958 <USBD_MSC_Init+0x11c>)
 800b91c:	7819      	ldrb	r1, [r3, #0]
 800b91e:	2340      	movs	r3, #64	@ 0x40
 800b920:	2202      	movs	r2, #2
 800b922:	6878      	ldr	r0, [r7, #4]
 800b924:	f00c fcbb 	bl	801829e <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 800b928:	4b0b      	ldr	r3, [pc, #44]	@ (800b958 <USBD_MSC_Init+0x11c>)
 800b92a:	781b      	ldrb	r3, [r3, #0]
 800b92c:	f003 020f 	and.w	r2, r3, #15
 800b930:	6879      	ldr	r1, [r7, #4]
 800b932:	4613      	mov	r3, r2
 800b934:	009b      	lsls	r3, r3, #2
 800b936:	4413      	add	r3, r2
 800b938:	009b      	lsls	r3, r3, #2
 800b93a:	440b      	add	r3, r1
 800b93c:	3323      	adds	r3, #35	@ 0x23
 800b93e:	2201      	movs	r2, #1
 800b940:	701a      	strb	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f000 fa30 	bl	800bda8 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 800b948:	2300      	movs	r3, #0
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	3710      	adds	r7, #16
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}
 800b952:	bf00      	nop
 800b954:	2000006f 	.word	0x2000006f
 800b958:	2000006e 	.word	0x2000006e

0800b95c <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b082      	sub	sp, #8
 800b960:	af00      	add	r7, sp, #0
 800b962:	6078      	str	r0, [r7, #4]
 800b964:	460b      	mov	r3, r1
 800b966:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 800b968:	4b26      	ldr	r3, [pc, #152]	@ (800ba04 <USBD_MSC_DeInit+0xa8>)
 800b96a:	781b      	ldrb	r3, [r3, #0]
 800b96c:	4619      	mov	r1, r3
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	f00c fcbb 	bl	80182ea <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 800b974:	4b23      	ldr	r3, [pc, #140]	@ (800ba04 <USBD_MSC_DeInit+0xa8>)
 800b976:	781b      	ldrb	r3, [r3, #0]
 800b978:	f003 020f 	and.w	r2, r3, #15
 800b97c:	6879      	ldr	r1, [r7, #4]
 800b97e:	4613      	mov	r3, r2
 800b980:	009b      	lsls	r3, r3, #2
 800b982:	4413      	add	r3, r2
 800b984:	009b      	lsls	r3, r3, #2
 800b986:	440b      	add	r3, r1
 800b988:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b98c:	2200      	movs	r2, #0
 800b98e:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 800b990:	4b1d      	ldr	r3, [pc, #116]	@ (800ba08 <USBD_MSC_DeInit+0xac>)
 800b992:	781b      	ldrb	r3, [r3, #0]
 800b994:	4619      	mov	r1, r3
 800b996:	6878      	ldr	r0, [r7, #4]
 800b998:	f00c fca7 	bl	80182ea <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 800b99c:	4b1a      	ldr	r3, [pc, #104]	@ (800ba08 <USBD_MSC_DeInit+0xac>)
 800b99e:	781b      	ldrb	r3, [r3, #0]
 800b9a0:	f003 020f 	and.w	r2, r3, #15
 800b9a4:	6879      	ldr	r1, [r7, #4]
 800b9a6:	4613      	mov	r3, r2
 800b9a8:	009b      	lsls	r3, r3, #2
 800b9aa:	4413      	add	r3, r2
 800b9ac:	009b      	lsls	r3, r3, #2
 800b9ae:	440b      	add	r3, r1
 800b9b0:	3323      	adds	r3, #35	@ 0x23
 800b9b2:	2200      	movs	r2, #0
 800b9b4:	701a      	strb	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	32b0      	adds	r2, #176	@ 0xb0
 800b9c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d018      	beq.n	800b9fa <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 800b9c8:	6878      	ldr	r0, [r7, #4]
 800b9ca:	f000 fa6b 	bl	800bea4 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	32b0      	adds	r2, #176	@ 0xb0
 800b9d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9dc:	4618      	mov	r0, r3
 800b9de:	f00c fdaf 	bl	8018540 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	32b0      	adds	r2, #176	@ 0xb0
 800b9ec:	2100      	movs	r1, #0
 800b9ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b9fa:	2300      	movs	r3, #0
}
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	3708      	adds	r7, #8
 800ba00:	46bd      	mov	sp, r7
 800ba02:	bd80      	pop	{r7, pc}
 800ba04:	2000006f 	.word	0x2000006f
 800ba08:	2000006e 	.word	0x2000006e

0800ba0c <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b086      	sub	sp, #24
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
 800ba14:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	32b0      	adds	r2, #176	@ 0xb0
 800ba20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba24:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba26:	2300      	movs	r3, #0
 800ba28:	75fb      	strb	r3, [r7, #23]
  uint32_t max_lun;
  uint16_t status_info = 0U;
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	817b      	strh	r3, [r7, #10]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d101      	bne.n	800ba38 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800ba34:	2303      	movs	r3, #3
 800ba36:	e0e5      	b.n	800bc04 <USBD_MSC_Setup+0x1f8>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	781b      	ldrb	r3, [r3, #0]
 800ba3c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d058      	beq.n	800baf6 <USBD_MSC_Setup+0xea>
 800ba44:	2b20      	cmp	r3, #32
 800ba46:	f040 80d5 	bne.w	800bbf4 <USBD_MSC_Setup+0x1e8>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	785b      	ldrb	r3, [r3, #1]
 800ba4e:	2bfe      	cmp	r3, #254	@ 0xfe
 800ba50:	d002      	beq.n	800ba58 <USBD_MSC_Setup+0x4c>
 800ba52:	2bff      	cmp	r3, #255	@ 0xff
 800ba54:	d02f      	beq.n	800bab6 <USBD_MSC_Setup+0xaa>
 800ba56:	e046      	b.n	800bae6 <USBD_MSC_Setup+0xda>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800ba58:	683b      	ldr	r3, [r7, #0]
 800ba5a:	885b      	ldrh	r3, [r3, #2]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d123      	bne.n	800baa8 <USBD_MSC_Setup+0x9c>
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	88db      	ldrh	r3, [r3, #6]
 800ba64:	2b01      	cmp	r3, #1
 800ba66:	d11f      	bne.n	800baa8 <USBD_MSC_Setup+0x9c>
              ((req->bmRequest & 0x80U) == 0x80U))
 800ba68:	683b      	ldr	r3, [r7, #0]
 800ba6a:	781b      	ldrb	r3, [r3, #0]
 800ba6c:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	da1a      	bge.n	800baa8 <USBD_MSC_Setup+0x9c>
          {
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ba78:	687a      	ldr	r2, [r7, #4]
 800ba7a:	33b0      	adds	r3, #176	@ 0xb0
 800ba7c:	009b      	lsls	r3, r3, #2
 800ba7e:	4413      	add	r3, r2
 800ba80:	685b      	ldr	r3, [r3, #4]
 800ba82:	699b      	ldr	r3, [r3, #24]
 800ba84:	4798      	blx	r3
 800ba86:	4603      	mov	r3, r0
 800ba88:	60fb      	str	r3, [r7, #12]
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	2b02      	cmp	r3, #2
 800ba8e:	bf28      	it	cs
 800ba90:	2302      	movcs	r3, #2
 800ba92:	461a      	mov	r2, r3
 800ba94:	693b      	ldr	r3, [r7, #16]
 800ba96:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800ba98:	693b      	ldr	r3, [r7, #16]
 800ba9a:	2201      	movs	r2, #1
 800ba9c:	4619      	mov	r1, r3
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f003 fa0a 	bl	800eeb8 <USBD_CtlSendData>
 800baa4:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800baa6:	e025      	b.n	800baf4 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 800baa8:	6839      	ldr	r1, [r7, #0]
 800baaa:	6878      	ldr	r0, [r7, #4]
 800baac:	f003 f987 	bl	800edbe <USBD_CtlError>
            ret = USBD_FAIL;
 800bab0:	2303      	movs	r3, #3
 800bab2:	75fb      	strb	r3, [r7, #23]
          break;
 800bab4:	e01e      	b.n	800baf4 <USBD_MSC_Setup+0xe8>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	885b      	ldrh	r3, [r3, #2]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d10c      	bne.n	800bad8 <USBD_MSC_Setup+0xcc>
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	88db      	ldrh	r3, [r3, #6]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d108      	bne.n	800bad8 <USBD_MSC_Setup+0xcc>
              ((req->bmRequest & 0x80U) != 0x80U))
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	781b      	ldrb	r3, [r3, #0]
 800baca:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800bacc:	2b00      	cmp	r3, #0
 800bace:	db03      	blt.n	800bad8 <USBD_MSC_Setup+0xcc>
          {
            MSC_BOT_Reset(pdev);
 800bad0:	6878      	ldr	r0, [r7, #4]
 800bad2:	f000 f9b3 	bl	800be3c <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bad6:	e00d      	b.n	800baf4 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 800bad8:	6839      	ldr	r1, [r7, #0]
 800bada:	6878      	ldr	r0, [r7, #4]
 800badc:	f003 f96f 	bl	800edbe <USBD_CtlError>
            ret = USBD_FAIL;
 800bae0:	2303      	movs	r3, #3
 800bae2:	75fb      	strb	r3, [r7, #23]
          break;
 800bae4:	e006      	b.n	800baf4 <USBD_MSC_Setup+0xe8>

        default:
          USBD_CtlError(pdev, req);
 800bae6:	6839      	ldr	r1, [r7, #0]
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f003 f968 	bl	800edbe <USBD_CtlError>
          ret = USBD_FAIL;
 800baee:	2303      	movs	r3, #3
 800baf0:	75fb      	strb	r3, [r7, #23]
          break;
 800baf2:	bf00      	nop
      }
      break;
 800baf4:	e085      	b.n	800bc02 <USBD_MSC_Setup+0x1f6>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800baf6:	683b      	ldr	r3, [r7, #0]
 800baf8:	785b      	ldrb	r3, [r3, #1]
 800bafa:	2b0b      	cmp	r3, #11
 800bafc:	d871      	bhi.n	800bbe2 <USBD_MSC_Setup+0x1d6>
 800bafe:	a201      	add	r2, pc, #4	@ (adr r2, 800bb04 <USBD_MSC_Setup+0xf8>)
 800bb00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb04:	0800bb35 	.word	0x0800bb35
 800bb08:	0800bbb1 	.word	0x0800bbb1
 800bb0c:	0800bbe3 	.word	0x0800bbe3
 800bb10:	0800bbe3 	.word	0x0800bbe3
 800bb14:	0800bbe3 	.word	0x0800bbe3
 800bb18:	0800bbe3 	.word	0x0800bbe3
 800bb1c:	0800bbe3 	.word	0x0800bbe3
 800bb20:	0800bbe3 	.word	0x0800bbe3
 800bb24:	0800bbe3 	.word	0x0800bbe3
 800bb28:	0800bbe3 	.word	0x0800bbe3
 800bb2c:	0800bb5f 	.word	0x0800bb5f
 800bb30:	0800bb89 	.word	0x0800bb89
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb3a:	b2db      	uxtb	r3, r3
 800bb3c:	2b03      	cmp	r3, #3
 800bb3e:	d107      	bne.n	800bb50 <USBD_MSC_Setup+0x144>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bb40:	f107 030a 	add.w	r3, r7, #10
 800bb44:	2202      	movs	r2, #2
 800bb46:	4619      	mov	r1, r3
 800bb48:	6878      	ldr	r0, [r7, #4]
 800bb4a:	f003 f9b5 	bl	800eeb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bb4e:	e050      	b.n	800bbf2 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800bb50:	6839      	ldr	r1, [r7, #0]
 800bb52:	6878      	ldr	r0, [r7, #4]
 800bb54:	f003 f933 	bl	800edbe <USBD_CtlError>
            ret = USBD_FAIL;
 800bb58:	2303      	movs	r3, #3
 800bb5a:	75fb      	strb	r3, [r7, #23]
          break;
 800bb5c:	e049      	b.n	800bbf2 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb64:	b2db      	uxtb	r3, r3
 800bb66:	2b03      	cmp	r3, #3
 800bb68:	d107      	bne.n	800bb7a <USBD_MSC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 800bb6a:	693b      	ldr	r3, [r7, #16]
 800bb6c:	3304      	adds	r3, #4
 800bb6e:	2201      	movs	r2, #1
 800bb70:	4619      	mov	r1, r3
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	f003 f9a0 	bl	800eeb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bb78:	e03b      	b.n	800bbf2 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800bb7a:	6839      	ldr	r1, [r7, #0]
 800bb7c:	6878      	ldr	r0, [r7, #4]
 800bb7e:	f003 f91e 	bl	800edbe <USBD_CtlError>
            ret = USBD_FAIL;
 800bb82:	2303      	movs	r3, #3
 800bb84:	75fb      	strb	r3, [r7, #23]
          break;
 800bb86:	e034      	b.n	800bbf2 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bb8e:	b2db      	uxtb	r3, r3
 800bb90:	2b03      	cmp	r3, #3
 800bb92:	d106      	bne.n	800bba2 <USBD_MSC_Setup+0x196>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 800bb94:	683b      	ldr	r3, [r7, #0]
 800bb96:	885b      	ldrh	r3, [r3, #2]
 800bb98:	b2db      	uxtb	r3, r3
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	693b      	ldr	r3, [r7, #16]
 800bb9e:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bba0:	e027      	b.n	800bbf2 <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800bba2:	6839      	ldr	r1, [r7, #0]
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	f003 f90a 	bl	800edbe <USBD_CtlError>
            ret = USBD_FAIL;
 800bbaa:	2303      	movs	r3, #3
 800bbac:	75fb      	strb	r3, [r7, #23]
          break;
 800bbae:	e020      	b.n	800bbf2 <USBD_MSC_Setup+0x1e6>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbb6:	b2db      	uxtb	r3, r3
 800bbb8:	2b03      	cmp	r3, #3
 800bbba:	d119      	bne.n	800bbf0 <USBD_MSC_Setup+0x1e4>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	885b      	ldrh	r3, [r3, #2]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d115      	bne.n	800bbf0 <USBD_MSC_Setup+0x1e4>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800bbc4:	683b      	ldr	r3, [r7, #0]
 800bbc6:	889b      	ldrh	r3, [r3, #4]
 800bbc8:	b2db      	uxtb	r3, r3
 800bbca:	4619      	mov	r1, r3
 800bbcc:	6878      	ldr	r0, [r7, #4]
 800bbce:	f00c fbab 	bl	8018328 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	889b      	ldrh	r3, [r3, #4]
 800bbd6:	b2db      	uxtb	r3, r3
 800bbd8:	4619      	mov	r1, r3
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f000 fb30 	bl	800c240 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 800bbe0:	e006      	b.n	800bbf0 <USBD_MSC_Setup+0x1e4>

        default:
          USBD_CtlError(pdev, req);
 800bbe2:	6839      	ldr	r1, [r7, #0]
 800bbe4:	6878      	ldr	r0, [r7, #4]
 800bbe6:	f003 f8ea 	bl	800edbe <USBD_CtlError>
          ret = USBD_FAIL;
 800bbea:	2303      	movs	r3, #3
 800bbec:	75fb      	strb	r3, [r7, #23]
          break;
 800bbee:	e000      	b.n	800bbf2 <USBD_MSC_Setup+0x1e6>
          break;
 800bbf0:	bf00      	nop
      }
      break;
 800bbf2:	e006      	b.n	800bc02 <USBD_MSC_Setup+0x1f6>

    default:
      USBD_CtlError(pdev, req);
 800bbf4:	6839      	ldr	r1, [r7, #0]
 800bbf6:	6878      	ldr	r0, [r7, #4]
 800bbf8:	f003 f8e1 	bl	800edbe <USBD_CtlError>
      ret = USBD_FAIL;
 800bbfc:	2303      	movs	r3, #3
 800bbfe:	75fb      	strb	r3, [r7, #23]
      break;
 800bc00:	bf00      	nop
  }

  return (uint8_t)ret;
 800bc02:	7dfb      	ldrb	r3, [r7, #23]
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	3718      	adds	r7, #24
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}

0800bc0c <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b082      	sub	sp, #8
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
 800bc14:	460b      	mov	r3, r1
 800bc16:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 800bc18:	78fb      	ldrb	r3, [r7, #3]
 800bc1a:	4619      	mov	r1, r3
 800bc1c:	6878      	ldr	r0, [r7, #4]
 800bc1e:	f000 f959 	bl	800bed4 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800bc22:	2300      	movs	r3, #0
}
 800bc24:	4618      	mov	r0, r3
 800bc26:	3708      	adds	r7, #8
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	bd80      	pop	{r7, pc}

0800bc2c <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b082      	sub	sp, #8
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
 800bc34:	460b      	mov	r3, r1
 800bc36:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 800bc38:	78fb      	ldrb	r3, [r7, #3]
 800bc3a:	4619      	mov	r1, r3
 800bc3c:	6878      	ldr	r0, [r7, #4]
 800bc3e:	f000 f983 	bl	800bf48 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800bc42:	2300      	movs	r3, #0
}
 800bc44:	4618      	mov	r0, r3
 800bc46:	3708      	adds	r7, #8
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	bd80      	pop	{r7, pc}

0800bc4c <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b084      	sub	sp, #16
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800bc54:	2181      	movs	r1, #129	@ 0x81
 800bc56:	4812      	ldr	r0, [pc, #72]	@ (800bca0 <USBD_MSC_GetHSCfgDesc+0x54>)
 800bc58:	f002 fa79 	bl	800e14e <USBD_GetEpDesc>
 800bc5c:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800bc5e:	2101      	movs	r1, #1
 800bc60:	480f      	ldr	r0, [pc, #60]	@ (800bca0 <USBD_MSC_GetHSCfgDesc+0x54>)
 800bc62:	f002 fa74 	bl	800e14e <USBD_GetEpDesc>
 800bc66:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d006      	beq.n	800bc7c <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	2200      	movs	r2, #0
 800bc72:	711a      	strb	r2, [r3, #4]
 800bc74:	2200      	movs	r2, #0
 800bc76:	f042 0202 	orr.w	r2, r2, #2
 800bc7a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800bc7c:	68bb      	ldr	r3, [r7, #8]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d006      	beq.n	800bc90 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800bc82:	68bb      	ldr	r3, [r7, #8]
 800bc84:	2200      	movs	r2, #0
 800bc86:	711a      	strb	r2, [r3, #4]
 800bc88:	2200      	movs	r2, #0
 800bc8a:	f042 0202 	orr.w	r2, r2, #2
 800bc8e:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2220      	movs	r2, #32
 800bc94:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800bc96:	4b02      	ldr	r3, [pc, #8]	@ (800bca0 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 800bc98:	4618      	mov	r0, r3
 800bc9a:	3710      	adds	r7, #16
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}
 800bca0:	20000044 	.word	0x20000044

0800bca4 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800bca4:	b580      	push	{r7, lr}
 800bca6:	b084      	sub	sp, #16
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800bcac:	2181      	movs	r1, #129	@ 0x81
 800bcae:	4812      	ldr	r0, [pc, #72]	@ (800bcf8 <USBD_MSC_GetFSCfgDesc+0x54>)
 800bcb0:	f002 fa4d 	bl	800e14e <USBD_GetEpDesc>
 800bcb4:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800bcb6:	2101      	movs	r1, #1
 800bcb8:	480f      	ldr	r0, [pc, #60]	@ (800bcf8 <USBD_MSC_GetFSCfgDesc+0x54>)
 800bcba:	f002 fa48 	bl	800e14e <USBD_GetEpDesc>
 800bcbe:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800bcc0:	68fb      	ldr	r3, [r7, #12]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d006      	beq.n	800bcd4 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	2200      	movs	r2, #0
 800bcca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bcce:	711a      	strb	r2, [r3, #4]
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800bcd4:	68bb      	ldr	r3, [r7, #8]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d006      	beq.n	800bce8 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800bcda:	68bb      	ldr	r3, [r7, #8]
 800bcdc:	2200      	movs	r2, #0
 800bcde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bce2:	711a      	strb	r2, [r3, #4]
 800bce4:	2200      	movs	r2, #0
 800bce6:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2220      	movs	r2, #32
 800bcec:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800bcee:	4b02      	ldr	r3, [pc, #8]	@ (800bcf8 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3710      	adds	r7, #16
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}
 800bcf8:	20000044 	.word	0x20000044

0800bcfc <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b084      	sub	sp, #16
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800bd04:	2181      	movs	r1, #129	@ 0x81
 800bd06:	4812      	ldr	r0, [pc, #72]	@ (800bd50 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800bd08:	f002 fa21 	bl	800e14e <USBD_GetEpDesc>
 800bd0c:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800bd0e:	2101      	movs	r1, #1
 800bd10:	480f      	ldr	r0, [pc, #60]	@ (800bd50 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800bd12:	f002 fa1c 	bl	800e14e <USBD_GetEpDesc>
 800bd16:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d006      	beq.n	800bd2c <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	2200      	movs	r2, #0
 800bd22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bd26:	711a      	strb	r2, [r3, #4]
 800bd28:	2200      	movs	r2, #0
 800bd2a:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d006      	beq.n	800bd40 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800bd32:	68bb      	ldr	r3, [r7, #8]
 800bd34:	2200      	movs	r2, #0
 800bd36:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bd3a:	711a      	strb	r2, [r3, #4]
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	2220      	movs	r2, #32
 800bd44:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800bd46:	4b02      	ldr	r3, [pc, #8]	@ (800bd50 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	3710      	adds	r7, #16
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	bd80      	pop	{r7, pc}
 800bd50:	20000044 	.word	0x20000044

0800bd54 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bd54:	b480      	push	{r7}
 800bd56:	b083      	sub	sp, #12
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	220a      	movs	r2, #10
 800bd60:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800bd62:	4b03      	ldr	r3, [pc, #12]	@ (800bd70 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bd64:	4618      	mov	r0, r3
 800bd66:	370c      	adds	r7, #12
 800bd68:	46bd      	mov	sp, r7
 800bd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6e:	4770      	bx	lr
 800bd70:	20000064 	.word	0x20000064

0800bd74 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800bd74:	b480      	push	{r7}
 800bd76:	b083      	sub	sp, #12
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
 800bd7c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d101      	bne.n	800bd88 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800bd84:	2303      	movs	r3, #3
 800bd86:	e009      	b.n	800bd9c <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bd8e:	687a      	ldr	r2, [r7, #4]
 800bd90:	33b0      	adds	r3, #176	@ 0xb0
 800bd92:	009b      	lsls	r3, r3, #2
 800bd94:	4413      	add	r3, r2
 800bd96:	683a      	ldr	r2, [r7, #0]
 800bd98:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800bd9a:	2300      	movs	r3, #0
}
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	370c      	adds	r7, #12
 800bda0:	46bd      	mov	sp, r7
 800bda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bda6:	4770      	bx	lr

0800bda8 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b084      	sub	sp, #16
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	32b0      	adds	r2, #176	@ 0xb0
 800bdba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdbe:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d032      	beq.n	800be2c <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	2200      	movs	r2, #0
 800bdca:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	2200      	movs	r2, #0
 800bdd0:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	2200      	movs	r2, #0
 800bdde:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	2200      	movs	r2, #0
 800bde6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800bdf0:	687a      	ldr	r2, [r7, #4]
 800bdf2:	33b0      	adds	r3, #176	@ 0xb0
 800bdf4:	009b      	lsls	r3, r3, #2
 800bdf6:	4413      	add	r3, r2
 800bdf8:	685b      	ldr	r3, [r3, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	2000      	movs	r0, #0
 800bdfe:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800be00:	4b0c      	ldr	r3, [pc, #48]	@ (800be34 <MSC_BOT_Init+0x8c>)
 800be02:	781b      	ldrb	r3, [r3, #0]
 800be04:	4619      	mov	r1, r3
 800be06:	6878      	ldr	r0, [r7, #4]
 800be08:	f00c fa8e 	bl	8018328 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800be0c:	4b0a      	ldr	r3, [pc, #40]	@ (800be38 <MSC_BOT_Init+0x90>)
 800be0e:	781b      	ldrb	r3, [r3, #0]
 800be10:	4619      	mov	r1, r3
 800be12:	6878      	ldr	r0, [r7, #4]
 800be14:	f00c fa88 	bl	8018328 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800be18:	4b06      	ldr	r3, [pc, #24]	@ (800be34 <MSC_BOT_Init+0x8c>)
 800be1a:	7819      	ldrb	r1, [r3, #0]
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800be22:	231f      	movs	r3, #31
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	f00c fb48 	bl	80184ba <USBD_LL_PrepareReceive>
 800be2a:	e000      	b.n	800be2e <MSC_BOT_Init+0x86>
    return;
 800be2c:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800be2e:	3710      	adds	r7, #16
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}
 800be34:	2000006f 	.word	0x2000006f
 800be38:	2000006e 	.word	0x2000006e

0800be3c <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b084      	sub	sp, #16
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	32b0      	adds	r2, #176	@ 0xb0
 800be4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be52:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	2b00      	cmp	r3, #0
 800be58:	d01b      	beq.n	800be92 <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	2200      	movs	r2, #0
 800be5e:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	2201      	movs	r2, #1
 800be64:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 800be66:	4b0d      	ldr	r3, [pc, #52]	@ (800be9c <MSC_BOT_Reset+0x60>)
 800be68:	781b      	ldrb	r3, [r3, #0]
 800be6a:	4619      	mov	r1, r3
 800be6c:	6878      	ldr	r0, [r7, #4]
 800be6e:	f00c fa99 	bl	80183a4 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 800be72:	4b0b      	ldr	r3, [pc, #44]	@ (800bea0 <MSC_BOT_Reset+0x64>)
 800be74:	781b      	ldrb	r3, [r3, #0]
 800be76:	4619      	mov	r1, r3
 800be78:	6878      	ldr	r0, [r7, #4]
 800be7a:	f00c fa93 	bl	80183a4 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800be7e:	4b08      	ldr	r3, [pc, #32]	@ (800bea0 <MSC_BOT_Reset+0x64>)
 800be80:	7819      	ldrb	r1, [r3, #0]
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800be88:	231f      	movs	r3, #31
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	f00c fb15 	bl	80184ba <USBD_LL_PrepareReceive>
 800be90:	e000      	b.n	800be94 <MSC_BOT_Reset+0x58>
    return;
 800be92:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800be94:	3710      	adds	r7, #16
 800be96:	46bd      	mov	sp, r7
 800be98:	bd80      	pop	{r7, pc}
 800be9a:	bf00      	nop
 800be9c:	2000006e 	.word	0x2000006e
 800bea0:	2000006f 	.word	0x2000006f

0800bea4 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800bea4:	b480      	push	{r7}
 800bea6:	b085      	sub	sp, #20
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	32b0      	adds	r2, #176	@ 0xb0
 800beb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800beba:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d002      	beq.n	800bec8 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	2200      	movs	r2, #0
 800bec6:	721a      	strb	r2, [r3, #8]
  }
}
 800bec8:	bf00      	nop
 800beca:	3714      	adds	r7, #20
 800becc:	46bd      	mov	sp, r7
 800bece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed2:	4770      	bx	lr

0800bed4 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b084      	sub	sp, #16
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
 800bedc:	460b      	mov	r3, r1
 800bede:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	32b0      	adds	r2, #176	@ 0xb0
 800beea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800beee:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d020      	beq.n	800bf38 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	7a1b      	ldrb	r3, [r3, #8]
 800befa:	2b02      	cmp	r3, #2
 800befc:	d005      	beq.n	800bf0a <MSC_BOT_DataIn+0x36>
 800befe:	2b02      	cmp	r3, #2
 800bf00:	db1c      	blt.n	800bf3c <MSC_BOT_DataIn+0x68>
 800bf02:	3b03      	subs	r3, #3
 800bf04:	2b01      	cmp	r3, #1
 800bf06:	d819      	bhi.n	800bf3c <MSC_BOT_DataIn+0x68>
 800bf08:	e011      	b.n	800bf2e <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800bf16:	461a      	mov	r2, r3
 800bf18:	6878      	ldr	r0, [r7, #4]
 800bf1a:	f000 f9cb 	bl	800c2b4 <SCSI_ProcessCmd>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	da0d      	bge.n	800bf40 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800bf24:	2101      	movs	r1, #1
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	f000 f90e 	bl	800c148 <MSC_BOT_SendCSW>
      }
      break;
 800bf2c:	e008      	b.n	800bf40 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800bf2e:	2100      	movs	r1, #0
 800bf30:	6878      	ldr	r0, [r7, #4]
 800bf32:	f000 f909 	bl	800c148 <MSC_BOT_SendCSW>
      break;
 800bf36:	e004      	b.n	800bf42 <MSC_BOT_DataIn+0x6e>
    return;
 800bf38:	bf00      	nop
 800bf3a:	e002      	b.n	800bf42 <MSC_BOT_DataIn+0x6e>

    default:
      break;
 800bf3c:	bf00      	nop
 800bf3e:	e000      	b.n	800bf42 <MSC_BOT_DataIn+0x6e>
      break;
 800bf40:	bf00      	nop
  }
}
 800bf42:	3710      	adds	r7, #16
 800bf44:	46bd      	mov	sp, r7
 800bf46:	bd80      	pop	{r7, pc}

0800bf48 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b084      	sub	sp, #16
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
 800bf50:	460b      	mov	r3, r1
 800bf52:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	32b0      	adds	r2, #176	@ 0xb0
 800bf5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf62:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d01c      	beq.n	800bfa4 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	7a1b      	ldrb	r3, [r3, #8]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d002      	beq.n	800bf78 <MSC_BOT_DataOut+0x30>
 800bf72:	2b01      	cmp	r3, #1
 800bf74:	d004      	beq.n	800bf80 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800bf76:	e018      	b.n	800bfaa <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	f000 f819 	bl	800bfb0 <MSC_BOT_CBW_Decode>
      break;
 800bf7e:	e014      	b.n	800bfaa <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800bf8c:	461a      	mov	r2, r3
 800bf8e:	6878      	ldr	r0, [r7, #4]
 800bf90:	f000 f990 	bl	800c2b4 <SCSI_ProcessCmd>
 800bf94:	4603      	mov	r3, r0
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	da06      	bge.n	800bfa8 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800bf9a:	2101      	movs	r1, #1
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f000 f8d3 	bl	800c148 <MSC_BOT_SendCSW>
      break;
 800bfa2:	e001      	b.n	800bfa8 <MSC_BOT_DataOut+0x60>
    return;
 800bfa4:	bf00      	nop
 800bfa6:	e000      	b.n	800bfaa <MSC_BOT_DataOut+0x62>
      break;
 800bfa8:	bf00      	nop
  }
}
 800bfaa:	3710      	adds	r7, #16
 800bfac:	46bd      	mov	sp, r7
 800bfae:	bd80      	pop	{r7, pc}

0800bfb0 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b084      	sub	sp, #16
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	32b0      	adds	r2, #176	@ 0xb0
 800bfc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfc6:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800bfc8:	68fb      	ldr	r3, [r7, #12]
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d07c      	beq.n	800c0c8 <MSC_BOT_CBW_Decode+0x118>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800bfe6:	4b3b      	ldr	r3, [pc, #236]	@ (800c0d4 <MSC_BOT_CBW_Decode+0x124>)
 800bfe8:	781b      	ldrb	r3, [r3, #0]
 800bfea:	4619      	mov	r1, r3
 800bfec:	6878      	ldr	r0, [r7, #4]
 800bfee:	f00c fa85 	bl	80184fc <USBD_LL_GetRxDataSize>
 800bff2:	4603      	mov	r3, r0
 800bff4:	2b1f      	cmp	r3, #31
 800bff6:	d117      	bne.n	800c028 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800bffe:	4a36      	ldr	r2, [pc, #216]	@ (800c0d8 <MSC_BOT_CBW_Decode+0x128>)
 800c000:	4293      	cmp	r3, r2
 800c002:	d111      	bne.n	800c028 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
 800c00a:	461a      	mov	r2, r3
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	681b      	ldr	r3, [r3, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800c010:	429a      	cmp	r2, r3
 800c012:	d809      	bhi.n	800c028 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d004      	beq.n	800c028 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bCBLength > 16U))
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 800c024:	2b10      	cmp	r3, #16
 800c026:	d90e      	bls.n	800c046 <MSC_BOT_CBW_Decode+0x96>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800c02e:	2320      	movs	r3, #32
 800c030:	2205      	movs	r2, #5
 800c032:	6878      	ldr	r0, [r7, #4]
 800c034:	f000 fe85 	bl	800cd42 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	2202      	movs	r2, #2
 800c03c:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800c03e:	6878      	ldr	r0, [r7, #4]
 800c040:	f000 f8bc 	bl	800c1bc <MSC_BOT_Abort>
 800c044:	e043      	b.n	800c0ce <MSC_BOT_CBW_Decode+0x11e>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800c052:	461a      	mov	r2, r3
 800c054:	6878      	ldr	r0, [r7, #4]
 800c056:	f000 f92d 	bl	800c2b4 <SCSI_ProcessCmd>
 800c05a:	4603      	mov	r3, r0
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	da0c      	bge.n	800c07a <MSC_BOT_CBW_Decode+0xca>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	7a1b      	ldrb	r3, [r3, #8]
 800c064:	2b05      	cmp	r3, #5
 800c066:	d104      	bne.n	800c072 <MSC_BOT_CBW_Decode+0xc2>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800c068:	2101      	movs	r1, #1
 800c06a:	6878      	ldr	r0, [r7, #4]
 800c06c:	f000 f86c 	bl	800c148 <MSC_BOT_SendCSW>
 800c070:	e02d      	b.n	800c0ce <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800c072:	6878      	ldr	r0, [r7, #4]
 800c074:	f000 f8a2 	bl	800c1bc <MSC_BOT_Abort>
 800c078:	e029      	b.n	800c0ce <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	7a1b      	ldrb	r3, [r3, #8]
 800c07e:	2b02      	cmp	r3, #2
 800c080:	d024      	beq.n	800c0cc <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800c086:	2b01      	cmp	r3, #1
 800c088:	d020      	beq.n	800c0cc <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800c08e:	2b03      	cmp	r3, #3
 800c090:	d01c      	beq.n	800c0cc <MSC_BOT_CBW_Decode+0x11c>
    {
      if (hmsc->bot_data_length > 0U)
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	68db      	ldr	r3, [r3, #12]
 800c096:	2b00      	cmp	r3, #0
 800c098:	d009      	beq.n	800c0ae <MSC_BOT_CBW_Decode+0xfe>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	f103 0110 	add.w	r1, r3, #16
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	68db      	ldr	r3, [r3, #12]
 800c0a4:	461a      	mov	r2, r3
 800c0a6:	6878      	ldr	r0, [r7, #4]
 800c0a8:	f000 f818 	bl	800c0dc <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800c0ac:	e00f      	b.n	800c0ce <MSC_BOT_CBW_Decode+0x11e>
      }
      else if (hmsc->bot_data_length == 0U)
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	68db      	ldr	r3, [r3, #12]
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d104      	bne.n	800c0c0 <MSC_BOT_CBW_Decode+0x110>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800c0b6:	2100      	movs	r1, #0
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	f000 f845 	bl	800c148 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800c0be:	e006      	b.n	800c0ce <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800c0c0:	6878      	ldr	r0, [r7, #4]
 800c0c2:	f000 f87b 	bl	800c1bc <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800c0c6:	e002      	b.n	800c0ce <MSC_BOT_CBW_Decode+0x11e>
    return;
 800c0c8:	bf00      	nop
 800c0ca:	e000      	b.n	800c0ce <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    else
    {
      return;
 800c0cc:	bf00      	nop
    }
  }
}
 800c0ce:	3710      	adds	r7, #16
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	bd80      	pop	{r7, pc}
 800c0d4:	2000006f 	.word	0x2000006f
 800c0d8:	43425355 	.word	0x43425355

0800c0dc <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b086      	sub	sp, #24
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	60f8      	str	r0, [r7, #12]
 800c0e4:	60b9      	str	r1, [r7, #8]
 800c0e6:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	32b0      	adds	r2, #176	@ 0xb0
 800c0f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0f6:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c0f8:	697b      	ldr	r3, [r7, #20]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d01e      	beq.n	800c13c <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 800c0fe:	697b      	ldr	r3, [r7, #20]
 800c100:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800c104:	687a      	ldr	r2, [r7, #4]
 800c106:	4293      	cmp	r3, r2
 800c108:	bf28      	it	cs
 800c10a:	4613      	movcs	r3, r2
 800c10c:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 800c10e:	697b      	ldr	r3, [r7, #20]
 800c110:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	1ad2      	subs	r2, r2, r3
 800c118:	697b      	ldr	r3, [r7, #20]
 800c11a:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800c11e:	697b      	ldr	r3, [r7, #20]
 800c120:	2200      	movs	r2, #0
 800c122:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800c126:	697b      	ldr	r3, [r7, #20]
 800c128:	2204      	movs	r2, #4
 800c12a:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 800c12c:	4b05      	ldr	r3, [pc, #20]	@ (800c144 <MSC_BOT_SendData+0x68>)
 800c12e:	7819      	ldrb	r1, [r3, #0]
 800c130:	693b      	ldr	r3, [r7, #16]
 800c132:	68ba      	ldr	r2, [r7, #8]
 800c134:	68f8      	ldr	r0, [r7, #12]
 800c136:	f00c f99f 	bl	8018478 <USBD_LL_Transmit>
 800c13a:	e000      	b.n	800c13e <MSC_BOT_SendData+0x62>
    return;
 800c13c:	bf00      	nop
}
 800c13e:	3718      	adds	r7, #24
 800c140:	46bd      	mov	sp, r7
 800c142:	bd80      	pop	{r7, pc}
 800c144:	2000006e 	.word	0x2000006e

0800c148 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b084      	sub	sp, #16
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
 800c150:	460b      	mov	r3, r1
 800c152:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	32b0      	adds	r2, #176	@ 0xb0
 800c15e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c162:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	2b00      	cmp	r3, #0
 800c168:	d01d      	beq.n	800c1a6 <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	4a10      	ldr	r2, [pc, #64]	@ (800c1b0 <MSC_BOT_SendCSW+0x68>)
 800c16e:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	78fa      	ldrb	r2, [r7, #3]
 800c176:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	2200      	movs	r2, #0
 800c17e:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 800c180:	4b0c      	ldr	r3, [pc, #48]	@ (800c1b4 <MSC_BOT_SendCSW+0x6c>)
 800c182:	7819      	ldrb	r1, [r3, #0]
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 800c18a:	230d      	movs	r3, #13
 800c18c:	6878      	ldr	r0, [r7, #4]
 800c18e:	f00c f973 	bl	8018478 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800c192:	4b09      	ldr	r3, [pc, #36]	@ (800c1b8 <MSC_BOT_SendCSW+0x70>)
 800c194:	7819      	ldrb	r1, [r3, #0]
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800c19c:	231f      	movs	r3, #31
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f00c f98b 	bl	80184ba <USBD_LL_PrepareReceive>
 800c1a4:	e000      	b.n	800c1a8 <MSC_BOT_SendCSW+0x60>
    return;
 800c1a6:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800c1a8:	3710      	adds	r7, #16
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}
 800c1ae:	bf00      	nop
 800c1b0:	53425355 	.word	0x53425355
 800c1b4:	2000006e 	.word	0x2000006e
 800c1b8:	2000006f 	.word	0x2000006f

0800c1bc <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800c1bc:	b580      	push	{r7, lr}
 800c1be:	b084      	sub	sp, #16
 800c1c0:	af00      	add	r7, sp, #0
 800c1c2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	32b0      	adds	r2, #176	@ 0xb0
 800c1ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1d2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d02a      	beq.n	800c230 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d10e      	bne.n	800c202 <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d009      	beq.n	800c202 <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d105      	bne.n	800c202 <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800c1f6:	4b10      	ldr	r3, [pc, #64]	@ (800c238 <MSC_BOT_Abort+0x7c>)
 800c1f8:	781b      	ldrb	r3, [r3, #0]
 800c1fa:	4619      	mov	r1, r3
 800c1fc:	6878      	ldr	r0, [r7, #4]
 800c1fe:	f00c f8b2 	bl	8018366 <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800c202:	4b0e      	ldr	r3, [pc, #56]	@ (800c23c <MSC_BOT_Abort+0x80>)
 800c204:	781b      	ldrb	r3, [r3, #0]
 800c206:	4619      	mov	r1, r3
 800c208:	6878      	ldr	r0, [r7, #4]
 800c20a:	f00c f8ac 	bl	8018366 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	7a5b      	ldrb	r3, [r3, #9]
 800c212:	2b02      	cmp	r3, #2
 800c214:	d10d      	bne.n	800c232 <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800c216:	4b09      	ldr	r3, [pc, #36]	@ (800c23c <MSC_BOT_Abort+0x80>)
 800c218:	781b      	ldrb	r3, [r3, #0]
 800c21a:	4619      	mov	r1, r3
 800c21c:	6878      	ldr	r0, [r7, #4]
 800c21e:	f00c f8a2 	bl	8018366 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800c222:	4b05      	ldr	r3, [pc, #20]	@ (800c238 <MSC_BOT_Abort+0x7c>)
 800c224:	781b      	ldrb	r3, [r3, #0]
 800c226:	4619      	mov	r1, r3
 800c228:	6878      	ldr	r0, [r7, #4]
 800c22a:	f00c f89c 	bl	8018366 <USBD_LL_StallEP>
 800c22e:	e000      	b.n	800c232 <MSC_BOT_Abort+0x76>
    return;
 800c230:	bf00      	nop
  }
}
 800c232:	3710      	adds	r7, #16
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}
 800c238:	2000006f 	.word	0x2000006f
 800c23c:	2000006e 	.word	0x2000006e

0800c240 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b084      	sub	sp, #16
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
 800c248:	460b      	mov	r3, r1
 800c24a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	32b0      	adds	r2, #176	@ 0xb0
 800c256:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c25a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d01d      	beq.n	800c29e <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	7a5b      	ldrb	r3, [r3, #9]
 800c266:	2b02      	cmp	r3, #2
 800c268:	d10c      	bne.n	800c284 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800c26a:	4b10      	ldr	r3, [pc, #64]	@ (800c2ac <MSC_BOT_CplClrFeature+0x6c>)
 800c26c:	781b      	ldrb	r3, [r3, #0]
 800c26e:	4619      	mov	r1, r3
 800c270:	6878      	ldr	r0, [r7, #4]
 800c272:	f00c f878 	bl	8018366 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800c276:	4b0e      	ldr	r3, [pc, #56]	@ (800c2b0 <MSC_BOT_CplClrFeature+0x70>)
 800c278:	781b      	ldrb	r3, [r3, #0]
 800c27a:	4619      	mov	r1, r3
 800c27c:	6878      	ldr	r0, [r7, #4]
 800c27e:	f00c f872 	bl	8018366 <USBD_LL_StallEP>
 800c282:	e00f      	b.n	800c2a4 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800c284:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	da0a      	bge.n	800c2a2 <MSC_BOT_CplClrFeature+0x62>
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	7a5b      	ldrb	r3, [r3, #9]
 800c290:	2b01      	cmp	r3, #1
 800c292:	d006      	beq.n	800c2a2 <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800c294:	2101      	movs	r1, #1
 800c296:	6878      	ldr	r0, [r7, #4]
 800c298:	f7ff ff56 	bl	800c148 <MSC_BOT_SendCSW>
 800c29c:	e002      	b.n	800c2a4 <MSC_BOT_CplClrFeature+0x64>
    return;
 800c29e:	bf00      	nop
 800c2a0:	e000      	b.n	800c2a4 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 800c2a2:	bf00      	nop
  }
}
 800c2a4:	3710      	adds	r7, #16
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}
 800c2aa:	bf00      	nop
 800c2ac:	2000006e 	.word	0x2000006e
 800c2b0:	2000006f 	.word	0x2000006f

0800c2b4 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b086      	sub	sp, #24
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	60f8      	str	r0, [r7, #12]
 800c2bc:	460b      	mov	r3, r1
 800c2be:	607a      	str	r2, [r7, #4]
 800c2c0:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	32b0      	adds	r2, #176	@ 0xb0
 800c2cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2d0:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800c2d2:	693b      	ldr	r3, [r7, #16]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d102      	bne.n	800c2de <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 800c2d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c2dc:	e18f      	b.n	800c5fe <SCSI_ProcessCmd+0x34a>
  }

  switch (cmd[0])
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	781b      	ldrb	r3, [r3, #0]
 800c2e2:	2b5a      	cmp	r3, #90	@ 0x5a
 800c2e4:	f300 80e0 	bgt.w	800c4a8 <SCSI_ProcessCmd+0x1f4>
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	da21      	bge.n	800c330 <SCSI_ProcessCmd+0x7c>
 800c2ec:	e17c      	b.n	800c5e8 <SCSI_ProcessCmd+0x334>
 800c2ee:	3b9e      	subs	r3, #158	@ 0x9e
 800c2f0:	2b0c      	cmp	r3, #12
 800c2f2:	f200 8179 	bhi.w	800c5e8 <SCSI_ProcessCmd+0x334>
 800c2f6:	a201      	add	r2, pc, #4	@ (adr r2, 800c2fc <SCSI_ProcessCmd+0x48>)
 800c2f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2fc:	0800c559 	.word	0x0800c559
 800c300:	0800c5e9 	.word	0x0800c5e9
 800c304:	0800c5c5 	.word	0x0800c5c5
 800c308:	0800c5e9 	.word	0x0800c5e9
 800c30c:	0800c5e9 	.word	0x0800c5e9
 800c310:	0800c5e9 	.word	0x0800c5e9
 800c314:	0800c5e9 	.word	0x0800c5e9
 800c318:	0800c5e9 	.word	0x0800c5e9
 800c31c:	0800c5e9 	.word	0x0800c5e9
 800c320:	0800c5e9 	.word	0x0800c5e9
 800c324:	0800c57d 	.word	0x0800c57d
 800c328:	0800c5e9 	.word	0x0800c5e9
 800c32c:	0800c5a1 	.word	0x0800c5a1
 800c330:	2b5a      	cmp	r3, #90	@ 0x5a
 800c332:	f200 8159 	bhi.w	800c5e8 <SCSI_ProcessCmd+0x334>
 800c336:	a201      	add	r2, pc, #4	@ (adr r2, 800c33c <SCSI_ProcessCmd+0x88>)
 800c338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c33c:	0800c4b7 	.word	0x0800c4b7
 800c340:	0800c5e9 	.word	0x0800c5e9
 800c344:	0800c5e9 	.word	0x0800c5e9
 800c348:	0800c4c9 	.word	0x0800c4c9
 800c34c:	0800c5e9 	.word	0x0800c5e9
 800c350:	0800c5e9 	.word	0x0800c5e9
 800c354:	0800c5e9 	.word	0x0800c5e9
 800c358:	0800c5e9 	.word	0x0800c5e9
 800c35c:	0800c5e9 	.word	0x0800c5e9
 800c360:	0800c5e9 	.word	0x0800c5e9
 800c364:	0800c5e9 	.word	0x0800c5e9
 800c368:	0800c5e9 	.word	0x0800c5e9
 800c36c:	0800c5e9 	.word	0x0800c5e9
 800c370:	0800c5e9 	.word	0x0800c5e9
 800c374:	0800c5e9 	.word	0x0800c5e9
 800c378:	0800c5e9 	.word	0x0800c5e9
 800c37c:	0800c5e9 	.word	0x0800c5e9
 800c380:	0800c5e9 	.word	0x0800c5e9
 800c384:	0800c4db 	.word	0x0800c4db
 800c388:	0800c5e9 	.word	0x0800c5e9
 800c38c:	0800c5e9 	.word	0x0800c5e9
 800c390:	0800c5e9 	.word	0x0800c5e9
 800c394:	0800c5e9 	.word	0x0800c5e9
 800c398:	0800c5e9 	.word	0x0800c5e9
 800c39c:	0800c5e9 	.word	0x0800c5e9
 800c3a0:	0800c5e9 	.word	0x0800c5e9
 800c3a4:	0800c511 	.word	0x0800c511
 800c3a8:	0800c4ed 	.word	0x0800c4ed
 800c3ac:	0800c5d7 	.word	0x0800c5d7
 800c3b0:	0800c5e9 	.word	0x0800c5e9
 800c3b4:	0800c4ff 	.word	0x0800c4ff
 800c3b8:	0800c5e9 	.word	0x0800c5e9
 800c3bc:	0800c5e9 	.word	0x0800c5e9
 800c3c0:	0800c5e9 	.word	0x0800c5e9
 800c3c4:	0800c5e9 	.word	0x0800c5e9
 800c3c8:	0800c535 	.word	0x0800c535
 800c3cc:	0800c5e9 	.word	0x0800c5e9
 800c3d0:	0800c547 	.word	0x0800c547
 800c3d4:	0800c5e9 	.word	0x0800c5e9
 800c3d8:	0800c5e9 	.word	0x0800c5e9
 800c3dc:	0800c56b 	.word	0x0800c56b
 800c3e0:	0800c5e9 	.word	0x0800c5e9
 800c3e4:	0800c58f 	.word	0x0800c58f
 800c3e8:	0800c5e9 	.word	0x0800c5e9
 800c3ec:	0800c5e9 	.word	0x0800c5e9
 800c3f0:	0800c5e9 	.word	0x0800c5e9
 800c3f4:	0800c5e9 	.word	0x0800c5e9
 800c3f8:	0800c5b3 	.word	0x0800c5b3
 800c3fc:	0800c5e9 	.word	0x0800c5e9
 800c400:	0800c5e9 	.word	0x0800c5e9
 800c404:	0800c5e9 	.word	0x0800c5e9
 800c408:	0800c5e9 	.word	0x0800c5e9
 800c40c:	0800c5e9 	.word	0x0800c5e9
 800c410:	0800c5e9 	.word	0x0800c5e9
 800c414:	0800c5e9 	.word	0x0800c5e9
 800c418:	0800c5e9 	.word	0x0800c5e9
 800c41c:	0800c5e9 	.word	0x0800c5e9
 800c420:	0800c5e9 	.word	0x0800c5e9
 800c424:	0800c5e9 	.word	0x0800c5e9
 800c428:	0800c5e9 	.word	0x0800c5e9
 800c42c:	0800c5e9 	.word	0x0800c5e9
 800c430:	0800c5e9 	.word	0x0800c5e9
 800c434:	0800c5e9 	.word	0x0800c5e9
 800c438:	0800c5e9 	.word	0x0800c5e9
 800c43c:	0800c5e9 	.word	0x0800c5e9
 800c440:	0800c5e9 	.word	0x0800c5e9
 800c444:	0800c5e9 	.word	0x0800c5e9
 800c448:	0800c5e9 	.word	0x0800c5e9
 800c44c:	0800c5e9 	.word	0x0800c5e9
 800c450:	0800c5e9 	.word	0x0800c5e9
 800c454:	0800c5e9 	.word	0x0800c5e9
 800c458:	0800c5e9 	.word	0x0800c5e9
 800c45c:	0800c5e9 	.word	0x0800c5e9
 800c460:	0800c5e9 	.word	0x0800c5e9
 800c464:	0800c5e9 	.word	0x0800c5e9
 800c468:	0800c5e9 	.word	0x0800c5e9
 800c46c:	0800c5e9 	.word	0x0800c5e9
 800c470:	0800c5e9 	.word	0x0800c5e9
 800c474:	0800c5e9 	.word	0x0800c5e9
 800c478:	0800c5e9 	.word	0x0800c5e9
 800c47c:	0800c5e9 	.word	0x0800c5e9
 800c480:	0800c5e9 	.word	0x0800c5e9
 800c484:	0800c5e9 	.word	0x0800c5e9
 800c488:	0800c5e9 	.word	0x0800c5e9
 800c48c:	0800c5e9 	.word	0x0800c5e9
 800c490:	0800c5e9 	.word	0x0800c5e9
 800c494:	0800c5e9 	.word	0x0800c5e9
 800c498:	0800c5e9 	.word	0x0800c5e9
 800c49c:	0800c5e9 	.word	0x0800c5e9
 800c4a0:	0800c5e9 	.word	0x0800c5e9
 800c4a4:	0800c523 	.word	0x0800c523
 800c4a8:	2baa      	cmp	r3, #170	@ 0xaa
 800c4aa:	f300 809d 	bgt.w	800c5e8 <SCSI_ProcessCmd+0x334>
 800c4ae:	2b9e      	cmp	r3, #158	@ 0x9e
 800c4b0:	f6bf af1d 	bge.w	800c2ee <SCSI_ProcessCmd+0x3a>
 800c4b4:	e098      	b.n	800c5e8 <SCSI_ProcessCmd+0x334>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800c4b6:	7afb      	ldrb	r3, [r7, #11]
 800c4b8:	687a      	ldr	r2, [r7, #4]
 800c4ba:	4619      	mov	r1, r3
 800c4bc:	68f8      	ldr	r0, [r7, #12]
 800c4be:	f000 f8a3 	bl	800c608 <SCSI_TestUnitReady>
 800c4c2:	4603      	mov	r3, r0
 800c4c4:	75fb      	strb	r3, [r7, #23]
      break;
 800c4c6:	e098      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800c4c8:	7afb      	ldrb	r3, [r7, #11]
 800c4ca:	687a      	ldr	r2, [r7, #4]
 800c4cc:	4619      	mov	r1, r3
 800c4ce:	68f8      	ldr	r0, [r7, #12]
 800c4d0:	f000 fbb4 	bl	800cc3c <SCSI_RequestSense>
 800c4d4:	4603      	mov	r3, r0
 800c4d6:	75fb      	strb	r3, [r7, #23]
      break;
 800c4d8:	e08f      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800c4da:	7afb      	ldrb	r3, [r7, #11]
 800c4dc:	687a      	ldr	r2, [r7, #4]
 800c4de:	4619      	mov	r1, r3
 800c4e0:	68f8      	ldr	r0, [r7, #12]
 800c4e2:	f000 f8eb 	bl	800c6bc <SCSI_Inquiry>
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	75fb      	strb	r3, [r7, #23]
      break;
 800c4ea:	e086      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800c4ec:	7afb      	ldrb	r3, [r7, #11]
 800c4ee:	687a      	ldr	r2, [r7, #4]
 800c4f0:	4619      	mov	r1, r3
 800c4f2:	68f8      	ldr	r0, [r7, #12]
 800c4f4:	f000 fc70 	bl	800cdd8 <SCSI_StartStopUnit>
 800c4f8:	4603      	mov	r3, r0
 800c4fa:	75fb      	strb	r3, [r7, #23]
      break;
 800c4fc:	e07d      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800c4fe:	7afb      	ldrb	r3, [r7, #11]
 800c500:	687a      	ldr	r2, [r7, #4]
 800c502:	4619      	mov	r1, r3
 800c504:	68f8      	ldr	r0, [r7, #12]
 800c506:	f000 fcbc 	bl	800ce82 <SCSI_AllowPreventRemovable>
 800c50a:	4603      	mov	r3, r0
 800c50c:	75fb      	strb	r3, [r7, #23]
      break;
 800c50e:	e074      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800c510:	7afb      	ldrb	r3, [r7, #11]
 800c512:	687a      	ldr	r2, [r7, #4]
 800c514:	4619      	mov	r1, r3
 800c516:	68f8      	ldr	r0, [r7, #12]
 800c518:	f000 faf2 	bl	800cb00 <SCSI_ModeSense6>
 800c51c:	4603      	mov	r3, r0
 800c51e:	75fb      	strb	r3, [r7, #23]
      break;
 800c520:	e06b      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800c522:	7afb      	ldrb	r3, [r7, #11]
 800c524:	687a      	ldr	r2, [r7, #4]
 800c526:	4619      	mov	r1, r3
 800c528:	68f8      	ldr	r0, [r7, #12]
 800c52a:	f000 fb39 	bl	800cba0 <SCSI_ModeSense10>
 800c52e:	4603      	mov	r3, r0
 800c530:	75fb      	strb	r3, [r7, #23]
      break;
 800c532:	e062      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800c534:	7afb      	ldrb	r3, [r7, #11]
 800c536:	687a      	ldr	r2, [r7, #4]
 800c538:	4619      	mov	r1, r3
 800c53a:	68f8      	ldr	r0, [r7, #12]
 800c53c:	f000 fa64 	bl	800ca08 <SCSI_ReadFormatCapacity>
 800c540:	4603      	mov	r3, r0
 800c542:	75fb      	strb	r3, [r7, #23]
      break;
 800c544:	e059      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800c546:	7afb      	ldrb	r3, [r7, #11]
 800c548:	687a      	ldr	r2, [r7, #4]
 800c54a:	4619      	mov	r1, r3
 800c54c:	68f8      	ldr	r0, [r7, #12]
 800c54e:	f000 f931 	bl	800c7b4 <SCSI_ReadCapacity10>
 800c552:	4603      	mov	r3, r0
 800c554:	75fb      	strb	r3, [r7, #23]
      break;
 800c556:	e050      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800c558:	7afb      	ldrb	r3, [r7, #11]
 800c55a:	687a      	ldr	r2, [r7, #4]
 800c55c:	4619      	mov	r1, r3
 800c55e:	68f8      	ldr	r0, [r7, #12]
 800c560:	f000 f9a2 	bl	800c8a8 <SCSI_ReadCapacity16>
 800c564:	4603      	mov	r3, r0
 800c566:	75fb      	strb	r3, [r7, #23]
      break;
 800c568:	e047      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800c56a:	7afb      	ldrb	r3, [r7, #11]
 800c56c:	687a      	ldr	r2, [r7, #4]
 800c56e:	4619      	mov	r1, r3
 800c570:	68f8      	ldr	r0, [r7, #12]
 800c572:	f000 fcb3 	bl	800cedc <SCSI_Read10>
 800c576:	4603      	mov	r3, r0
 800c578:	75fb      	strb	r3, [r7, #23]
      break;
 800c57a:	e03e      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800c57c:	7afb      	ldrb	r3, [r7, #11]
 800c57e:	687a      	ldr	r2, [r7, #4]
 800c580:	4619      	mov	r1, r3
 800c582:	68f8      	ldr	r0, [r7, #12]
 800c584:	f000 fd54 	bl	800d030 <SCSI_Read12>
 800c588:	4603      	mov	r3, r0
 800c58a:	75fb      	strb	r3, [r7, #23]
      break;
 800c58c:	e035      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800c58e:	7afb      	ldrb	r3, [r7, #11]
 800c590:	687a      	ldr	r2, [r7, #4]
 800c592:	4619      	mov	r1, r3
 800c594:	68f8      	ldr	r0, [r7, #12]
 800c596:	f000 fe01 	bl	800d19c <SCSI_Write10>
 800c59a:	4603      	mov	r3, r0
 800c59c:	75fb      	strb	r3, [r7, #23]
      break;
 800c59e:	e02c      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800c5a0:	7afb      	ldrb	r3, [r7, #11]
 800c5a2:	687a      	ldr	r2, [r7, #4]
 800c5a4:	4619      	mov	r1, r3
 800c5a6:	68f8      	ldr	r0, [r7, #12]
 800c5a8:	f000 fed0 	bl	800d34c <SCSI_Write12>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	75fb      	strb	r3, [r7, #23]
      break;
 800c5b0:	e023      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800c5b2:	7afb      	ldrb	r3, [r7, #11]
 800c5b4:	687a      	ldr	r2, [r7, #4]
 800c5b6:	4619      	mov	r1, r3
 800c5b8:	68f8      	ldr	r0, [r7, #12]
 800c5ba:	f000 ffaf 	bl	800d51c <SCSI_Verify10>
 800c5be:	4603      	mov	r3, r0
 800c5c0:	75fb      	strb	r3, [r7, #23]
      break;
 800c5c2:	e01a      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_REPORT_LUNS:
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 800c5c4:	7afb      	ldrb	r3, [r7, #11]
 800c5c6:	687a      	ldr	r2, [r7, #4]
 800c5c8:	4619      	mov	r1, r3
 800c5ca:	68f8      	ldr	r0, [r7, #12]
 800c5cc:	f000 ffe8 	bl	800d5a0 <SCSI_ReportLuns>
 800c5d0:	4603      	mov	r3, r0
 800c5d2:	75fb      	strb	r3, [r7, #23]
      break;
 800c5d4:	e011      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    case SCSI_RECEIVE_DIAGNOSTIC_RESULTS:
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 800c5d6:	7afb      	ldrb	r3, [r7, #11]
 800c5d8:	687a      	ldr	r2, [r7, #4]
 800c5da:	4619      	mov	r1, r3
 800c5dc:	68f8      	ldr	r0, [r7, #12]
 800c5de:	f001 f833 	bl	800d648 <SCSI_ReceiveDiagnosticResults>
 800c5e2:	4603      	mov	r3, r0
 800c5e4:	75fb      	strb	r3, [r7, #23]
      break;
 800c5e6:	e008      	b.n	800c5fa <SCSI_ProcessCmd+0x346>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800c5e8:	7af9      	ldrb	r1, [r7, #11]
 800c5ea:	2320      	movs	r3, #32
 800c5ec:	2205      	movs	r2, #5
 800c5ee:	68f8      	ldr	r0, [r7, #12]
 800c5f0:	f000 fba7 	bl	800cd42 <SCSI_SenseCode>
      ret = -1;
 800c5f4:	23ff      	movs	r3, #255	@ 0xff
 800c5f6:	75fb      	strb	r3, [r7, #23]
      break;
 800c5f8:	bf00      	nop
  }

  return ret;
 800c5fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c5fe:	4618      	mov	r0, r3
 800c600:	3718      	adds	r7, #24
 800c602:	46bd      	mov	sp, r7
 800c604:	bd80      	pop	{r7, pc}
 800c606:	bf00      	nop

0800c608 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b086      	sub	sp, #24
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	60f8      	str	r0, [r7, #12]
 800c610:	460b      	mov	r3, r1
 800c612:	607a      	str	r2, [r7, #4]
 800c614:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	32b0      	adds	r2, #176	@ 0xb0
 800c620:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c624:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800c626:	697b      	ldr	r3, [r7, #20]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d102      	bne.n	800c632 <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 800c62c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c630:	e03f      	b.n	800c6b2 <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800c632:	697b      	ldr	r3, [r7, #20]
 800c634:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800c638:	2b00      	cmp	r3, #0
 800c63a:	d00a      	beq.n	800c652 <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c63c:	697b      	ldr	r3, [r7, #20]
 800c63e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800c642:	2320      	movs	r3, #32
 800c644:	2205      	movs	r2, #5
 800c646:	68f8      	ldr	r0, [r7, #12]
 800c648:	f000 fb7b 	bl	800cd42 <SCSI_SenseCode>

    return -1;
 800c64c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c650:	e02f      	b.n	800c6b2 <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800c652:	697b      	ldr	r3, [r7, #20]
 800c654:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800c658:	2b02      	cmp	r3, #2
 800c65a:	d10b      	bne.n	800c674 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c65c:	7af9      	ldrb	r1, [r7, #11]
 800c65e:	233a      	movs	r3, #58	@ 0x3a
 800c660:	2202      	movs	r2, #2
 800c662:	68f8      	ldr	r0, [r7, #12]
 800c664:	f000 fb6d 	bl	800cd42 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800c668:	697b      	ldr	r3, [r7, #20]
 800c66a:	2205      	movs	r2, #5
 800c66c:	721a      	strb	r2, [r3, #8]
    return -1;
 800c66e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c672:	e01e      	b.n	800c6b2 <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c67a:	68fa      	ldr	r2, [r7, #12]
 800c67c:	33b0      	adds	r3, #176	@ 0xb0
 800c67e:	009b      	lsls	r3, r3, #2
 800c680:	4413      	add	r3, r2
 800c682:	685b      	ldr	r3, [r3, #4]
 800c684:	689b      	ldr	r3, [r3, #8]
 800c686:	7afa      	ldrb	r2, [r7, #11]
 800c688:	4610      	mov	r0, r2
 800c68a:	4798      	blx	r3
 800c68c:	4603      	mov	r3, r0
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d00b      	beq.n	800c6aa <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c692:	7af9      	ldrb	r1, [r7, #11]
 800c694:	233a      	movs	r3, #58	@ 0x3a
 800c696:	2202      	movs	r2, #2
 800c698:	68f8      	ldr	r0, [r7, #12]
 800c69a:	f000 fb52 	bl	800cd42 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800c69e:	697b      	ldr	r3, [r7, #20]
 800c6a0:	2205      	movs	r2, #5
 800c6a2:	721a      	strb	r2, [r3, #8]

    return -1;
 800c6a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c6a8:	e003      	b.n	800c6b2 <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800c6aa:	697b      	ldr	r3, [r7, #20]
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	60da      	str	r2, [r3, #12]

  return 0;
 800c6b0:	2300      	movs	r3, #0
}
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	3718      	adds	r7, #24
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	bd80      	pop	{r7, pc}
	...

0800c6bc <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c6bc:	b580      	push	{r7, lr}
 800c6be:	b088      	sub	sp, #32
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	60f8      	str	r0, [r7, #12]
 800c6c4:	460b      	mov	r3, r1
 800c6c6:	607a      	str	r2, [r7, #4]
 800c6c8:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	32b0      	adds	r2, #176	@ 0xb0
 800c6d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6d8:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800c6da:	69bb      	ldr	r3, [r7, #24]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d102      	bne.n	800c6e6 <SCSI_Inquiry+0x2a>
  {
    return -1;
 800c6e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c6e4:	e05e      	b.n	800c7a4 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800c6e6:	69bb      	ldr	r3, [r7, #24]
 800c6e8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d10a      	bne.n	800c706 <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800c6f0:	69bb      	ldr	r3, [r7, #24]
 800c6f2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800c6f6:	2320      	movs	r3, #32
 800c6f8:	2205      	movs	r2, #5
 800c6fa:	68f8      	ldr	r0, [r7, #12]
 800c6fc:	f000 fb21 	bl	800cd42 <SCSI_SenseCode>
    return -1;
 800c700:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c704:	e04e      	b.n	800c7a4 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	3301      	adds	r3, #1
 800c70a:	781b      	ldrb	r3, [r3, #0]
 800c70c:	f003 0301 	and.w	r3, r3, #1
 800c710:	2b00      	cmp	r3, #0
 800c712:	d020      	beq.n	800c756 <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	3302      	adds	r3, #2
 800c718:	781b      	ldrb	r3, [r3, #0]
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d105      	bne.n	800c72a <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 800c71e:	2206      	movs	r2, #6
 800c720:	4922      	ldr	r1, [pc, #136]	@ (800c7ac <SCSI_Inquiry+0xf0>)
 800c722:	69b8      	ldr	r0, [r7, #24]
 800c724:	f001 f908 	bl	800d938 <SCSI_UpdateBotData>
 800c728:	e03b      	b.n	800c7a2 <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	3302      	adds	r3, #2
 800c72e:	781b      	ldrb	r3, [r3, #0]
 800c730:	2b80      	cmp	r3, #128	@ 0x80
 800c732:	d105      	bne.n	800c740 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 800c734:	2208      	movs	r2, #8
 800c736:	491e      	ldr	r1, [pc, #120]	@ (800c7b0 <SCSI_Inquiry+0xf4>)
 800c738:	69b8      	ldr	r0, [r7, #24]
 800c73a:	f001 f8fd 	bl	800d938 <SCSI_UpdateBotData>
 800c73e:	e030      	b.n	800c7a2 <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800c740:	69bb      	ldr	r3, [r7, #24]
 800c742:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800c746:	2324      	movs	r3, #36	@ 0x24
 800c748:	2205      	movs	r2, #5
 800c74a:	68f8      	ldr	r0, [r7, #12]
 800c74c:	f000 faf9 	bl	800cd42 <SCSI_SenseCode>
                     INVALID_FIELD_IN_COMMAND);

      return -1;
 800c750:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c754:	e026      	b.n	800c7a4 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c75c:	68fa      	ldr	r2, [r7, #12]
 800c75e:	33b0      	adds	r3, #176	@ 0xb0
 800c760:	009b      	lsls	r3, r3, #2
 800c762:	4413      	add	r3, r2
 800c764:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800c766:	69d9      	ldr	r1, [r3, #28]
 800c768:	7afa      	ldrb	r2, [r7, #11]
 800c76a:	4613      	mov	r3, r2
 800c76c:	00db      	lsls	r3, r3, #3
 800c76e:	4413      	add	r3, r2
 800c770:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800c772:	440b      	add	r3, r1
 800c774:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800c776:	697b      	ldr	r3, [r7, #20]
 800c778:	3304      	adds	r3, #4
 800c77a:	781b      	ldrb	r3, [r3, #0]
 800c77c:	3305      	adds	r3, #5
 800c77e:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	3304      	adds	r3, #4
 800c784:	781b      	ldrb	r3, [r3, #0]
 800c786:	461a      	mov	r2, r3
 800c788:	8bfb      	ldrh	r3, [r7, #30]
 800c78a:	4293      	cmp	r3, r2
 800c78c:	d303      	bcc.n	800c796 <SCSI_Inquiry+0xda>
    {
      len = params[4];
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	3304      	adds	r3, #4
 800c792:	781b      	ldrb	r3, [r3, #0]
 800c794:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800c796:	8bfb      	ldrh	r3, [r7, #30]
 800c798:	461a      	mov	r2, r3
 800c79a:	6979      	ldr	r1, [r7, #20]
 800c79c:	69b8      	ldr	r0, [r7, #24]
 800c79e:	f001 f8cb 	bl	800d938 <SCSI_UpdateBotData>
  }

  return 0;
 800c7a2:	2300      	movs	r3, #0
}
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	3720      	adds	r7, #32
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}
 800c7ac:	20000070 	.word	0x20000070
 800c7b0:	20000078 	.word	0x20000078

0800c7b4 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c7b4:	b580      	push	{r7, lr}
 800c7b6:	b088      	sub	sp, #32
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	60f8      	str	r0, [r7, #12]
 800c7bc:	460b      	mov	r3, r1
 800c7be:	607a      	str	r2, [r7, #4]
 800c7c0:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	32b0      	adds	r2, #176	@ 0xb0
 800c7cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7d0:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800c7d2:	7afb      	ldrb	r3, [r7, #11]
 800c7d4:	3326      	adds	r3, #38	@ 0x26
 800c7d6:	011b      	lsls	r3, r3, #4
 800c7d8:	69fa      	ldr	r2, [r7, #28]
 800c7da:	4413      	add	r3, r2
 800c7dc:	3304      	adds	r3, #4
 800c7de:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800c7e0:	69fb      	ldr	r3, [r7, #28]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	d102      	bne.n	800c7ec <SCSI_ReadCapacity10+0x38>
  {
    return -1;
 800c7e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c7ea:	e059      	b.n	800c8a0 <SCSI_ReadCapacity10+0xec>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c7f2:	68fa      	ldr	r2, [r7, #12]
 800c7f4:	33b0      	adds	r3, #176	@ 0xb0
 800c7f6:	009b      	lsls	r3, r3, #2
 800c7f8:	4413      	add	r3, r2
 800c7fa:	685b      	ldr	r3, [r3, #4]
 800c7fc:	685b      	ldr	r3, [r3, #4]
 800c7fe:	69ba      	ldr	r2, [r7, #24]
 800c800:	1d11      	adds	r1, r2, #4
 800c802:	69ba      	ldr	r2, [r7, #24]
 800c804:	7af8      	ldrb	r0, [r7, #11]
 800c806:	4798      	blx	r3
 800c808:	4603      	mov	r3, r0
 800c80a:	75fb      	strb	r3, [r7, #23]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800c80c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d104      	bne.n	800c81e <SCSI_ReadCapacity10+0x6a>
 800c814:	69fb      	ldr	r3, [r7, #28]
 800c816:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800c81a:	2b02      	cmp	r3, #2
 800c81c:	d108      	bne.n	800c830 <SCSI_ReadCapacity10+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c81e:	7af9      	ldrb	r1, [r7, #11]
 800c820:	233a      	movs	r3, #58	@ 0x3a
 800c822:	2202      	movs	r2, #2
 800c824:	68f8      	ldr	r0, [r7, #12]
 800c826:	f000 fa8c 	bl	800cd42 <SCSI_SenseCode>
    return -1;
 800c82a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c82e:	e037      	b.n	800c8a0 <SCSI_ReadCapacity10+0xec>
  }

  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800c830:	69bb      	ldr	r3, [r7, #24]
 800c832:	685b      	ldr	r3, [r3, #4]
 800c834:	3b01      	subs	r3, #1
 800c836:	0e1b      	lsrs	r3, r3, #24
 800c838:	b2da      	uxtb	r2, r3
 800c83a:	69fb      	ldr	r3, [r7, #28]
 800c83c:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800c83e:	69bb      	ldr	r3, [r7, #24]
 800c840:	685b      	ldr	r3, [r3, #4]
 800c842:	3b01      	subs	r3, #1
 800c844:	0c1b      	lsrs	r3, r3, #16
 800c846:	b2da      	uxtb	r2, r3
 800c848:	69fb      	ldr	r3, [r7, #28]
 800c84a:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 800c84c:	69bb      	ldr	r3, [r7, #24]
 800c84e:	685b      	ldr	r3, [r3, #4]
 800c850:	3b01      	subs	r3, #1
 800c852:	0a1b      	lsrs	r3, r3, #8
 800c854:	b2da      	uxtb	r2, r3
 800c856:	69fb      	ldr	r3, [r7, #28]
 800c858:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 800c85a:	69bb      	ldr	r3, [r7, #24]
 800c85c:	685b      	ldr	r3, [r3, #4]
 800c85e:	b2db      	uxtb	r3, r3
 800c860:	3b01      	subs	r3, #1
 800c862:	b2da      	uxtb	r2, r3
 800c864:	69fb      	ldr	r3, [r7, #28]
 800c866:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 800c868:	69bb      	ldr	r3, [r7, #24]
 800c86a:	881b      	ldrh	r3, [r3, #0]
 800c86c:	161b      	asrs	r3, r3, #24
 800c86e:	b2da      	uxtb	r2, r3
 800c870:	69fb      	ldr	r3, [r7, #28]
 800c872:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 800c874:	69bb      	ldr	r3, [r7, #24]
 800c876:	881b      	ldrh	r3, [r3, #0]
 800c878:	141b      	asrs	r3, r3, #16
 800c87a:	b2da      	uxtb	r2, r3
 800c87c:	69fb      	ldr	r3, [r7, #28]
 800c87e:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 800c880:	69bb      	ldr	r3, [r7, #24]
 800c882:	881b      	ldrh	r3, [r3, #0]
 800c884:	0a1b      	lsrs	r3, r3, #8
 800c886:	b29b      	uxth	r3, r3
 800c888:	b2da      	uxtb	r2, r3
 800c88a:	69fb      	ldr	r3, [r7, #28]
 800c88c:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 800c88e:	69bb      	ldr	r3, [r7, #24]
 800c890:	881b      	ldrh	r3, [r3, #0]
 800c892:	b2da      	uxtb	r2, r3
 800c894:	69fb      	ldr	r3, [r7, #28]
 800c896:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 800c898:	69fb      	ldr	r3, [r7, #28]
 800c89a:	2208      	movs	r2, #8
 800c89c:	60da      	str	r2, [r3, #12]

  return 0;
 800c89e:	2300      	movs	r3, #0
}
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	3720      	adds	r7, #32
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b088      	sub	sp, #32
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	60f8      	str	r0, [r7, #12]
 800c8b0:	460b      	mov	r3, r1
 800c8b2:	607a      	str	r2, [r7, #4]
 800c8b4:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	32b0      	adds	r2, #176	@ 0xb0
 800c8c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8c4:	61bb      	str	r3, [r7, #24]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800c8c6:	7afb      	ldrb	r3, [r7, #11]
 800c8c8:	3326      	adds	r3, #38	@ 0x26
 800c8ca:	011b      	lsls	r3, r3, #4
 800c8cc:	69ba      	ldr	r2, [r7, #24]
 800c8ce:	4413      	add	r3, r2
 800c8d0:	3304      	adds	r3, #4
 800c8d2:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800c8d4:	69bb      	ldr	r3, [r7, #24]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d102      	bne.n	800c8e0 <SCSI_ReadCapacity16+0x38>
  {
    return -1;
 800c8da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c8de:	e08f      	b.n	800ca00 <SCSI_ReadCapacity16+0x158>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c8e6:	68fa      	ldr	r2, [r7, #12]
 800c8e8:	33b0      	adds	r3, #176	@ 0xb0
 800c8ea:	009b      	lsls	r3, r3, #2
 800c8ec:	4413      	add	r3, r2
 800c8ee:	685b      	ldr	r3, [r3, #4]
 800c8f0:	685b      	ldr	r3, [r3, #4]
 800c8f2:	697a      	ldr	r2, [r7, #20]
 800c8f4:	1d11      	adds	r1, r2, #4
 800c8f6:	697a      	ldr	r2, [r7, #20]
 800c8f8:	7af8      	ldrb	r0, [r7, #11]
 800c8fa:	4798      	blx	r3
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	74fb      	strb	r3, [r7, #19]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800c900:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d104      	bne.n	800c912 <SCSI_ReadCapacity16+0x6a>
 800c908:	69bb      	ldr	r3, [r7, #24]
 800c90a:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800c90e:	2b02      	cmp	r3, #2
 800c910:	d108      	bne.n	800c924 <SCSI_ReadCapacity16+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800c912:	7af9      	ldrb	r1, [r7, #11]
 800c914:	233a      	movs	r3, #58	@ 0x3a
 800c916:	2202      	movs	r2, #2
 800c918:	68f8      	ldr	r0, [r7, #12]
 800c91a:	f000 fa12 	bl	800cd42 <SCSI_SenseCode>
    return -1;
 800c91e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c922:	e06d      	b.n	800ca00 <SCSI_ReadCapacity16+0x158>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	330a      	adds	r3, #10
 800c928:	781b      	ldrb	r3, [r3, #0]
 800c92a:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	330b      	adds	r3, #11
 800c930:	781b      	ldrb	r3, [r3, #0]
 800c932:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c934:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	330c      	adds	r3, #12
 800c93a:	781b      	ldrb	r3, [r3, #0]
 800c93c:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800c93e:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800c940:	687a      	ldr	r2, [r7, #4]
 800c942:	320d      	adds	r2, #13
 800c944:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800c946:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c948:	69bb      	ldr	r3, [r7, #24]
 800c94a:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800c94c:	2300      	movs	r3, #0
 800c94e:	61fb      	str	r3, [r7, #28]
 800c950:	e008      	b.n	800c964 <SCSI_ReadCapacity16+0xbc>
  {
    hmsc->bot_data[idx] = 0U;
 800c952:	69ba      	ldr	r2, [r7, #24]
 800c954:	69fb      	ldr	r3, [r7, #28]
 800c956:	4413      	add	r3, r2
 800c958:	3310      	adds	r3, #16
 800c95a:	2200      	movs	r2, #0
 800c95c:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800c95e:	69fb      	ldr	r3, [r7, #28]
 800c960:	3301      	adds	r3, #1
 800c962:	61fb      	str	r3, [r7, #28]
 800c964:	69bb      	ldr	r3, [r7, #24]
 800c966:	68db      	ldr	r3, [r3, #12]
 800c968:	69fa      	ldr	r2, [r7, #28]
 800c96a:	429a      	cmp	r2, r3
 800c96c:	d3f1      	bcc.n	800c952 <SCSI_ReadCapacity16+0xaa>
  }

  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800c96e:	697b      	ldr	r3, [r7, #20]
 800c970:	685b      	ldr	r3, [r3, #4]
 800c972:	3b01      	subs	r3, #1
 800c974:	0e1b      	lsrs	r3, r3, #24
 800c976:	b2da      	uxtb	r2, r3
 800c978:	69bb      	ldr	r3, [r7, #24]
 800c97a:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800c97c:	697b      	ldr	r3, [r7, #20]
 800c97e:	685b      	ldr	r3, [r3, #4]
 800c980:	3b01      	subs	r3, #1
 800c982:	0c1b      	lsrs	r3, r3, #16
 800c984:	b2da      	uxtb	r2, r3
 800c986:	69bb      	ldr	r3, [r7, #24]
 800c988:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 800c98a:	697b      	ldr	r3, [r7, #20]
 800c98c:	685b      	ldr	r3, [r3, #4]
 800c98e:	3b01      	subs	r3, #1
 800c990:	0a1b      	lsrs	r3, r3, #8
 800c992:	b2da      	uxtb	r2, r3
 800c994:	69bb      	ldr	r3, [r7, #24]
 800c996:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 800c998:	697b      	ldr	r3, [r7, #20]
 800c99a:	685b      	ldr	r3, [r3, #4]
 800c99c:	b2db      	uxtb	r3, r3
 800c99e:	3b01      	subs	r3, #1
 800c9a0:	b2da      	uxtb	r2, r3
 800c9a2:	69bb      	ldr	r3, [r7, #24]
 800c9a4:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 800c9a6:	697b      	ldr	r3, [r7, #20]
 800c9a8:	881b      	ldrh	r3, [r3, #0]
 800c9aa:	161b      	asrs	r3, r3, #24
 800c9ac:	b2da      	uxtb	r2, r3
 800c9ae:	69bb      	ldr	r3, [r7, #24]
 800c9b0:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 800c9b2:	697b      	ldr	r3, [r7, #20]
 800c9b4:	881b      	ldrh	r3, [r3, #0]
 800c9b6:	141b      	asrs	r3, r3, #16
 800c9b8:	b2da      	uxtb	r2, r3
 800c9ba:	69bb      	ldr	r3, [r7, #24]
 800c9bc:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 800c9be:	697b      	ldr	r3, [r7, #20]
 800c9c0:	881b      	ldrh	r3, [r3, #0]
 800c9c2:	0a1b      	lsrs	r3, r3, #8
 800c9c4:	b29b      	uxth	r3, r3
 800c9c6:	b2da      	uxtb	r2, r3
 800c9c8:	69bb      	ldr	r3, [r7, #24]
 800c9ca:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 800c9cc:	697b      	ldr	r3, [r7, #20]
 800c9ce:	881b      	ldrh	r3, [r3, #0]
 800c9d0:	b2da      	uxtb	r2, r3
 800c9d2:	69bb      	ldr	r3, [r7, #24]
 800c9d4:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	330a      	adds	r3, #10
 800c9da:	781b      	ldrb	r3, [r3, #0]
 800c9dc:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	330b      	adds	r3, #11
 800c9e2:	781b      	ldrb	r3, [r3, #0]
 800c9e4:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c9e6:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	330c      	adds	r3, #12
 800c9ec:	781b      	ldrb	r3, [r3, #0]
 800c9ee:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800c9f0:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800c9f2:	687a      	ldr	r2, [r7, #4]
 800c9f4:	320d      	adds	r2, #13
 800c9f6:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800c9f8:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800c9fa:	69bb      	ldr	r3, [r7, #24]
 800c9fc:	60da      	str	r2, [r3, #12]

  return 0;
 800c9fe:	2300      	movs	r3, #0
}
 800ca00:	4618      	mov	r0, r3
 800ca02:	3720      	adds	r7, #32
 800ca04:	46bd      	mov	sp, r7
 800ca06:	bd80      	pop	{r7, pc}

0800ca08 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ca08:	b580      	push	{r7, lr}
 800ca0a:	b088      	sub	sp, #32
 800ca0c:	af00      	add	r7, sp, #0
 800ca0e:	60f8      	str	r0, [r7, #12]
 800ca10:	460b      	mov	r3, r1
 800ca12:	607a      	str	r2, [r7, #4]
 800ca14:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	32b0      	adds	r2, #176	@ 0xb0
 800ca20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca24:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800ca26:	69bb      	ldr	r3, [r7, #24]
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d102      	bne.n	800ca32 <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 800ca2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ca30:	e061      	b.n	800caf6 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ca38:	68fa      	ldr	r2, [r7, #12]
 800ca3a:	33b0      	adds	r3, #176	@ 0xb0
 800ca3c:	009b      	lsls	r3, r3, #2
 800ca3e:	4413      	add	r3, r2
 800ca40:	685b      	ldr	r3, [r3, #4]
 800ca42:	685b      	ldr	r3, [r3, #4]
 800ca44:	f107 0214 	add.w	r2, r7, #20
 800ca48:	f107 0110 	add.w	r1, r7, #16
 800ca4c:	7af8      	ldrb	r0, [r7, #11]
 800ca4e:	4798      	blx	r3
 800ca50:	4603      	mov	r3, r0
 800ca52:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800ca54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d104      	bne.n	800ca66 <SCSI_ReadFormatCapacity+0x5e>
 800ca5c:	69bb      	ldr	r3, [r7, #24]
 800ca5e:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800ca62:	2b02      	cmp	r3, #2
 800ca64:	d108      	bne.n	800ca78 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ca66:	7af9      	ldrb	r1, [r7, #11]
 800ca68:	233a      	movs	r3, #58	@ 0x3a
 800ca6a:	2202      	movs	r2, #2
 800ca6c:	68f8      	ldr	r0, [r7, #12]
 800ca6e:	f000 f968 	bl	800cd42 <SCSI_SenseCode>
    return -1;
 800ca72:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ca76:	e03e      	b.n	800caf6 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 800ca78:	2300      	movs	r3, #0
 800ca7a:	83fb      	strh	r3, [r7, #30]
 800ca7c:	e007      	b.n	800ca8e <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 800ca7e:	8bfb      	ldrh	r3, [r7, #30]
 800ca80:	69ba      	ldr	r2, [r7, #24]
 800ca82:	4413      	add	r3, r2
 800ca84:	2200      	movs	r2, #0
 800ca86:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 800ca88:	8bfb      	ldrh	r3, [r7, #30]
 800ca8a:	3301      	adds	r3, #1
 800ca8c:	83fb      	strh	r3, [r7, #30]
 800ca8e:	8bfb      	ldrh	r3, [r7, #30]
 800ca90:	2b0b      	cmp	r3, #11
 800ca92:	d9f4      	bls.n	800ca7e <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 800ca94:	69bb      	ldr	r3, [r7, #24]
 800ca96:	2208      	movs	r2, #8
 800ca98:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800ca9a:	693b      	ldr	r3, [r7, #16]
 800ca9c:	3b01      	subs	r3, #1
 800ca9e:	0e1b      	lsrs	r3, r3, #24
 800caa0:	b2da      	uxtb	r2, r3
 800caa2:	69bb      	ldr	r3, [r7, #24]
 800caa4:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800caa6:	693b      	ldr	r3, [r7, #16]
 800caa8:	3b01      	subs	r3, #1
 800caaa:	0c1b      	lsrs	r3, r3, #16
 800caac:	b2da      	uxtb	r2, r3
 800caae:	69bb      	ldr	r3, [r7, #24]
 800cab0:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800cab2:	693b      	ldr	r3, [r7, #16]
 800cab4:	3b01      	subs	r3, #1
 800cab6:	0a1b      	lsrs	r3, r3, #8
 800cab8:	b2da      	uxtb	r2, r3
 800caba:	69bb      	ldr	r3, [r7, #24]
 800cabc:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800cabe:	693b      	ldr	r3, [r7, #16]
 800cac0:	b2db      	uxtb	r3, r3
 800cac2:	3b01      	subs	r3, #1
 800cac4:	b2da      	uxtb	r2, r3
 800cac6:	69bb      	ldr	r3, [r7, #24]
 800cac8:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800caca:	69bb      	ldr	r3, [r7, #24]
 800cacc:	2202      	movs	r2, #2
 800cace:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800cad0:	8abb      	ldrh	r3, [r7, #20]
 800cad2:	141b      	asrs	r3, r3, #16
 800cad4:	b2da      	uxtb	r2, r3
 800cad6:	69bb      	ldr	r3, [r7, #24]
 800cad8:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800cada:	8abb      	ldrh	r3, [r7, #20]
 800cadc:	0a1b      	lsrs	r3, r3, #8
 800cade:	b29b      	uxth	r3, r3
 800cae0:	b2da      	uxtb	r2, r3
 800cae2:	69bb      	ldr	r3, [r7, #24]
 800cae4:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800cae6:	8abb      	ldrh	r3, [r7, #20]
 800cae8:	b2da      	uxtb	r2, r3
 800caea:	69bb      	ldr	r3, [r7, #24]
 800caec:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 800caee:	69bb      	ldr	r3, [r7, #24]
 800caf0:	220c      	movs	r2, #12
 800caf2:	60da      	str	r2, [r3, #12]

  return 0;
 800caf4:	2300      	movs	r3, #0
}
 800caf6:	4618      	mov	r0, r3
 800caf8:	3720      	adds	r7, #32
 800cafa:	46bd      	mov	sp, r7
 800cafc:	bd80      	pop	{r7, pc}
	...

0800cb00 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cb00:	b580      	push	{r7, lr}
 800cb02:	b086      	sub	sp, #24
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	60f8      	str	r0, [r7, #12]
 800cb08:	460b      	mov	r3, r1
 800cb0a:	607a      	str	r2, [r7, #4]
 800cb0c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	32b0      	adds	r2, #176	@ 0xb0
 800cb18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb1c:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 800cb1e:	2304      	movs	r3, #4
 800cb20:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800cb22:	693b      	ldr	r3, [r7, #16]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d102      	bne.n	800cb2e <SCSI_ModeSense6+0x2e>
  {
    return -1;
 800cb28:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cb2c:	e02f      	b.n	800cb8e <SCSI_ModeSense6+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cb34:	68fa      	ldr	r2, [r7, #12]
 800cb36:	33b0      	adds	r3, #176	@ 0xb0
 800cb38:	009b      	lsls	r3, r3, #2
 800cb3a:	4413      	add	r3, r2
 800cb3c:	685b      	ldr	r3, [r3, #4]
 800cb3e:	68db      	ldr	r3, [r3, #12]
 800cb40:	7afa      	ldrb	r2, [r7, #11]
 800cb42:	4610      	mov	r0, r2
 800cb44:	4798      	blx	r3
 800cb46:	4603      	mov	r3, r0
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	d007      	beq.n	800cb5c <SCSI_ModeSense6+0x5c>
  {
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 800cb4c:	4b12      	ldr	r3, [pc, #72]	@ (800cb98 <SCSI_ModeSense6+0x98>)
 800cb4e:	789b      	ldrb	r3, [r3, #2]
 800cb50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cb54:	b2da      	uxtb	r2, r3
 800cb56:	4b10      	ldr	r3, [pc, #64]	@ (800cb98 <SCSI_ModeSense6+0x98>)
 800cb58:	709a      	strb	r2, [r3, #2]
 800cb5a:	e006      	b.n	800cb6a <SCSI_ModeSense6+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 800cb5c:	4b0f      	ldr	r3, [pc, #60]	@ (800cb9c <SCSI_ModeSense6+0x9c>)
 800cb5e:	789b      	ldrb	r3, [r3, #2]
 800cb60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cb64:	b2da      	uxtb	r2, r3
 800cb66:	4b0d      	ldr	r3, [pc, #52]	@ (800cb9c <SCSI_ModeSense6+0x9c>)
 800cb68:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	3304      	adds	r3, #4
 800cb6e:	781b      	ldrb	r3, [r3, #0]
 800cb70:	461a      	mov	r2, r3
 800cb72:	8afb      	ldrh	r3, [r7, #22]
 800cb74:	4293      	cmp	r3, r2
 800cb76:	d303      	bcc.n	800cb80 <SCSI_ModeSense6+0x80>
  {
    len = params[4];
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	3304      	adds	r3, #4
 800cb7c:	781b      	ldrb	r3, [r3, #0]
 800cb7e:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 800cb80:	8afb      	ldrh	r3, [r7, #22]
 800cb82:	461a      	mov	r2, r3
 800cb84:	4904      	ldr	r1, [pc, #16]	@ (800cb98 <SCSI_ModeSense6+0x98>)
 800cb86:	6938      	ldr	r0, [r7, #16]
 800cb88:	f000 fed6 	bl	800d938 <SCSI_UpdateBotData>

  return 0;
 800cb8c:	2300      	movs	r3, #0
}
 800cb8e:	4618      	mov	r0, r3
 800cb90:	3718      	adds	r7, #24
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}
 800cb96:	bf00      	nop
 800cb98:	20000080 	.word	0x20000080
 800cb9c:	20000084 	.word	0x20000084

0800cba0 <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cba0:	b580      	push	{r7, lr}
 800cba2:	b086      	sub	sp, #24
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	60f8      	str	r0, [r7, #12]
 800cba8:	460b      	mov	r3, r1
 800cbaa:	607a      	str	r2, [r7, #4]
 800cbac:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	32b0      	adds	r2, #176	@ 0xb0
 800cbb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbbc:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 800cbbe:	2308      	movs	r3, #8
 800cbc0:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800cbc2:	693b      	ldr	r3, [r7, #16]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d102      	bne.n	800cbce <SCSI_ModeSense10+0x2e>
  {
    return -1;
 800cbc8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cbcc:	e02f      	b.n	800cc2e <SCSI_ModeSense10+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cbd4:	68fa      	ldr	r2, [r7, #12]
 800cbd6:	33b0      	adds	r3, #176	@ 0xb0
 800cbd8:	009b      	lsls	r3, r3, #2
 800cbda:	4413      	add	r3, r2
 800cbdc:	685b      	ldr	r3, [r3, #4]
 800cbde:	68db      	ldr	r3, [r3, #12]
 800cbe0:	7afa      	ldrb	r2, [r7, #11]
 800cbe2:	4610      	mov	r0, r2
 800cbe4:	4798      	blx	r3
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	2b00      	cmp	r3, #0
 800cbea:	d007      	beq.n	800cbfc <SCSI_ModeSense10+0x5c>
  {
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 800cbec:	4b12      	ldr	r3, [pc, #72]	@ (800cc38 <SCSI_ModeSense10+0x98>)
 800cbee:	78db      	ldrb	r3, [r3, #3]
 800cbf0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cbf4:	b2da      	uxtb	r2, r3
 800cbf6:	4b10      	ldr	r3, [pc, #64]	@ (800cc38 <SCSI_ModeSense10+0x98>)
 800cbf8:	70da      	strb	r2, [r3, #3]
 800cbfa:	e006      	b.n	800cc0a <SCSI_ModeSense10+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 800cbfc:	4b0e      	ldr	r3, [pc, #56]	@ (800cc38 <SCSI_ModeSense10+0x98>)
 800cbfe:	78db      	ldrb	r3, [r3, #3]
 800cc00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cc04:	b2da      	uxtb	r2, r3
 800cc06:	4b0c      	ldr	r3, [pc, #48]	@ (800cc38 <SCSI_ModeSense10+0x98>)
 800cc08:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	3308      	adds	r3, #8
 800cc0e:	781b      	ldrb	r3, [r3, #0]
 800cc10:	461a      	mov	r2, r3
 800cc12:	8afb      	ldrh	r3, [r7, #22]
 800cc14:	4293      	cmp	r3, r2
 800cc16:	d303      	bcc.n	800cc20 <SCSI_ModeSense10+0x80>
  {
    len = params[8];
 800cc18:	687b      	ldr	r3, [r7, #4]
 800cc1a:	3308      	adds	r3, #8
 800cc1c:	781b      	ldrb	r3, [r3, #0]
 800cc1e:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800cc20:	8afb      	ldrh	r3, [r7, #22]
 800cc22:	461a      	mov	r2, r3
 800cc24:	4904      	ldr	r1, [pc, #16]	@ (800cc38 <SCSI_ModeSense10+0x98>)
 800cc26:	6938      	ldr	r0, [r7, #16]
 800cc28:	f000 fe86 	bl	800d938 <SCSI_UpdateBotData>

  return 0;
 800cc2c:	2300      	movs	r3, #0
}
 800cc2e:	4618      	mov	r0, r3
 800cc30:	3718      	adds	r7, #24
 800cc32:	46bd      	mov	sp, r7
 800cc34:	bd80      	pop	{r7, pc}
 800cc36:	bf00      	nop
 800cc38:	20000084 	.word	0x20000084

0800cc3c <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b086      	sub	sp, #24
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	60f8      	str	r0, [r7, #12]
 800cc44:	460b      	mov	r3, r1
 800cc46:	607a      	str	r2, [r7, #4]
 800cc48:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	32b0      	adds	r2, #176	@ 0xb0
 800cc54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc58:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d102      	bne.n	800cc66 <SCSI_RequestSense+0x2a>
  {
    return -1;
 800cc60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cc64:	e069      	b.n	800cd3a <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800cc66:	693b      	ldr	r3, [r7, #16]
 800cc68:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d10a      	bne.n	800cc86 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cc70:	693b      	ldr	r3, [r7, #16]
 800cc72:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800cc76:	2320      	movs	r3, #32
 800cc78:	2205      	movs	r2, #5
 800cc7a:	68f8      	ldr	r0, [r7, #12]
 800cc7c:	f000 f861 	bl	800cd42 <SCSI_SenseCode>
    return -1;
 800cc80:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cc84:	e059      	b.n	800cd3a <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800cc86:	2300      	movs	r3, #0
 800cc88:	75fb      	strb	r3, [r7, #23]
 800cc8a:	e007      	b.n	800cc9c <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 800cc8c:	7dfb      	ldrb	r3, [r7, #23]
 800cc8e:	693a      	ldr	r2, [r7, #16]
 800cc90:	4413      	add	r3, r2
 800cc92:	2200      	movs	r2, #0
 800cc94:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800cc96:	7dfb      	ldrb	r3, [r7, #23]
 800cc98:	3301      	adds	r3, #1
 800cc9a:	75fb      	strb	r3, [r7, #23]
 800cc9c:	7dfb      	ldrb	r3, [r7, #23]
 800cc9e:	2b11      	cmp	r3, #17
 800cca0:	d9f4      	bls.n	800cc8c <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 800cca2:	693b      	ldr	r3, [r7, #16]
 800cca4:	2270      	movs	r2, #112	@ 0x70
 800cca6:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800cca8:	693b      	ldr	r3, [r7, #16]
 800ccaa:	220c      	movs	r2, #12
 800ccac:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800ccae:	693b      	ldr	r3, [r7, #16]
 800ccb0:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 800ccb4:	693b      	ldr	r3, [r7, #16]
 800ccb6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	d02e      	beq.n	800cd1c <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800ccbe:	693b      	ldr	r3, [r7, #16]
 800ccc0:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800ccc4:	461a      	mov	r2, r3
 800ccc6:	693b      	ldr	r3, [r7, #16]
 800ccc8:	3248      	adds	r2, #72	@ 0x48
 800ccca:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800ccce:	693b      	ldr	r3, [r7, #16]
 800ccd0:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800ccd8:	693a      	ldr	r2, [r7, #16]
 800ccda:	3348      	adds	r3, #72	@ 0x48
 800ccdc:	00db      	lsls	r3, r3, #3
 800ccde:	4413      	add	r3, r2
 800cce0:	791a      	ldrb	r2, [r3, #4]
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800cce6:	693b      	ldr	r3, [r7, #16]
 800cce8:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800ccec:	693a      	ldr	r2, [r7, #16]
 800ccee:	3348      	adds	r3, #72	@ 0x48
 800ccf0:	00db      	lsls	r3, r3, #3
 800ccf2:	4413      	add	r3, r2
 800ccf4:	795a      	ldrb	r2, [r3, #5]
 800ccf6:	693b      	ldr	r3, [r7, #16]
 800ccf8:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 800ccfa:	693b      	ldr	r3, [r7, #16]
 800ccfc:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800cd00:	3301      	adds	r3, #1
 800cd02:	b2da      	uxtb	r2, r3
 800cd04:	693b      	ldr	r3, [r7, #16]
 800cd06:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800cd10:	2b04      	cmp	r3, #4
 800cd12:	d103      	bne.n	800cd1c <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 800cd14:	693b      	ldr	r3, [r7, #16]
 800cd16:	2200      	movs	r2, #0
 800cd18:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800cd1c:	693b      	ldr	r3, [r7, #16]
 800cd1e:	2212      	movs	r2, #18
 800cd20:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	3304      	adds	r3, #4
 800cd26:	781b      	ldrb	r3, [r3, #0]
 800cd28:	2b12      	cmp	r3, #18
 800cd2a:	d805      	bhi.n	800cd38 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	3304      	adds	r3, #4
 800cd30:	781b      	ldrb	r3, [r3, #0]
 800cd32:	461a      	mov	r2, r3
 800cd34:	693b      	ldr	r3, [r7, #16]
 800cd36:	60da      	str	r2, [r3, #12]
  }

  return 0;
 800cd38:	2300      	movs	r3, #0
}
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	3718      	adds	r7, #24
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	bd80      	pop	{r7, pc}

0800cd42 <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800cd42:	b480      	push	{r7}
 800cd44:	b085      	sub	sp, #20
 800cd46:	af00      	add	r7, sp, #0
 800cd48:	6078      	str	r0, [r7, #4]
 800cd4a:	4608      	mov	r0, r1
 800cd4c:	4611      	mov	r1, r2
 800cd4e:	461a      	mov	r2, r3
 800cd50:	4603      	mov	r3, r0
 800cd52:	70fb      	strb	r3, [r7, #3]
 800cd54:	460b      	mov	r3, r1
 800cd56:	70bb      	strb	r3, [r7, #2]
 800cd58:	4613      	mov	r3, r2
 800cd5a:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	32b0      	adds	r2, #176	@ 0xb0
 800cd66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd6a:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d02c      	beq.n	800cdcc <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800cd78:	461a      	mov	r2, r3
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	3248      	adds	r2, #72	@ 0x48
 800cd7e:	78b9      	ldrb	r1, [r7, #2]
 800cd80:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800cd8a:	68fa      	ldr	r2, [r7, #12]
 800cd8c:	3348      	adds	r3, #72	@ 0x48
 800cd8e:	00db      	lsls	r3, r3, #3
 800cd90:	4413      	add	r3, r2
 800cd92:	787a      	ldrb	r2, [r7, #1]
 800cd94:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800cd9c:	68fa      	ldr	r2, [r7, #12]
 800cd9e:	3348      	adds	r3, #72	@ 0x48
 800cda0:	00db      	lsls	r3, r3, #3
 800cda2:	4413      	add	r3, r2
 800cda4:	2200      	movs	r2, #0
 800cda6:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800cdae:	3301      	adds	r3, #1
 800cdb0:	b2da      	uxtb	r2, r3
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800cdb8:	68fb      	ldr	r3, [r7, #12]
 800cdba:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800cdbe:	2b04      	cmp	r3, #4
 800cdc0:	d105      	bne.n	800cdce <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 800cdca:	e000      	b.n	800cdce <SCSI_SenseCode+0x8c>
    return;
 800cdcc:	bf00      	nop
  }
}
 800cdce:	3714      	adds	r7, #20
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd6:	4770      	bx	lr

0800cdd8 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cdd8:	b580      	push	{r7, lr}
 800cdda:	b086      	sub	sp, #24
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	60f8      	str	r0, [r7, #12]
 800cde0:	460b      	mov	r3, r1
 800cde2:	607a      	str	r2, [r7, #4]
 800cde4:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	32b0      	adds	r2, #176	@ 0xb0
 800cdf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdf4:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800cdf6:	697b      	ldr	r3, [r7, #20]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d102      	bne.n	800ce02 <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 800cdfc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ce00:	e03b      	b.n	800ce7a <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 800ce02:	697b      	ldr	r3, [r7, #20]
 800ce04:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800ce08:	2b01      	cmp	r3, #1
 800ce0a:	d10f      	bne.n	800ce2c <SCSI_StartStopUnit+0x54>
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	3304      	adds	r3, #4
 800ce10:	781b      	ldrb	r3, [r3, #0]
 800ce12:	f003 0303 	and.w	r3, r3, #3
 800ce16:	2b02      	cmp	r3, #2
 800ce18:	d108      	bne.n	800ce2c <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 800ce1a:	7af9      	ldrb	r1, [r7, #11]
 800ce1c:	2324      	movs	r3, #36	@ 0x24
 800ce1e:	2205      	movs	r2, #5
 800ce20:	68f8      	ldr	r0, [r7, #12]
 800ce22:	f7ff ff8e 	bl	800cd42 <SCSI_SenseCode>

    return -1;
 800ce26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ce2a:	e026      	b.n	800ce7a <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	3304      	adds	r3, #4
 800ce30:	781b      	ldrb	r3, [r3, #0]
 800ce32:	f003 0303 	and.w	r3, r3, #3
 800ce36:	2b01      	cmp	r3, #1
 800ce38:	d104      	bne.n	800ce44 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800ce3a:	697b      	ldr	r3, [r7, #20]
 800ce3c:	2200      	movs	r2, #0
 800ce3e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800ce42:	e016      	b.n	800ce72 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	3304      	adds	r3, #4
 800ce48:	781b      	ldrb	r3, [r3, #0]
 800ce4a:	f003 0303 	and.w	r3, r3, #3
 800ce4e:	2b02      	cmp	r3, #2
 800ce50:	d104      	bne.n	800ce5c <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 800ce52:	697b      	ldr	r3, [r7, #20]
 800ce54:	2202      	movs	r2, #2
 800ce56:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800ce5a:	e00a      	b.n	800ce72 <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	3304      	adds	r3, #4
 800ce60:	781b      	ldrb	r3, [r3, #0]
 800ce62:	f003 0303 	and.w	r3, r3, #3
 800ce66:	2b03      	cmp	r3, #3
 800ce68:	d103      	bne.n	800ce72 <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800ce6a:	697b      	ldr	r3, [r7, #20]
 800ce6c:	2200      	movs	r2, #0
 800ce6e:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 800ce72:	697b      	ldr	r3, [r7, #20]
 800ce74:	2200      	movs	r2, #0
 800ce76:	60da      	str	r2, [r3, #12]

  return 0;
 800ce78:	2300      	movs	r3, #0
}
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	3718      	adds	r7, #24
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	bd80      	pop	{r7, pc}

0800ce82 <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ce82:	b480      	push	{r7}
 800ce84:	b087      	sub	sp, #28
 800ce86:	af00      	add	r7, sp, #0
 800ce88:	60f8      	str	r0, [r7, #12]
 800ce8a:	460b      	mov	r3, r1
 800ce8c:	607a      	str	r2, [r7, #4]
 800ce8e:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	32b0      	adds	r2, #176	@ 0xb0
 800ce9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce9e:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800cea0:	697b      	ldr	r3, [r7, #20]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d102      	bne.n	800ceac <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 800cea6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ceaa:	e011      	b.n	800ced0 <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	3304      	adds	r3, #4
 800ceb0:	781b      	ldrb	r3, [r3, #0]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d104      	bne.n	800cec0 <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800ceb6:	697b      	ldr	r3, [r7, #20]
 800ceb8:	2200      	movs	r2, #0
 800ceba:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800cebe:	e003      	b.n	800cec8 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 800cec0:	697b      	ldr	r3, [r7, #20]
 800cec2:	2201      	movs	r2, #1
 800cec4:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 800cec8:	697b      	ldr	r3, [r7, #20]
 800ceca:	2200      	movs	r2, #0
 800cecc:	60da      	str	r2, [r3, #12]

  return 0;
 800cece:	2300      	movs	r3, #0
}
 800ced0:	4618      	mov	r0, r3
 800ced2:	371c      	adds	r7, #28
 800ced4:	46bd      	mov	sp, r7
 800ced6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceda:	4770      	bx	lr

0800cedc <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b086      	sub	sp, #24
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	60f8      	str	r0, [r7, #12]
 800cee4:	460b      	mov	r3, r1
 800cee6:	607a      	str	r2, [r7, #4]
 800cee8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	32b0      	adds	r2, #176	@ 0xb0
 800cef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cef8:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800cefa:	7afb      	ldrb	r3, [r7, #11]
 800cefc:	3326      	adds	r3, #38	@ 0x26
 800cefe:	011b      	lsls	r3, r3, #4
 800cf00:	697a      	ldr	r2, [r7, #20]
 800cf02:	4413      	add	r3, r2
 800cf04:	3304      	adds	r3, #4
 800cf06:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800cf08:	697b      	ldr	r3, [r7, #20]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d102      	bne.n	800cf14 <SCSI_Read10+0x38>
  {
    return -1;
 800cf0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cf12:	e089      	b.n	800d028 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800cf14:	697b      	ldr	r3, [r7, #20]
 800cf16:	7a1b      	ldrb	r3, [r3, #8]
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d17b      	bne.n	800d014 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800cf1c:	697b      	ldr	r3, [r7, #20]
 800cf1e:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800cf22:	b25b      	sxtb	r3, r3
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	db0a      	blt.n	800cf3e <SCSI_Read10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cf28:	697b      	ldr	r3, [r7, #20]
 800cf2a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800cf2e:	2320      	movs	r3, #32
 800cf30:	2205      	movs	r2, #5
 800cf32:	68f8      	ldr	r0, [r7, #12]
 800cf34:	f7ff ff05 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800cf38:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cf3c:	e074      	b.n	800d028 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800cf3e:	697b      	ldr	r3, [r7, #20]
 800cf40:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800cf44:	2b02      	cmp	r3, #2
 800cf46:	d108      	bne.n	800cf5a <SCSI_Read10+0x7e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800cf48:	7af9      	ldrb	r1, [r7, #11]
 800cf4a:	233a      	movs	r3, #58	@ 0x3a
 800cf4c:	2202      	movs	r2, #2
 800cf4e:	68f8      	ldr	r0, [r7, #12]
 800cf50:	f7ff fef7 	bl	800cd42 <SCSI_SenseCode>

      return -1;
 800cf54:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cf58:	e066      	b.n	800d028 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cf60:	68fa      	ldr	r2, [r7, #12]
 800cf62:	33b0      	adds	r3, #176	@ 0xb0
 800cf64:	009b      	lsls	r3, r3, #2
 800cf66:	4413      	add	r3, r2
 800cf68:	685b      	ldr	r3, [r3, #4]
 800cf6a:	689b      	ldr	r3, [r3, #8]
 800cf6c:	7afa      	ldrb	r2, [r7, #11]
 800cf6e:	4610      	mov	r0, r2
 800cf70:	4798      	blx	r3
 800cf72:	4603      	mov	r3, r0
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d008      	beq.n	800cf8a <SCSI_Read10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800cf78:	7af9      	ldrb	r1, [r7, #11]
 800cf7a:	233a      	movs	r3, #58	@ 0x3a
 800cf7c:	2202      	movs	r2, #2
 800cf7e:	68f8      	ldr	r0, [r7, #12]
 800cf80:	f7ff fedf 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800cf84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cf88:	e04e      	b.n	800d028 <SCSI_Read10+0x14c>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	3302      	adds	r3, #2
 800cf8e:	781b      	ldrb	r3, [r3, #0]
 800cf90:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	3303      	adds	r3, #3
 800cf96:	781b      	ldrb	r3, [r3, #0]
 800cf98:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800cf9a:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	3304      	adds	r3, #4
 800cfa0:	781b      	ldrb	r3, [r3, #0]
 800cfa2:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800cfa4:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800cfa6:	687a      	ldr	r2, [r7, #4]
 800cfa8:	3205      	adds	r2, #5
 800cfaa:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 800cfac:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800cfae:	693b      	ldr	r3, [r7, #16]
 800cfb0:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	3307      	adds	r3, #7
 800cfb6:	781b      	ldrb	r3, [r3, #0]
 800cfb8:	021b      	lsls	r3, r3, #8
 800cfba:	687a      	ldr	r2, [r7, #4]
 800cfbc:	3208      	adds	r2, #8
 800cfbe:	7812      	ldrb	r2, [r2, #0]
 800cfc0:	431a      	orrs	r2, r3
 800cfc2:	693b      	ldr	r3, [r7, #16]
 800cfc4:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800cfc6:	693b      	ldr	r3, [r7, #16]
 800cfc8:	689a      	ldr	r2, [r3, #8]
 800cfca:	693b      	ldr	r3, [r7, #16]
 800cfcc:	68db      	ldr	r3, [r3, #12]
 800cfce:	7af9      	ldrb	r1, [r7, #11]
 800cfd0:	68f8      	ldr	r0, [r7, #12]
 800cfd2:	f000 fb6d 	bl	800d6b0 <SCSI_CheckAddressRange>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	da02      	bge.n	800cfe2 <SCSI_Read10+0x106>
    {
      return -1; /* error */
 800cfdc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cfe0:	e022      	b.n	800d028 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 800cfe2:	697b      	ldr	r3, [r7, #20]
 800cfe4:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800cfe8:	693b      	ldr	r3, [r7, #16]
 800cfea:	68db      	ldr	r3, [r3, #12]
 800cfec:	6939      	ldr	r1, [r7, #16]
 800cfee:	8809      	ldrh	r1, [r1, #0]
 800cff0:	fb01 f303 	mul.w	r3, r1, r3
 800cff4:	429a      	cmp	r2, r3
 800cff6:	d00a      	beq.n	800d00e <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800cff8:	697b      	ldr	r3, [r7, #20]
 800cffa:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800cffe:	2320      	movs	r3, #32
 800d000:	2205      	movs	r2, #5
 800d002:	68f8      	ldr	r0, [r7, #12]
 800d004:	f7ff fe9d 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d008:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d00c:	e00c      	b.n	800d028 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800d00e:	697b      	ldr	r3, [r7, #20]
 800d010:	2202      	movs	r2, #2
 800d012:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800d014:	697b      	ldr	r3, [r7, #20]
 800d016:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d01a:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800d01c:	7afb      	ldrb	r3, [r7, #11]
 800d01e:	4619      	mov	r1, r3
 800d020:	68f8      	ldr	r0, [r7, #12]
 800d022:	f000 fb77 	bl	800d714 <SCSI_ProcessRead>
 800d026:	4603      	mov	r3, r0
}
 800d028:	4618      	mov	r0, r3
 800d02a:	3718      	adds	r7, #24
 800d02c:	46bd      	mov	sp, r7
 800d02e:	bd80      	pop	{r7, pc}

0800d030 <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d030:	b580      	push	{r7, lr}
 800d032:	b086      	sub	sp, #24
 800d034:	af00      	add	r7, sp, #0
 800d036:	60f8      	str	r0, [r7, #12]
 800d038:	460b      	mov	r3, r1
 800d03a:	607a      	str	r2, [r7, #4]
 800d03c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	32b0      	adds	r2, #176	@ 0xb0
 800d048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d04c:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d04e:	7afb      	ldrb	r3, [r7, #11]
 800d050:	3326      	adds	r3, #38	@ 0x26
 800d052:	011b      	lsls	r3, r3, #4
 800d054:	697a      	ldr	r2, [r7, #20]
 800d056:	4413      	add	r3, r2
 800d058:	3304      	adds	r3, #4
 800d05a:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800d05c:	697b      	ldr	r3, [r7, #20]
 800d05e:	2b00      	cmp	r3, #0
 800d060:	d102      	bne.n	800d068 <SCSI_Read12+0x38>
  {
    return -1;
 800d062:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d066:	e094      	b.n	800d192 <SCSI_Read12+0x162>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800d068:	697b      	ldr	r3, [r7, #20]
 800d06a:	7a1b      	ldrb	r3, [r3, #8]
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	f040 8086 	bne.w	800d17e <SCSI_Read12+0x14e>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800d072:	697b      	ldr	r3, [r7, #20]
 800d074:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800d078:	b25b      	sxtb	r3, r3
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	db0a      	blt.n	800d094 <SCSI_Read12+0x64>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d07e:	697b      	ldr	r3, [r7, #20]
 800d080:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d084:	2320      	movs	r3, #32
 800d086:	2205      	movs	r2, #5
 800d088:	68f8      	ldr	r0, [r7, #12]
 800d08a:	f7ff fe5a 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d08e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d092:	e07e      	b.n	800d192 <SCSI_Read12+0x162>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800d094:	697b      	ldr	r3, [r7, #20]
 800d096:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800d09a:	2b02      	cmp	r3, #2
 800d09c:	d108      	bne.n	800d0b0 <SCSI_Read12+0x80>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d09e:	7af9      	ldrb	r1, [r7, #11]
 800d0a0:	233a      	movs	r3, #58	@ 0x3a
 800d0a2:	2202      	movs	r2, #2
 800d0a4:	68f8      	ldr	r0, [r7, #12]
 800d0a6:	f7ff fe4c 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d0aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d0ae:	e070      	b.n	800d192 <SCSI_Read12+0x162>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d0b6:	68fa      	ldr	r2, [r7, #12]
 800d0b8:	33b0      	adds	r3, #176	@ 0xb0
 800d0ba:	009b      	lsls	r3, r3, #2
 800d0bc:	4413      	add	r3, r2
 800d0be:	685b      	ldr	r3, [r3, #4]
 800d0c0:	689b      	ldr	r3, [r3, #8]
 800d0c2:	7afa      	ldrb	r2, [r7, #11]
 800d0c4:	4610      	mov	r0, r2
 800d0c6:	4798      	blx	r3
 800d0c8:	4603      	mov	r3, r0
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d008      	beq.n	800d0e0 <SCSI_Read12+0xb0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d0ce:	7af9      	ldrb	r1, [r7, #11]
 800d0d0:	233a      	movs	r3, #58	@ 0x3a
 800d0d2:	2202      	movs	r2, #2
 800d0d4:	68f8      	ldr	r0, [r7, #12]
 800d0d6:	f7ff fe34 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d0da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d0de:	e058      	b.n	800d192 <SCSI_Read12+0x162>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	3302      	adds	r3, #2
 800d0e4:	781b      	ldrb	r3, [r3, #0]
 800d0e6:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	3303      	adds	r3, #3
 800d0ec:	781b      	ldrb	r3, [r3, #0]
 800d0ee:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d0f0:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	3304      	adds	r3, #4
 800d0f6:	781b      	ldrb	r3, [r3, #0]
 800d0f8:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800d0fa:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800d0fc:	687a      	ldr	r2, [r7, #4]
 800d0fe:	3205      	adds	r2, #5
 800d100:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 800d102:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d104:	693b      	ldr	r3, [r7, #16]
 800d106:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	3306      	adds	r3, #6
 800d10c:	781b      	ldrb	r3, [r3, #0]
 800d10e:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	3307      	adds	r3, #7
 800d114:	781b      	ldrb	r3, [r3, #0]
 800d116:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d118:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	3308      	adds	r3, #8
 800d11e:	781b      	ldrb	r3, [r3, #0]
 800d120:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 800d122:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 800d124:	687a      	ldr	r2, [r7, #4]
 800d126:	3209      	adds	r2, #9
 800d128:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 800d12a:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d12c:	693b      	ldr	r3, [r7, #16]
 800d12e:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800d130:	693b      	ldr	r3, [r7, #16]
 800d132:	689a      	ldr	r2, [r3, #8]
 800d134:	693b      	ldr	r3, [r7, #16]
 800d136:	68db      	ldr	r3, [r3, #12]
 800d138:	7af9      	ldrb	r1, [r7, #11]
 800d13a:	68f8      	ldr	r0, [r7, #12]
 800d13c:	f000 fab8 	bl	800d6b0 <SCSI_CheckAddressRange>
 800d140:	4603      	mov	r3, r0
 800d142:	2b00      	cmp	r3, #0
 800d144:	da02      	bge.n	800d14c <SCSI_Read12+0x11c>
    {
      return -1; /* error */
 800d146:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d14a:	e022      	b.n	800d192 <SCSI_Read12+0x162>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 800d14c:	697b      	ldr	r3, [r7, #20]
 800d14e:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800d152:	693b      	ldr	r3, [r7, #16]
 800d154:	68db      	ldr	r3, [r3, #12]
 800d156:	6939      	ldr	r1, [r7, #16]
 800d158:	8809      	ldrh	r1, [r1, #0]
 800d15a:	fb01 f303 	mul.w	r3, r1, r3
 800d15e:	429a      	cmp	r2, r3
 800d160:	d00a      	beq.n	800d178 <SCSI_Read12+0x148>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d162:	697b      	ldr	r3, [r7, #20]
 800d164:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d168:	2320      	movs	r3, #32
 800d16a:	2205      	movs	r2, #5
 800d16c:	68f8      	ldr	r0, [r7, #12]
 800d16e:	f7ff fde8 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d172:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d176:	e00c      	b.n	800d192 <SCSI_Read12+0x162>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800d178:	697b      	ldr	r3, [r7, #20]
 800d17a:	2202      	movs	r2, #2
 800d17c:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800d17e:	697b      	ldr	r3, [r7, #20]
 800d180:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d184:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800d186:	7afb      	ldrb	r3, [r7, #11]
 800d188:	4619      	mov	r1, r3
 800d18a:	68f8      	ldr	r0, [r7, #12]
 800d18c:	f000 fac2 	bl	800d714 <SCSI_ProcessRead>
 800d190:	4603      	mov	r3, r0
}
 800d192:	4618      	mov	r0, r3
 800d194:	3718      	adds	r7, #24
 800d196:	46bd      	mov	sp, r7
 800d198:	bd80      	pop	{r7, pc}
	...

0800d19c <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b088      	sub	sp, #32
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	60f8      	str	r0, [r7, #12]
 800d1a4:	460b      	mov	r3, r1
 800d1a6:	607a      	str	r2, [r7, #4]
 800d1a8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	32b0      	adds	r2, #176	@ 0xb0
 800d1b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1b8:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d1ba:	7afb      	ldrb	r3, [r7, #11]
 800d1bc:	3326      	adds	r3, #38	@ 0x26
 800d1be:	011b      	lsls	r3, r3, #4
 800d1c0:	69fa      	ldr	r2, [r7, #28]
 800d1c2:	4413      	add	r3, r2
 800d1c4:	3304      	adds	r3, #4
 800d1c6:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 800d1c8:	69fb      	ldr	r3, [r7, #28]
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	d102      	bne.n	800d1d4 <SCSI_Write10+0x38>
  {
    return -1;
 800d1ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d1d2:	e0b4      	b.n	800d33e <SCSI_Write10+0x1a2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800d1d4:	69fb      	ldr	r3, [r7, #28]
 800d1d6:	7a1b      	ldrb	r3, [r3, #8]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	f040 80aa 	bne.w	800d332 <SCSI_Write10+0x196>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800d1de:	69fb      	ldr	r3, [r7, #28]
 800d1e0:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d10a      	bne.n	800d1fe <SCSI_Write10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d1e8:	69fb      	ldr	r3, [r7, #28]
 800d1ea:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d1ee:	2320      	movs	r3, #32
 800d1f0:	2205      	movs	r2, #5
 800d1f2:	68f8      	ldr	r0, [r7, #12]
 800d1f4:	f7ff fda5 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d1f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d1fc:	e09f      	b.n	800d33e <SCSI_Write10+0x1a2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800d1fe:	69fb      	ldr	r3, [r7, #28]
 800d200:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800d204:	b25b      	sxtb	r3, r3
 800d206:	2b00      	cmp	r3, #0
 800d208:	da0a      	bge.n	800d220 <SCSI_Write10+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d20a:	69fb      	ldr	r3, [r7, #28]
 800d20c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d210:	2320      	movs	r3, #32
 800d212:	2205      	movs	r2, #5
 800d214:	68f8      	ldr	r0, [r7, #12]
 800d216:	f7ff fd94 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d21a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d21e:	e08e      	b.n	800d33e <SCSI_Write10+0x1a2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d226:	68fa      	ldr	r2, [r7, #12]
 800d228:	33b0      	adds	r3, #176	@ 0xb0
 800d22a:	009b      	lsls	r3, r3, #2
 800d22c:	4413      	add	r3, r2
 800d22e:	685b      	ldr	r3, [r3, #4]
 800d230:	689b      	ldr	r3, [r3, #8]
 800d232:	7afa      	ldrb	r2, [r7, #11]
 800d234:	4610      	mov	r0, r2
 800d236:	4798      	blx	r3
 800d238:	4603      	mov	r3, r0
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d008      	beq.n	800d250 <SCSI_Write10+0xb4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d23e:	7af9      	ldrb	r1, [r7, #11]
 800d240:	233a      	movs	r3, #58	@ 0x3a
 800d242:	2202      	movs	r2, #2
 800d244:	68f8      	ldr	r0, [r7, #12]
 800d246:	f7ff fd7c 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d24a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d24e:	e076      	b.n	800d33e <SCSI_Write10+0x1a2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d256:	68fa      	ldr	r2, [r7, #12]
 800d258:	33b0      	adds	r3, #176	@ 0xb0
 800d25a:	009b      	lsls	r3, r3, #2
 800d25c:	4413      	add	r3, r2
 800d25e:	685b      	ldr	r3, [r3, #4]
 800d260:	68db      	ldr	r3, [r3, #12]
 800d262:	7afa      	ldrb	r2, [r7, #11]
 800d264:	4610      	mov	r0, r2
 800d266:	4798      	blx	r3
 800d268:	4603      	mov	r3, r0
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	d008      	beq.n	800d280 <SCSI_Write10+0xe4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800d26e:	7af9      	ldrb	r1, [r7, #11]
 800d270:	2327      	movs	r3, #39	@ 0x27
 800d272:	2202      	movs	r2, #2
 800d274:	68f8      	ldr	r0, [r7, #12]
 800d276:	f7ff fd64 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d27a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d27e:	e05e      	b.n	800d33e <SCSI_Write10+0x1a2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	3302      	adds	r3, #2
 800d284:	781b      	ldrb	r3, [r3, #0]
 800d286:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	3303      	adds	r3, #3
 800d28c:	781b      	ldrb	r3, [r3, #0]
 800d28e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d290:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	3304      	adds	r3, #4
 800d296:	781b      	ldrb	r3, [r3, #0]
 800d298:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800d29a:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800d29c:	687a      	ldr	r2, [r7, #4]
 800d29e:	3205      	adds	r2, #5
 800d2a0:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 800d2a2:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d2a4:	69bb      	ldr	r3, [r7, #24]
 800d2a6:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	3307      	adds	r3, #7
 800d2ac:	781b      	ldrb	r3, [r3, #0]
 800d2ae:	021b      	lsls	r3, r3, #8
                      (uint32_t)params[8];
 800d2b0:	687a      	ldr	r2, [r7, #4]
 800d2b2:	3208      	adds	r2, #8
 800d2b4:	7812      	ldrb	r2, [r2, #0]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 800d2b6:	431a      	orrs	r2, r3
 800d2b8:	69bb      	ldr	r3, [r7, #24]
 800d2ba:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800d2bc:	69bb      	ldr	r3, [r7, #24]
 800d2be:	689a      	ldr	r2, [r3, #8]
 800d2c0:	69bb      	ldr	r3, [r7, #24]
 800d2c2:	68db      	ldr	r3, [r3, #12]
 800d2c4:	7af9      	ldrb	r1, [r7, #11]
 800d2c6:	68f8      	ldr	r0, [r7, #12]
 800d2c8:	f000 f9f2 	bl	800d6b0 <SCSI_CheckAddressRange>
 800d2cc:	4603      	mov	r3, r0
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	da02      	bge.n	800d2d8 <SCSI_Write10+0x13c>
    {
      return -1; /* error */
 800d2d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d2d6:	e032      	b.n	800d33e <SCSI_Write10+0x1a2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 800d2d8:	69bb      	ldr	r3, [r7, #24]
 800d2da:	68db      	ldr	r3, [r3, #12]
 800d2dc:	69ba      	ldr	r2, [r7, #24]
 800d2de:	8812      	ldrh	r2, [r2, #0]
 800d2e0:	fb02 f303 	mul.w	r3, r2, r3
 800d2e4:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800d2e6:	69fb      	ldr	r3, [r7, #28]
 800d2e8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800d2ec:	697a      	ldr	r2, [r7, #20]
 800d2ee:	429a      	cmp	r2, r3
 800d2f0:	d00a      	beq.n	800d308 <SCSI_Write10+0x16c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d2f2:	69fb      	ldr	r3, [r7, #28]
 800d2f4:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d2f8:	2320      	movs	r3, #32
 800d2fa:	2205      	movs	r2, #5
 800d2fc:	68f8      	ldr	r0, [r7, #12]
 800d2fe:	f7ff fd20 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d302:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d306:	e01a      	b.n	800d33e <SCSI_Write10+0x1a2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800d308:	697b      	ldr	r3, [r7, #20]
 800d30a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d30e:	bf28      	it	cs
 800d310:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800d314:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800d316:	69fb      	ldr	r3, [r7, #28]
 800d318:	2201      	movs	r2, #1
 800d31a:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800d31c:	4b0a      	ldr	r3, [pc, #40]	@ (800d348 <SCSI_Write10+0x1ac>)
 800d31e:	7819      	ldrb	r1, [r3, #0]
 800d320:	69fb      	ldr	r3, [r7, #28]
 800d322:	f103 0210 	add.w	r2, r3, #16
 800d326:	697b      	ldr	r3, [r7, #20]
 800d328:	68f8      	ldr	r0, [r7, #12]
 800d32a:	f00b f8c6 	bl	80184ba <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800d32e:	2300      	movs	r3, #0
 800d330:	e005      	b.n	800d33e <SCSI_Write10+0x1a2>
    return SCSI_ProcessWrite(pdev, lun);
 800d332:	7afb      	ldrb	r3, [r7, #11]
 800d334:	4619      	mov	r1, r3
 800d336:	68f8      	ldr	r0, [r7, #12]
 800d338:	f000 fa6e 	bl	800d818 <SCSI_ProcessWrite>
 800d33c:	4603      	mov	r3, r0
}
 800d33e:	4618      	mov	r0, r3
 800d340:	3720      	adds	r7, #32
 800d342:	46bd      	mov	sp, r7
 800d344:	bd80      	pop	{r7, pc}
 800d346:	bf00      	nop
 800d348:	2000006f 	.word	0x2000006f

0800d34c <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d34c:	b580      	push	{r7, lr}
 800d34e:	b088      	sub	sp, #32
 800d350:	af00      	add	r7, sp, #0
 800d352:	60f8      	str	r0, [r7, #12]
 800d354:	460b      	mov	r3, r1
 800d356:	607a      	str	r2, [r7, #4]
 800d358:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	32b0      	adds	r2, #176	@ 0xb0
 800d364:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d368:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d36a:	7afb      	ldrb	r3, [r7, #11]
 800d36c:	3326      	adds	r3, #38	@ 0x26
 800d36e:	011b      	lsls	r3, r3, #4
 800d370:	69fa      	ldr	r2, [r7, #28]
 800d372:	4413      	add	r3, r2
 800d374:	3304      	adds	r3, #4
 800d376:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 800d378:	69fb      	ldr	r3, [r7, #28]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d102      	bne.n	800d384 <SCSI_Write12+0x38>
  {
    return -1;
 800d37e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d382:	e0c4      	b.n	800d50e <SCSI_Write12+0x1c2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800d384:	69fb      	ldr	r3, [r7, #28]
 800d386:	7a1b      	ldrb	r3, [r3, #8]
 800d388:	2b00      	cmp	r3, #0
 800d38a:	f040 80ba 	bne.w	800d502 <SCSI_Write12+0x1b6>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800d38e:	69fb      	ldr	r3, [r7, #28]
 800d390:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800d394:	2b00      	cmp	r3, #0
 800d396:	d10a      	bne.n	800d3ae <SCSI_Write12+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d398:	69fb      	ldr	r3, [r7, #28]
 800d39a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d39e:	2320      	movs	r3, #32
 800d3a0:	2205      	movs	r2, #5
 800d3a2:	68f8      	ldr	r0, [r7, #12]
 800d3a4:	f7ff fccd 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d3a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d3ac:	e0af      	b.n	800d50e <SCSI_Write12+0x1c2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800d3ae:	69fb      	ldr	r3, [r7, #28]
 800d3b0:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800d3b4:	b25b      	sxtb	r3, r3
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	da0a      	bge.n	800d3d0 <SCSI_Write12+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d3ba:	69fb      	ldr	r3, [r7, #28]
 800d3bc:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d3c0:	2320      	movs	r3, #32
 800d3c2:	2205      	movs	r2, #5
 800d3c4:	68f8      	ldr	r0, [r7, #12]
 800d3c6:	f7ff fcbc 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d3ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d3ce:	e09e      	b.n	800d50e <SCSI_Write12+0x1c2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d3d6:	68fa      	ldr	r2, [r7, #12]
 800d3d8:	33b0      	adds	r3, #176	@ 0xb0
 800d3da:	009b      	lsls	r3, r3, #2
 800d3dc:	4413      	add	r3, r2
 800d3de:	685b      	ldr	r3, [r3, #4]
 800d3e0:	689b      	ldr	r3, [r3, #8]
 800d3e2:	7afa      	ldrb	r2, [r7, #11]
 800d3e4:	4610      	mov	r0, r2
 800d3e6:	4798      	blx	r3
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d00b      	beq.n	800d406 <SCSI_Write12+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800d3ee:	7af9      	ldrb	r1, [r7, #11]
 800d3f0:	233a      	movs	r3, #58	@ 0x3a
 800d3f2:	2202      	movs	r2, #2
 800d3f4:	68f8      	ldr	r0, [r7, #12]
 800d3f6:	f7ff fca4 	bl	800cd42 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800d3fa:	69fb      	ldr	r3, [r7, #28]
 800d3fc:	2205      	movs	r2, #5
 800d3fe:	721a      	strb	r2, [r3, #8]
      return -1;
 800d400:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d404:	e083      	b.n	800d50e <SCSI_Write12+0x1c2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d40c:	68fa      	ldr	r2, [r7, #12]
 800d40e:	33b0      	adds	r3, #176	@ 0xb0
 800d410:	009b      	lsls	r3, r3, #2
 800d412:	4413      	add	r3, r2
 800d414:	685b      	ldr	r3, [r3, #4]
 800d416:	68db      	ldr	r3, [r3, #12]
 800d418:	7afa      	ldrb	r2, [r7, #11]
 800d41a:	4610      	mov	r0, r2
 800d41c:	4798      	blx	r3
 800d41e:	4603      	mov	r3, r0
 800d420:	2b00      	cmp	r3, #0
 800d422:	d00b      	beq.n	800d43c <SCSI_Write12+0xf0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800d424:	7af9      	ldrb	r1, [r7, #11]
 800d426:	2327      	movs	r3, #39	@ 0x27
 800d428:	2202      	movs	r2, #2
 800d42a:	68f8      	ldr	r0, [r7, #12]
 800d42c:	f7ff fc89 	bl	800cd42 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800d430:	69fb      	ldr	r3, [r7, #28]
 800d432:	2205      	movs	r2, #5
 800d434:	721a      	strb	r2, [r3, #8]
      return -1;
 800d436:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d43a:	e068      	b.n	800d50e <SCSI_Write12+0x1c2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	3302      	adds	r3, #2
 800d440:	781b      	ldrb	r3, [r3, #0]
 800d442:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	3303      	adds	r3, #3
 800d448:	781b      	ldrb	r3, [r3, #0]
 800d44a:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d44c:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	3304      	adds	r3, #4
 800d452:	781b      	ldrb	r3, [r3, #0]
 800d454:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 800d456:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 800d458:	687a      	ldr	r2, [r7, #4]
 800d45a:	3205      	adds	r2, #5
 800d45c:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 800d45e:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800d460:	69bb      	ldr	r3, [r7, #24]
 800d462:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	3306      	adds	r3, #6
 800d468:	781b      	ldrb	r3, [r3, #0]
 800d46a:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	3307      	adds	r3, #7
 800d470:	781b      	ldrb	r3, [r3, #0]
 800d472:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d474:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	3308      	adds	r3, #8
 800d47a:	781b      	ldrb	r3, [r3, #0]
 800d47c:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 800d47e:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 800d480:	687a      	ldr	r2, [r7, #4]
 800d482:	3209      	adds	r2, #9
 800d484:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 800d486:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 800d488:	69bb      	ldr	r3, [r7, #24]
 800d48a:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800d48c:	69bb      	ldr	r3, [r7, #24]
 800d48e:	689a      	ldr	r2, [r3, #8]
 800d490:	69bb      	ldr	r3, [r7, #24]
 800d492:	68db      	ldr	r3, [r3, #12]
 800d494:	7af9      	ldrb	r1, [r7, #11]
 800d496:	68f8      	ldr	r0, [r7, #12]
 800d498:	f000 f90a 	bl	800d6b0 <SCSI_CheckAddressRange>
 800d49c:	4603      	mov	r3, r0
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	da02      	bge.n	800d4a8 <SCSI_Write12+0x15c>
    {
      return -1; /* error */
 800d4a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d4a6:	e032      	b.n	800d50e <SCSI_Write12+0x1c2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 800d4a8:	69bb      	ldr	r3, [r7, #24]
 800d4aa:	68db      	ldr	r3, [r3, #12]
 800d4ac:	69ba      	ldr	r2, [r7, #24]
 800d4ae:	8812      	ldrh	r2, [r2, #0]
 800d4b0:	fb02 f303 	mul.w	r3, r2, r3
 800d4b4:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800d4b6:	69fb      	ldr	r3, [r7, #28]
 800d4b8:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800d4bc:	697a      	ldr	r2, [r7, #20]
 800d4be:	429a      	cmp	r2, r3
 800d4c0:	d00a      	beq.n	800d4d8 <SCSI_Write12+0x18c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800d4c2:	69fb      	ldr	r3, [r7, #28]
 800d4c4:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800d4c8:	2320      	movs	r3, #32
 800d4ca:	2205      	movs	r2, #5
 800d4cc:	68f8      	ldr	r0, [r7, #12]
 800d4ce:	f7ff fc38 	bl	800cd42 <SCSI_SenseCode>
      return -1;
 800d4d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d4d6:	e01a      	b.n	800d50e <SCSI_Write12+0x1c2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800d4d8:	697b      	ldr	r3, [r7, #20]
 800d4da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d4de:	bf28      	it	cs
 800d4e0:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800d4e4:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800d4e6:	69fb      	ldr	r3, [r7, #28]
 800d4e8:	2201      	movs	r2, #1
 800d4ea:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800d4ec:	4b0a      	ldr	r3, [pc, #40]	@ (800d518 <SCSI_Write12+0x1cc>)
 800d4ee:	7819      	ldrb	r1, [r3, #0]
 800d4f0:	69fb      	ldr	r3, [r7, #28]
 800d4f2:	f103 0210 	add.w	r2, r3, #16
 800d4f6:	697b      	ldr	r3, [r7, #20]
 800d4f8:	68f8      	ldr	r0, [r7, #12]
 800d4fa:	f00a ffde 	bl	80184ba <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800d4fe:	2300      	movs	r3, #0
 800d500:	e005      	b.n	800d50e <SCSI_Write12+0x1c2>
    return SCSI_ProcessWrite(pdev, lun);
 800d502:	7afb      	ldrb	r3, [r7, #11]
 800d504:	4619      	mov	r1, r3
 800d506:	68f8      	ldr	r0, [r7, #12]
 800d508:	f000 f986 	bl	800d818 <SCSI_ProcessWrite>
 800d50c:	4603      	mov	r3, r0
}
 800d50e:	4618      	mov	r0, r3
 800d510:	3720      	adds	r7, #32
 800d512:	46bd      	mov	sp, r7
 800d514:	bd80      	pop	{r7, pc}
 800d516:	bf00      	nop
 800d518:	2000006f 	.word	0x2000006f

0800d51c <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d51c:	b580      	push	{r7, lr}
 800d51e:	b086      	sub	sp, #24
 800d520:	af00      	add	r7, sp, #0
 800d522:	60f8      	str	r0, [r7, #12]
 800d524:	460b      	mov	r3, r1
 800d526:	607a      	str	r2, [r7, #4]
 800d528:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	32b0      	adds	r2, #176	@ 0xb0
 800d534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d538:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d53a:	7afb      	ldrb	r3, [r7, #11]
 800d53c:	3326      	adds	r3, #38	@ 0x26
 800d53e:	011b      	lsls	r3, r3, #4
 800d540:	697a      	ldr	r2, [r7, #20]
 800d542:	4413      	add	r3, r2
 800d544:	3304      	adds	r3, #4
 800d546:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800d548:	697b      	ldr	r3, [r7, #20]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d102      	bne.n	800d554 <SCSI_Verify10+0x38>
  {
    return -1;
 800d54e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d552:	e021      	b.n	800d598 <SCSI_Verify10+0x7c>
  }

  if ((params[1] & 0x02U) == 0x02U)
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	3301      	adds	r3, #1
 800d558:	781b      	ldrb	r3, [r3, #0]
 800d55a:	f003 0302 	and.w	r3, r3, #2
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d008      	beq.n	800d574 <SCSI_Verify10+0x58>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 800d562:	7af9      	ldrb	r1, [r7, #11]
 800d564:	2324      	movs	r3, #36	@ 0x24
 800d566:	2205      	movs	r2, #5
 800d568:	68f8      	ldr	r0, [r7, #12]
 800d56a:	f7ff fbea 	bl	800cd42 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800d56e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d572:	e011      	b.n	800d598 <SCSI_Verify10+0x7c>
  }

  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 800d574:	693b      	ldr	r3, [r7, #16]
 800d576:	689a      	ldr	r2, [r3, #8]
 800d578:	693b      	ldr	r3, [r7, #16]
 800d57a:	68db      	ldr	r3, [r3, #12]
 800d57c:	7af9      	ldrb	r1, [r7, #11]
 800d57e:	68f8      	ldr	r0, [r7, #12]
 800d580:	f000 f896 	bl	800d6b0 <SCSI_CheckAddressRange>
 800d584:	4603      	mov	r3, r0
 800d586:	2b00      	cmp	r3, #0
 800d588:	da02      	bge.n	800d590 <SCSI_Verify10+0x74>
  {
    return -1; /* error */
 800d58a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d58e:	e003      	b.n	800d598 <SCSI_Verify10+0x7c>
  }

  hmsc->bot_data_length = 0U;
 800d590:	697b      	ldr	r3, [r7, #20]
 800d592:	2200      	movs	r2, #0
 800d594:	60da      	str	r2, [r3, #12]

  return 0;
 800d596:	2300      	movs	r3, #0
}
 800d598:	4618      	mov	r0, r3
 800d59a:	3718      	adds	r7, #24
 800d59c:	46bd      	mov	sp, r7
 800d59e:	bd80      	pop	{r7, pc}

0800d5a0 <SCSI_ReportLuns>:
  * @brief  SCSI_ReportLuns12
  *         Process ReportLuns command
  * @retval status
  */
static int8_t SCSI_ReportLuns(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b088      	sub	sp, #32
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	60f8      	str	r0, [r7, #12]
 800d5a8:	460b      	mov	r3, r1
 800d5aa:	607a      	str	r2, [r7, #4]
 800d5ac:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);

  /* Define the report LUNs buffer Each LUN entry is 8 bytes */
  static uint8_t lun_report[8U * (MSC_BOT_MAX_LUN + 1U)];

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d5b4:	68fb      	ldr	r3, [r7, #12]
 800d5b6:	32b0      	adds	r2, #176	@ 0xb0
 800d5b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5bc:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800d5be:	69bb      	ldr	r3, [r7, #24]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d102      	bne.n	800d5ca <SCSI_ReportLuns+0x2a>
  {
    return -1;
 800d5c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d5c8:	e038      	b.n	800d63c <SCSI_ReportLuns+0x9c>
  }

  /* Initialize the report LUNs buffer */
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 800d5ca:	2218      	movs	r2, #24
 800d5cc:	2100      	movs	r1, #0
 800d5ce:	481d      	ldr	r0, [pc, #116]	@ (800d644 <SCSI_ReportLuns+0xa4>)
 800d5d0:	f00b f9c6 	bl	8018960 <memset>

  /* Set the LUN list length in the first 4 bytes */
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 800d5d4:	69bb      	ldr	r3, [r7, #24]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	3301      	adds	r3, #1
 800d5da:	00db      	lsls	r3, r3, #3
 800d5dc:	617b      	str	r3, [r7, #20]
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 800d5de:	697b      	ldr	r3, [r7, #20]
 800d5e0:	0e1b      	lsrs	r3, r3, #24
 800d5e2:	b2da      	uxtb	r2, r3
 800d5e4:	4b17      	ldr	r3, [pc, #92]	@ (800d644 <SCSI_ReportLuns+0xa4>)
 800d5e6:	701a      	strb	r2, [r3, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 800d5e8:	697b      	ldr	r3, [r7, #20]
 800d5ea:	0c1b      	lsrs	r3, r3, #16
 800d5ec:	b2da      	uxtb	r2, r3
 800d5ee:	4b15      	ldr	r3, [pc, #84]	@ (800d644 <SCSI_ReportLuns+0xa4>)
 800d5f0:	705a      	strb	r2, [r3, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 800d5f2:	697b      	ldr	r3, [r7, #20]
 800d5f4:	0a1b      	lsrs	r3, r3, #8
 800d5f6:	b2da      	uxtb	r2, r3
 800d5f8:	4b12      	ldr	r3, [pc, #72]	@ (800d644 <SCSI_ReportLuns+0xa4>)
 800d5fa:	709a      	strb	r2, [r3, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 800d5fc:	697b      	ldr	r3, [r7, #20]
 800d5fe:	b2da      	uxtb	r2, r3
 800d600:	4b10      	ldr	r3, [pc, #64]	@ (800d644 <SCSI_ReportLuns+0xa4>)
 800d602:	70da      	strb	r2, [r3, #3]

  /* Update the LUN list */
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 800d604:	2300      	movs	r3, #0
 800d606:	77fb      	strb	r3, [r7, #31]
 800d608:	e008      	b.n	800d61c <SCSI_ReportLuns+0x7c>
  {
    /* LUN identifier is placed at the second byte of each 8-byte entry */
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 800d60a:	7ffb      	ldrb	r3, [r7, #31]
 800d60c:	00db      	lsls	r3, r3, #3
 800d60e:	3309      	adds	r3, #9
 800d610:	490c      	ldr	r1, [pc, #48]	@ (800d644 <SCSI_ReportLuns+0xa4>)
 800d612:	7ffa      	ldrb	r2, [r7, #31]
 800d614:	54ca      	strb	r2, [r1, r3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 800d616:	7ffb      	ldrb	r3, [r7, #31]
 800d618:	3301      	adds	r3, #1
 800d61a:	77fb      	strb	r3, [r7, #31]
 800d61c:	7ffa      	ldrb	r2, [r7, #31]
 800d61e:	69bb      	ldr	r3, [r7, #24]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	429a      	cmp	r2, r3
 800d624:	d9f1      	bls.n	800d60a <SCSI_ReportLuns+0x6a>
  }

  /* Calculate the total length of the report LUNs buffer */
  total_length = lun_list_length + 8U;
 800d626:	697b      	ldr	r3, [r7, #20]
 800d628:	3308      	adds	r3, #8
 800d62a:	613b      	str	r3, [r7, #16]

  /* Update the BOT data with the report LUNs buffer */
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 800d62c:	693b      	ldr	r3, [r7, #16]
 800d62e:	b29b      	uxth	r3, r3
 800d630:	461a      	mov	r2, r3
 800d632:	4904      	ldr	r1, [pc, #16]	@ (800d644 <SCSI_ReportLuns+0xa4>)
 800d634:	69b8      	ldr	r0, [r7, #24]
 800d636:	f000 f97f 	bl	800d938 <SCSI_UpdateBotData>

  return 0;
 800d63a:	2300      	movs	r3, #0
}
 800d63c:	4618      	mov	r0, r3
 800d63e:	3720      	adds	r7, #32
 800d640:	46bd      	mov	sp, r7
 800d642:	bd80      	pop	{r7, pc}
 800d644:	20002944 	.word	0x20002944

0800d648 <SCSI_ReceiveDiagnosticResults>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReceiveDiagnosticResults(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b086      	sub	sp, #24
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	60f8      	str	r0, [r7, #12]
 800d650:	460b      	mov	r3, r1
 800d652:	607a      	str	r2, [r7, #4]
 800d654:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	32b0      	adds	r2, #176	@ 0xb0
 800d660:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d664:	613b      	str	r3, [r7, #16]
  uint16_t allocation_length;

  /* Extract the allocation length from the CDB */
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	3303      	adds	r3, #3
 800d66a:	781b      	ldrb	r3, [r3, #0]
 800d66c:	b21b      	sxth	r3, r3
 800d66e:	021b      	lsls	r3, r3, #8
 800d670:	b21a      	sxth	r2, r3
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	3304      	adds	r3, #4
 800d676:	781b      	ldrb	r3, [r3, #0]
 800d678:	b21b      	sxth	r3, r3
 800d67a:	4313      	orrs	r3, r2
 800d67c:	b21b      	sxth	r3, r3
 800d67e:	82fb      	strh	r3, [r7, #22]

  if (allocation_length == 0U)
 800d680:	8afb      	ldrh	r3, [r7, #22]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d101      	bne.n	800d68a <SCSI_ReceiveDiagnosticResults+0x42>
  {
    return 0;
 800d686:	2300      	movs	r3, #0
 800d688:	e00b      	b.n	800d6a2 <SCSI_ReceiveDiagnosticResults+0x5a>
  }

  /* Ensure the allocation length does not exceed the diagnostic data length */
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 800d68a:	8afb      	ldrh	r3, [r7, #22]
 800d68c:	2b08      	cmp	r3, #8
 800d68e:	d901      	bls.n	800d694 <SCSI_ReceiveDiagnosticResults+0x4c>
  {
    allocation_length = DIAGNOSTIC_DATA_LEN;
 800d690:	2308      	movs	r3, #8
 800d692:	82fb      	strh	r3, [r7, #22]
  }

  /* Send the diagnostic data to the host */
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 800d694:	8afb      	ldrh	r3, [r7, #22]
 800d696:	461a      	mov	r2, r3
 800d698:	4904      	ldr	r1, [pc, #16]	@ (800d6ac <SCSI_ReceiveDiagnosticResults+0x64>)
 800d69a:	6938      	ldr	r0, [r7, #16]
 800d69c:	f000 f94c 	bl	800d938 <SCSI_UpdateBotData>

  return 0;
 800d6a0:	2300      	movs	r3, #0
}
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	3718      	adds	r7, #24
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	bd80      	pop	{r7, pc}
 800d6aa:	bf00      	nop
 800d6ac:	2000293c 	.word	0x2000293c

0800d6b0 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b086      	sub	sp, #24
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	60f8      	str	r0, [r7, #12]
 800d6b8:	607a      	str	r2, [r7, #4]
 800d6ba:	603b      	str	r3, [r7, #0]
 800d6bc:	460b      	mov	r3, r1
 800d6be:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d6c0:	68fb      	ldr	r3, [r7, #12]
 800d6c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	32b0      	adds	r2, #176	@ 0xb0
 800d6ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6ce:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d6d0:	7afb      	ldrb	r3, [r7, #11]
 800d6d2:	3326      	adds	r3, #38	@ 0x26
 800d6d4:	011b      	lsls	r3, r3, #4
 800d6d6:	697a      	ldr	r2, [r7, #20]
 800d6d8:	4413      	add	r3, r2
 800d6da:	3304      	adds	r3, #4
 800d6dc:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800d6de:	697b      	ldr	r3, [r7, #20]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d102      	bne.n	800d6ea <SCSI_CheckAddressRange+0x3a>
  {
    return -1;
 800d6e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d6e8:	e010      	b.n	800d70c <SCSI_CheckAddressRange+0x5c>
  }

  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 800d6ea:	687a      	ldr	r2, [r7, #4]
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	441a      	add	r2, r3
 800d6f0:	693b      	ldr	r3, [r7, #16]
 800d6f2:	685b      	ldr	r3, [r3, #4]
 800d6f4:	429a      	cmp	r2, r3
 800d6f6:	d908      	bls.n	800d70a <SCSI_CheckAddressRange+0x5a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800d6f8:	7af9      	ldrb	r1, [r7, #11]
 800d6fa:	2321      	movs	r3, #33	@ 0x21
 800d6fc:	2205      	movs	r2, #5
 800d6fe:	68f8      	ldr	r0, [r7, #12]
 800d700:	f7ff fb1f 	bl	800cd42 <SCSI_SenseCode>
    return -1;
 800d704:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d708:	e000      	b.n	800d70c <SCSI_CheckAddressRange+0x5c>
  }

  return 0;
 800d70a:	2300      	movs	r3, #0
}
 800d70c:	4618      	mov	r0, r3
 800d70e:	3718      	adds	r7, #24
 800d710:	46bd      	mov	sp, r7
 800d712:	bd80      	pop	{r7, pc}

0800d714 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800d714:	b590      	push	{r4, r7, lr}
 800d716:	b087      	sub	sp, #28
 800d718:	af00      	add	r7, sp, #0
 800d71a:	6078      	str	r0, [r7, #4]
 800d71c:	460b      	mov	r3, r1
 800d71e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	32b0      	adds	r2, #176	@ 0xb0
 800d72a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d72e:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d730:	78fb      	ldrb	r3, [r7, #3]
 800d732:	3326      	adds	r3, #38	@ 0x26
 800d734:	011b      	lsls	r3, r3, #4
 800d736:	697a      	ldr	r2, [r7, #20]
 800d738:	4413      	add	r3, r2
 800d73a:	3304      	adds	r3, #4
 800d73c:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 800d73e:	697b      	ldr	r3, [r7, #20]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d102      	bne.n	800d74a <SCSI_ProcessRead+0x36>
  {
    return -1;
 800d744:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d748:	e05f      	b.n	800d80a <SCSI_ProcessRead+0xf6>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 800d74a:	693b      	ldr	r3, [r7, #16]
 800d74c:	68db      	ldr	r3, [r3, #12]
 800d74e:	693a      	ldr	r2, [r7, #16]
 800d750:	8812      	ldrh	r2, [r2, #0]
 800d752:	fb02 f303 	mul.w	r3, r2, r3
 800d756:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d75e:	bf28      	it	cs
 800d760:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800d764:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d76c:	687a      	ldr	r2, [r7, #4]
 800d76e:	33b0      	adds	r3, #176	@ 0xb0
 800d770:	009b      	lsls	r3, r3, #2
 800d772:	4413      	add	r3, r2
 800d774:	685b      	ldr	r3, [r3, #4]
 800d776:	691c      	ldr	r4, [r3, #16]
 800d778:	697b      	ldr	r3, [r7, #20]
 800d77a:	f103 0110 	add.w	r1, r3, #16
 800d77e:	693b      	ldr	r3, [r7, #16]
 800d780:	689a      	ldr	r2, [r3, #8]
                                                                    p_scsi_blk->addr,
                                                                    (len / p_scsi_blk->size)) < 0)
 800d782:	693b      	ldr	r3, [r7, #16]
 800d784:	881b      	ldrh	r3, [r3, #0]
 800d786:	4618      	mov	r0, r3
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800d78e:	b29b      	uxth	r3, r3
 800d790:	78f8      	ldrb	r0, [r7, #3]
 800d792:	47a0      	blx	r4
 800d794:	4603      	mov	r3, r0
 800d796:	2b00      	cmp	r3, #0
 800d798:	da08      	bge.n	800d7ac <SCSI_ProcessRead+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800d79a:	78f9      	ldrb	r1, [r7, #3]
 800d79c:	2311      	movs	r3, #17
 800d79e:	2204      	movs	r2, #4
 800d7a0:	6878      	ldr	r0, [r7, #4]
 800d7a2:	f7ff face 	bl	800cd42 <SCSI_SenseCode>
    return -1;
 800d7a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d7aa:	e02e      	b.n	800d80a <SCSI_ProcessRead+0xf6>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 800d7ac:	4b19      	ldr	r3, [pc, #100]	@ (800d814 <SCSI_ProcessRead+0x100>)
 800d7ae:	7819      	ldrb	r1, [r3, #0]
 800d7b0:	697b      	ldr	r3, [r7, #20]
 800d7b2:	f103 0210 	add.w	r2, r3, #16
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	6878      	ldr	r0, [r7, #4]
 800d7ba:	f00a fe5d 	bl	8018478 <USBD_LL_Transmit>

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 800d7be:	693b      	ldr	r3, [r7, #16]
 800d7c0:	689a      	ldr	r2, [r3, #8]
 800d7c2:	693b      	ldr	r3, [r7, #16]
 800d7c4:	881b      	ldrh	r3, [r3, #0]
 800d7c6:	4619      	mov	r1, r3
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	fbb3 f3f1 	udiv	r3, r3, r1
 800d7ce:	441a      	add	r2, r3
 800d7d0:	693b      	ldr	r3, [r7, #16]
 800d7d2:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 800d7d4:	693b      	ldr	r3, [r7, #16]
 800d7d6:	68da      	ldr	r2, [r3, #12]
 800d7d8:	693b      	ldr	r3, [r7, #16]
 800d7da:	881b      	ldrh	r3, [r3, #0]
 800d7dc:	4619      	mov	r1, r3
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	fbb3 f3f1 	udiv	r3, r3, r1
 800d7e4:	1ad2      	subs	r2, r2, r3
 800d7e6:	693b      	ldr	r3, [r7, #16]
 800d7e8:	60da      	str	r2, [r3, #12]

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800d7ea:	697b      	ldr	r3, [r7, #20]
 800d7ec:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	1ad2      	subs	r2, r2, r3
 800d7f4:	697b      	ldr	r3, [r7, #20]
 800d7f6:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 800d7fa:	693b      	ldr	r3, [r7, #16]
 800d7fc:	68db      	ldr	r3, [r3, #12]
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d102      	bne.n	800d808 <SCSI_ProcessRead+0xf4>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800d802:	697b      	ldr	r3, [r7, #20]
 800d804:	2203      	movs	r2, #3
 800d806:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800d808:	2300      	movs	r3, #0
}
 800d80a:	4618      	mov	r0, r3
 800d80c:	371c      	adds	r7, #28
 800d80e:	46bd      	mov	sp, r7
 800d810:	bd90      	pop	{r4, r7, pc}
 800d812:	bf00      	nop
 800d814:	2000006e 	.word	0x2000006e

0800d818 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800d818:	b590      	push	{r4, r7, lr}
 800d81a:	b087      	sub	sp, #28
 800d81c:	af00      	add	r7, sp, #0
 800d81e:	6078      	str	r0, [r7, #4]
 800d820:	460b      	mov	r3, r1
 800d822:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	32b0      	adds	r2, #176	@ 0xb0
 800d82e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d832:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800d834:	78fb      	ldrb	r3, [r7, #3]
 800d836:	3326      	adds	r3, #38	@ 0x26
 800d838:	011b      	lsls	r3, r3, #4
 800d83a:	697a      	ldr	r2, [r7, #20]
 800d83c:	4413      	add	r3, r2
 800d83e:	3304      	adds	r3, #4
 800d840:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 800d842:	697b      	ldr	r3, [r7, #20]
 800d844:	2b00      	cmp	r3, #0
 800d846:	d102      	bne.n	800d84e <SCSI_ProcessWrite+0x36>
  {
    return -1;
 800d848:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d84c:	e06d      	b.n	800d92a <SCSI_ProcessWrite+0x112>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 800d84e:	693b      	ldr	r3, [r7, #16]
 800d850:	68db      	ldr	r3, [r3, #12]
 800d852:	693a      	ldr	r2, [r7, #16]
 800d854:	8812      	ldrh	r2, [r2, #0]
 800d856:	fb02 f303 	mul.w	r3, r2, r3
 800d85a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d862:	bf28      	it	cs
 800d864:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800d868:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d870:	687a      	ldr	r2, [r7, #4]
 800d872:	33b0      	adds	r3, #176	@ 0xb0
 800d874:	009b      	lsls	r3, r3, #2
 800d876:	4413      	add	r3, r2
 800d878:	685b      	ldr	r3, [r3, #4]
 800d87a:	695c      	ldr	r4, [r3, #20]
 800d87c:	697b      	ldr	r3, [r7, #20]
 800d87e:	f103 0110 	add.w	r1, r3, #16
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	689a      	ldr	r2, [r3, #8]
                                                                     (len / p_scsi_blk->size)) < 0)
 800d886:	693b      	ldr	r3, [r7, #16]
 800d888:	881b      	ldrh	r3, [r3, #0]
 800d88a:	4618      	mov	r0, r3
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 800d892:	b29b      	uxth	r3, r3
 800d894:	78f8      	ldrb	r0, [r7, #3]
 800d896:	47a0      	blx	r4
 800d898:	4603      	mov	r3, r0
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	da08      	bge.n	800d8b0 <SCSI_ProcessWrite+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800d89e:	78f9      	ldrb	r1, [r7, #3]
 800d8a0:	2303      	movs	r3, #3
 800d8a2:	2204      	movs	r2, #4
 800d8a4:	6878      	ldr	r0, [r7, #4]
 800d8a6:	f7ff fa4c 	bl	800cd42 <SCSI_SenseCode>
    return -1;
 800d8aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d8ae:	e03c      	b.n	800d92a <SCSI_ProcessWrite+0x112>
  }

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 800d8b0:	693b      	ldr	r3, [r7, #16]
 800d8b2:	689a      	ldr	r2, [r3, #8]
 800d8b4:	693b      	ldr	r3, [r7, #16]
 800d8b6:	881b      	ldrh	r3, [r3, #0]
 800d8b8:	4619      	mov	r1, r3
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	fbb3 f3f1 	udiv	r3, r3, r1
 800d8c0:	441a      	add	r2, r3
 800d8c2:	693b      	ldr	r3, [r7, #16]
 800d8c4:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 800d8c6:	693b      	ldr	r3, [r7, #16]
 800d8c8:	68da      	ldr	r2, [r3, #12]
 800d8ca:	693b      	ldr	r3, [r7, #16]
 800d8cc:	881b      	ldrh	r3, [r3, #0]
 800d8ce:	4619      	mov	r1, r3
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	fbb3 f3f1 	udiv	r3, r3, r1
 800d8d6:	1ad2      	subs	r2, r2, r3
 800d8d8:	693b      	ldr	r3, [r7, #16]
 800d8da:	60da      	str	r2, [r3, #12]

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800d8dc:	697b      	ldr	r3, [r7, #20]
 800d8de:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	1ad2      	subs	r2, r2, r3
 800d8e6:	697b      	ldr	r3, [r7, #20]
 800d8e8:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 800d8ec:	693b      	ldr	r3, [r7, #16]
 800d8ee:	68db      	ldr	r3, [r3, #12]
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d104      	bne.n	800d8fe <SCSI_ProcessWrite+0xe6>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800d8f4:	2100      	movs	r1, #0
 800d8f6:	6878      	ldr	r0, [r7, #4]
 800d8f8:	f7fe fc26 	bl	800c148 <MSC_BOT_SendCSW>
 800d8fc:	e014      	b.n	800d928 <SCSI_ProcessWrite+0x110>
  }
  else
  {
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 800d8fe:	693b      	ldr	r3, [r7, #16]
 800d900:	68db      	ldr	r3, [r3, #12]
 800d902:	693a      	ldr	r2, [r7, #16]
 800d904:	8812      	ldrh	r2, [r2, #0]
 800d906:	fb02 f303 	mul.w	r3, r2, r3
 800d90a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d90e:	bf28      	it	cs
 800d910:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800d914:	60fb      	str	r3, [r7, #12]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800d916:	4b07      	ldr	r3, [pc, #28]	@ (800d934 <SCSI_ProcessWrite+0x11c>)
 800d918:	7819      	ldrb	r1, [r3, #0]
 800d91a:	697b      	ldr	r3, [r7, #20]
 800d91c:	f103 0210 	add.w	r2, r3, #16
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	6878      	ldr	r0, [r7, #4]
 800d924:	f00a fdc9 	bl	80184ba <USBD_LL_PrepareReceive>
  }

  return 0;
 800d928:	2300      	movs	r3, #0
}
 800d92a:	4618      	mov	r0, r3
 800d92c:	371c      	adds	r7, #28
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd90      	pop	{r4, r7, pc}
 800d932:	bf00      	nop
 800d934:	2000006f 	.word	0x2000006f

0800d938 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800d938:	b480      	push	{r7}
 800d93a:	b087      	sub	sp, #28
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	60f8      	str	r0, [r7, #12]
 800d940:	60b9      	str	r1, [r7, #8]
 800d942:	4613      	mov	r3, r2
 800d944:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800d946:	88fb      	ldrh	r3, [r7, #6]
 800d948:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d102      	bne.n	800d956 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800d950:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d954:	e013      	b.n	800d97e <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 800d956:	8afa      	ldrh	r2, [r7, #22]
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800d95c:	e00b      	b.n	800d976 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800d95e:	8afb      	ldrh	r3, [r7, #22]
 800d960:	3b01      	subs	r3, #1
 800d962:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800d964:	8afb      	ldrh	r3, [r7, #22]
 800d966:	68ba      	ldr	r2, [r7, #8]
 800d968:	441a      	add	r2, r3
 800d96a:	8afb      	ldrh	r3, [r7, #22]
 800d96c:	7811      	ldrb	r1, [r2, #0]
 800d96e:	68fa      	ldr	r2, [r7, #12]
 800d970:	4413      	add	r3, r2
 800d972:	460a      	mov	r2, r1
 800d974:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800d976:	8afb      	ldrh	r3, [r7, #22]
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d1f0      	bne.n	800d95e <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800d97c:	2300      	movs	r3, #0
}
 800d97e:	4618      	mov	r0, r3
 800d980:	371c      	adds	r7, #28
 800d982:	46bd      	mov	sp, r7
 800d984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d988:	4770      	bx	lr

0800d98a <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d98a:	b580      	push	{r7, lr}
 800d98c:	b086      	sub	sp, #24
 800d98e:	af00      	add	r7, sp, #0
 800d990:	60f8      	str	r0, [r7, #12]
 800d992:	60b9      	str	r1, [r7, #8]
 800d994:	4613      	mov	r3, r2
 800d996:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d998:	68fb      	ldr	r3, [r7, #12]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d101      	bne.n	800d9a2 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d99e:	2303      	movs	r3, #3
 800d9a0:	e01f      	b.n	800d9e2 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	2200      	movs	r2, #0
 800d9b6:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d9ba:	68bb      	ldr	r3, [r7, #8]
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d003      	beq.n	800d9c8 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	68ba      	ldr	r2, [r7, #8]
 800d9c4:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d9c8:	68fb      	ldr	r3, [r7, #12]
 800d9ca:	2201      	movs	r2, #1
 800d9cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	79fa      	ldrb	r2, [r7, #7]
 800d9d4:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d9d6:	68f8      	ldr	r0, [r7, #12]
 800d9d8:	f00a fbfa 	bl	80181d0 <USBD_LL_Init>
 800d9dc:	4603      	mov	r3, r0
 800d9de:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d9e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	3718      	adds	r7, #24
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	bd80      	pop	{r7, pc}

0800d9ea <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d9ea:	b580      	push	{r7, lr}
 800d9ec:	b084      	sub	sp, #16
 800d9ee:	af00      	add	r7, sp, #0
 800d9f0:	6078      	str	r0, [r7, #4]
 800d9f2:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d101      	bne.n	800da02 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d9fe:	2303      	movs	r3, #3
 800da00:	e025      	b.n	800da4e <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	683a      	ldr	r2, [r7, #0]
 800da06:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	32ae      	adds	r2, #174	@ 0xae
 800da14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d00f      	beq.n	800da3e <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	32ae      	adds	r2, #174	@ 0xae
 800da28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da2e:	f107 020e 	add.w	r2, r7, #14
 800da32:	4610      	mov	r0, r2
 800da34:	4798      	blx	r3
 800da36:	4602      	mov	r2, r0
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800da44:	1c5a      	adds	r2, r3, #1
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800da4c:	2300      	movs	r3, #0
}
 800da4e:	4618      	mov	r0, r3
 800da50:	3710      	adds	r7, #16
 800da52:	46bd      	mov	sp, r7
 800da54:	bd80      	pop	{r7, pc}

0800da56 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800da56:	b580      	push	{r7, lr}
 800da58:	b082      	sub	sp, #8
 800da5a:	af00      	add	r7, sp, #0
 800da5c:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800da5e:	6878      	ldr	r0, [r7, #4]
 800da60:	f00a fc02 	bl	8018268 <USBD_LL_Start>
 800da64:	4603      	mov	r3, r0
}
 800da66:	4618      	mov	r0, r3
 800da68:	3708      	adds	r7, #8
 800da6a:	46bd      	mov	sp, r7
 800da6c:	bd80      	pop	{r7, pc}

0800da6e <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800da6e:	b480      	push	{r7}
 800da70:	b083      	sub	sp, #12
 800da72:	af00      	add	r7, sp, #0
 800da74:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800da76:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800da78:	4618      	mov	r0, r3
 800da7a:	370c      	adds	r7, #12
 800da7c:	46bd      	mov	sp, r7
 800da7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da82:	4770      	bx	lr

0800da84 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800da84:	b580      	push	{r7, lr}
 800da86:	b084      	sub	sp, #16
 800da88:	af00      	add	r7, sp, #0
 800da8a:	6078      	str	r0, [r7, #4]
 800da8c:	460b      	mov	r3, r1
 800da8e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800da90:	2300      	movs	r3, #0
 800da92:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d009      	beq.n	800dab2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800daa4:	681b      	ldr	r3, [r3, #0]
 800daa6:	78fa      	ldrb	r2, [r7, #3]
 800daa8:	4611      	mov	r1, r2
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	4798      	blx	r3
 800daae:	4603      	mov	r3, r0
 800dab0:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800dab2:	7bfb      	ldrb	r3, [r7, #15]
}
 800dab4:	4618      	mov	r0, r3
 800dab6:	3710      	adds	r7, #16
 800dab8:	46bd      	mov	sp, r7
 800daba:	bd80      	pop	{r7, pc}

0800dabc <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dabc:	b580      	push	{r7, lr}
 800dabe:	b084      	sub	sp, #16
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
 800dac4:	460b      	mov	r3, r1
 800dac6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800dac8:	2300      	movs	r3, #0
 800daca:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dad2:	685b      	ldr	r3, [r3, #4]
 800dad4:	78fa      	ldrb	r2, [r7, #3]
 800dad6:	4611      	mov	r1, r2
 800dad8:	6878      	ldr	r0, [r7, #4]
 800dada:	4798      	blx	r3
 800dadc:	4603      	mov	r3, r0
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d001      	beq.n	800dae6 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800dae2:	2303      	movs	r3, #3
 800dae4:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800dae6:	7bfb      	ldrb	r3, [r7, #15]
}
 800dae8:	4618      	mov	r0, r3
 800daea:	3710      	adds	r7, #16
 800daec:	46bd      	mov	sp, r7
 800daee:	bd80      	pop	{r7, pc}

0800daf0 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800daf0:	b580      	push	{r7, lr}
 800daf2:	b084      	sub	sp, #16
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
 800daf8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800db00:	6839      	ldr	r1, [r7, #0]
 800db02:	4618      	mov	r0, r3
 800db04:	f001 f921 	bl	800ed4a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	2201      	movs	r2, #1
 800db0c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800db16:	461a      	mov	r2, r3
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800db24:	f003 031f 	and.w	r3, r3, #31
 800db28:	2b02      	cmp	r3, #2
 800db2a:	d01a      	beq.n	800db62 <USBD_LL_SetupStage+0x72>
 800db2c:	2b02      	cmp	r3, #2
 800db2e:	d822      	bhi.n	800db76 <USBD_LL_SetupStage+0x86>
 800db30:	2b00      	cmp	r3, #0
 800db32:	d002      	beq.n	800db3a <USBD_LL_SetupStage+0x4a>
 800db34:	2b01      	cmp	r3, #1
 800db36:	d00a      	beq.n	800db4e <USBD_LL_SetupStage+0x5e>
 800db38:	e01d      	b.n	800db76 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800db40:	4619      	mov	r1, r3
 800db42:	6878      	ldr	r0, [r7, #4]
 800db44:	f000 fb76 	bl	800e234 <USBD_StdDevReq>
 800db48:	4603      	mov	r3, r0
 800db4a:	73fb      	strb	r3, [r7, #15]
      break;
 800db4c:	e020      	b.n	800db90 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800db54:	4619      	mov	r1, r3
 800db56:	6878      	ldr	r0, [r7, #4]
 800db58:	f000 fbde 	bl	800e318 <USBD_StdItfReq>
 800db5c:	4603      	mov	r3, r0
 800db5e:	73fb      	strb	r3, [r7, #15]
      break;
 800db60:	e016      	b.n	800db90 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800db68:	4619      	mov	r1, r3
 800db6a:	6878      	ldr	r0, [r7, #4]
 800db6c:	f000 fc40 	bl	800e3f0 <USBD_StdEPReq>
 800db70:	4603      	mov	r3, r0
 800db72:	73fb      	strb	r3, [r7, #15]
      break;
 800db74:	e00c      	b.n	800db90 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800db7c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800db80:	b2db      	uxtb	r3, r3
 800db82:	4619      	mov	r1, r3
 800db84:	6878      	ldr	r0, [r7, #4]
 800db86:	f00a fbee 	bl	8018366 <USBD_LL_StallEP>
 800db8a:	4603      	mov	r3, r0
 800db8c:	73fb      	strb	r3, [r7, #15]
      break;
 800db8e:	bf00      	nop
  }

  return ret;
 800db90:	7bfb      	ldrb	r3, [r7, #15]
}
 800db92:	4618      	mov	r0, r3
 800db94:	3710      	adds	r7, #16
 800db96:	46bd      	mov	sp, r7
 800db98:	bd80      	pop	{r7, pc}

0800db9a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800db9a:	b580      	push	{r7, lr}
 800db9c:	b086      	sub	sp, #24
 800db9e:	af00      	add	r7, sp, #0
 800dba0:	60f8      	str	r0, [r7, #12]
 800dba2:	460b      	mov	r3, r1
 800dba4:	607a      	str	r2, [r7, #4]
 800dba6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800dba8:	2300      	movs	r3, #0
 800dbaa:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800dbac:	7afb      	ldrb	r3, [r7, #11]
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d177      	bne.n	800dca2 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800dbb8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800dbc0:	2b03      	cmp	r3, #3
 800dbc2:	f040 80a1 	bne.w	800dd08 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800dbc6:	693b      	ldr	r3, [r7, #16]
 800dbc8:	685b      	ldr	r3, [r3, #4]
 800dbca:	693a      	ldr	r2, [r7, #16]
 800dbcc:	8992      	ldrh	r2, [r2, #12]
 800dbce:	4293      	cmp	r3, r2
 800dbd0:	d91c      	bls.n	800dc0c <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800dbd2:	693b      	ldr	r3, [r7, #16]
 800dbd4:	685b      	ldr	r3, [r3, #4]
 800dbd6:	693a      	ldr	r2, [r7, #16]
 800dbd8:	8992      	ldrh	r2, [r2, #12]
 800dbda:	1a9a      	subs	r2, r3, r2
 800dbdc:	693b      	ldr	r3, [r7, #16]
 800dbde:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800dbe0:	693b      	ldr	r3, [r7, #16]
 800dbe2:	691b      	ldr	r3, [r3, #16]
 800dbe4:	693a      	ldr	r2, [r7, #16]
 800dbe6:	8992      	ldrh	r2, [r2, #12]
 800dbe8:	441a      	add	r2, r3
 800dbea:	693b      	ldr	r3, [r7, #16]
 800dbec:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800dbee:	693b      	ldr	r3, [r7, #16]
 800dbf0:	6919      	ldr	r1, [r3, #16]
 800dbf2:	693b      	ldr	r3, [r7, #16]
 800dbf4:	899b      	ldrh	r3, [r3, #12]
 800dbf6:	461a      	mov	r2, r3
 800dbf8:	693b      	ldr	r3, [r7, #16]
 800dbfa:	685b      	ldr	r3, [r3, #4]
 800dbfc:	4293      	cmp	r3, r2
 800dbfe:	bf38      	it	cc
 800dc00:	4613      	movcc	r3, r2
 800dc02:	461a      	mov	r2, r3
 800dc04:	68f8      	ldr	r0, [r7, #12]
 800dc06:	f001 f986 	bl	800ef16 <USBD_CtlContinueRx>
 800dc0a:	e07d      	b.n	800dd08 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dc12:	f003 031f 	and.w	r3, r3, #31
 800dc16:	2b02      	cmp	r3, #2
 800dc18:	d014      	beq.n	800dc44 <USBD_LL_DataOutStage+0xaa>
 800dc1a:	2b02      	cmp	r3, #2
 800dc1c:	d81d      	bhi.n	800dc5a <USBD_LL_DataOutStage+0xc0>
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d002      	beq.n	800dc28 <USBD_LL_DataOutStage+0x8e>
 800dc22:	2b01      	cmp	r3, #1
 800dc24:	d003      	beq.n	800dc2e <USBD_LL_DataOutStage+0x94>
 800dc26:	e018      	b.n	800dc5a <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800dc28:	2300      	movs	r3, #0
 800dc2a:	75bb      	strb	r3, [r7, #22]
            break;
 800dc2c:	e018      	b.n	800dc60 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800dc34:	b2db      	uxtb	r3, r3
 800dc36:	4619      	mov	r1, r3
 800dc38:	68f8      	ldr	r0, [r7, #12]
 800dc3a:	f000 fa6e 	bl	800e11a <USBD_CoreFindIF>
 800dc3e:	4603      	mov	r3, r0
 800dc40:	75bb      	strb	r3, [r7, #22]
            break;
 800dc42:	e00d      	b.n	800dc60 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800dc44:	68fb      	ldr	r3, [r7, #12]
 800dc46:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800dc4a:	b2db      	uxtb	r3, r3
 800dc4c:	4619      	mov	r1, r3
 800dc4e:	68f8      	ldr	r0, [r7, #12]
 800dc50:	f000 fa70 	bl	800e134 <USBD_CoreFindEP>
 800dc54:	4603      	mov	r3, r0
 800dc56:	75bb      	strb	r3, [r7, #22]
            break;
 800dc58:	e002      	b.n	800dc60 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800dc5a:	2300      	movs	r3, #0
 800dc5c:	75bb      	strb	r3, [r7, #22]
            break;
 800dc5e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800dc60:	7dbb      	ldrb	r3, [r7, #22]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d119      	bne.n	800dc9a <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc6c:	b2db      	uxtb	r3, r3
 800dc6e:	2b03      	cmp	r3, #3
 800dc70:	d113      	bne.n	800dc9a <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800dc72:	7dba      	ldrb	r2, [r7, #22]
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	32ae      	adds	r2, #174	@ 0xae
 800dc78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc7c:	691b      	ldr	r3, [r3, #16]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d00b      	beq.n	800dc9a <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800dc82:	7dba      	ldrb	r2, [r7, #22]
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800dc8a:	7dba      	ldrb	r2, [r7, #22]
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	32ae      	adds	r2, #174	@ 0xae
 800dc90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc94:	691b      	ldr	r3, [r3, #16]
 800dc96:	68f8      	ldr	r0, [r7, #12]
 800dc98:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800dc9a:	68f8      	ldr	r0, [r7, #12]
 800dc9c:	f001 f94c 	bl	800ef38 <USBD_CtlSendStatus>
 800dca0:	e032      	b.n	800dd08 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800dca2:	7afb      	ldrb	r3, [r7, #11]
 800dca4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dca8:	b2db      	uxtb	r3, r3
 800dcaa:	4619      	mov	r1, r3
 800dcac:	68f8      	ldr	r0, [r7, #12]
 800dcae:	f000 fa41 	bl	800e134 <USBD_CoreFindEP>
 800dcb2:	4603      	mov	r3, r0
 800dcb4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dcb6:	7dbb      	ldrb	r3, [r7, #22]
 800dcb8:	2bff      	cmp	r3, #255	@ 0xff
 800dcba:	d025      	beq.n	800dd08 <USBD_LL_DataOutStage+0x16e>
 800dcbc:	7dbb      	ldrb	r3, [r7, #22]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d122      	bne.n	800dd08 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dcc8:	b2db      	uxtb	r3, r3
 800dcca:	2b03      	cmp	r3, #3
 800dccc:	d117      	bne.n	800dcfe <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800dcce:	7dba      	ldrb	r2, [r7, #22]
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	32ae      	adds	r2, #174	@ 0xae
 800dcd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcd8:	699b      	ldr	r3, [r3, #24]
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d00f      	beq.n	800dcfe <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800dcde:	7dba      	ldrb	r2, [r7, #22]
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800dce6:	7dba      	ldrb	r2, [r7, #22]
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	32ae      	adds	r2, #174	@ 0xae
 800dcec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcf0:	699b      	ldr	r3, [r3, #24]
 800dcf2:	7afa      	ldrb	r2, [r7, #11]
 800dcf4:	4611      	mov	r1, r2
 800dcf6:	68f8      	ldr	r0, [r7, #12]
 800dcf8:	4798      	blx	r3
 800dcfa:	4603      	mov	r3, r0
 800dcfc:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800dcfe:	7dfb      	ldrb	r3, [r7, #23]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d001      	beq.n	800dd08 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800dd04:	7dfb      	ldrb	r3, [r7, #23]
 800dd06:	e000      	b.n	800dd0a <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800dd08:	2300      	movs	r3, #0
}
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	3718      	adds	r7, #24
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	bd80      	pop	{r7, pc}

0800dd12 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800dd12:	b580      	push	{r7, lr}
 800dd14:	b086      	sub	sp, #24
 800dd16:	af00      	add	r7, sp, #0
 800dd18:	60f8      	str	r0, [r7, #12]
 800dd1a:	460b      	mov	r3, r1
 800dd1c:	607a      	str	r2, [r7, #4]
 800dd1e:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800dd20:	7afb      	ldrb	r3, [r7, #11]
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d178      	bne.n	800de18 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	3314      	adds	r3, #20
 800dd2a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800dd32:	2b02      	cmp	r3, #2
 800dd34:	d163      	bne.n	800ddfe <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800dd36:	693b      	ldr	r3, [r7, #16]
 800dd38:	685b      	ldr	r3, [r3, #4]
 800dd3a:	693a      	ldr	r2, [r7, #16]
 800dd3c:	8992      	ldrh	r2, [r2, #12]
 800dd3e:	4293      	cmp	r3, r2
 800dd40:	d91c      	bls.n	800dd7c <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800dd42:	693b      	ldr	r3, [r7, #16]
 800dd44:	685b      	ldr	r3, [r3, #4]
 800dd46:	693a      	ldr	r2, [r7, #16]
 800dd48:	8992      	ldrh	r2, [r2, #12]
 800dd4a:	1a9a      	subs	r2, r3, r2
 800dd4c:	693b      	ldr	r3, [r7, #16]
 800dd4e:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800dd50:	693b      	ldr	r3, [r7, #16]
 800dd52:	691b      	ldr	r3, [r3, #16]
 800dd54:	693a      	ldr	r2, [r7, #16]
 800dd56:	8992      	ldrh	r2, [r2, #12]
 800dd58:	441a      	add	r2, r3
 800dd5a:	693b      	ldr	r3, [r7, #16]
 800dd5c:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800dd5e:	693b      	ldr	r3, [r7, #16]
 800dd60:	6919      	ldr	r1, [r3, #16]
 800dd62:	693b      	ldr	r3, [r7, #16]
 800dd64:	685b      	ldr	r3, [r3, #4]
 800dd66:	461a      	mov	r2, r3
 800dd68:	68f8      	ldr	r0, [r7, #12]
 800dd6a:	f001 f8c3 	bl	800eef4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dd6e:	2300      	movs	r3, #0
 800dd70:	2200      	movs	r2, #0
 800dd72:	2100      	movs	r1, #0
 800dd74:	68f8      	ldr	r0, [r7, #12]
 800dd76:	f00a fba0 	bl	80184ba <USBD_LL_PrepareReceive>
 800dd7a:	e040      	b.n	800ddfe <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800dd7c:	693b      	ldr	r3, [r7, #16]
 800dd7e:	899b      	ldrh	r3, [r3, #12]
 800dd80:	461a      	mov	r2, r3
 800dd82:	693b      	ldr	r3, [r7, #16]
 800dd84:	685b      	ldr	r3, [r3, #4]
 800dd86:	429a      	cmp	r2, r3
 800dd88:	d11c      	bne.n	800ddc4 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800dd8a:	693b      	ldr	r3, [r7, #16]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	693a      	ldr	r2, [r7, #16]
 800dd90:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800dd92:	4293      	cmp	r3, r2
 800dd94:	d316      	bcc.n	800ddc4 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800dd96:	693b      	ldr	r3, [r7, #16]
 800dd98:	681a      	ldr	r2, [r3, #0]
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800dda0:	429a      	cmp	r2, r3
 800dda2:	d20f      	bcs.n	800ddc4 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800dda4:	2200      	movs	r2, #0
 800dda6:	2100      	movs	r1, #0
 800dda8:	68f8      	ldr	r0, [r7, #12]
 800ddaa:	f001 f8a3 	bl	800eef4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	2200      	movs	r2, #0
 800ddb2:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	2200      	movs	r2, #0
 800ddba:	2100      	movs	r1, #0
 800ddbc:	68f8      	ldr	r0, [r7, #12]
 800ddbe:	f00a fb7c 	bl	80184ba <USBD_LL_PrepareReceive>
 800ddc2:	e01c      	b.n	800ddfe <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ddca:	b2db      	uxtb	r3, r3
 800ddcc:	2b03      	cmp	r3, #3
 800ddce:	d10f      	bne.n	800ddf0 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ddd6:	68db      	ldr	r3, [r3, #12]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d009      	beq.n	800ddf0 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800dddc:	68fb      	ldr	r3, [r7, #12]
 800ddde:	2200      	movs	r2, #0
 800dde0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ddea:	68db      	ldr	r3, [r3, #12]
 800ddec:	68f8      	ldr	r0, [r7, #12]
 800ddee:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ddf0:	2180      	movs	r1, #128	@ 0x80
 800ddf2:	68f8      	ldr	r0, [r7, #12]
 800ddf4:	f00a fab7 	bl	8018366 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ddf8:	68f8      	ldr	r0, [r7, #12]
 800ddfa:	f001 f8b0 	bl	800ef5e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800de04:	2b00      	cmp	r3, #0
 800de06:	d03a      	beq.n	800de7e <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800de08:	68f8      	ldr	r0, [r7, #12]
 800de0a:	f7ff fe30 	bl	800da6e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	2200      	movs	r2, #0
 800de12:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800de16:	e032      	b.n	800de7e <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800de18:	7afb      	ldrb	r3, [r7, #11]
 800de1a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800de1e:	b2db      	uxtb	r3, r3
 800de20:	4619      	mov	r1, r3
 800de22:	68f8      	ldr	r0, [r7, #12]
 800de24:	f000 f986 	bl	800e134 <USBD_CoreFindEP>
 800de28:	4603      	mov	r3, r0
 800de2a:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800de2c:	7dfb      	ldrb	r3, [r7, #23]
 800de2e:	2bff      	cmp	r3, #255	@ 0xff
 800de30:	d025      	beq.n	800de7e <USBD_LL_DataInStage+0x16c>
 800de32:	7dfb      	ldrb	r3, [r7, #23]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d122      	bne.n	800de7e <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800de3e:	b2db      	uxtb	r3, r3
 800de40:	2b03      	cmp	r3, #3
 800de42:	d11c      	bne.n	800de7e <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800de44:	7dfa      	ldrb	r2, [r7, #23]
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	32ae      	adds	r2, #174	@ 0xae
 800de4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de4e:	695b      	ldr	r3, [r3, #20]
 800de50:	2b00      	cmp	r3, #0
 800de52:	d014      	beq.n	800de7e <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800de54:	7dfa      	ldrb	r2, [r7, #23]
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800de5c:	7dfa      	ldrb	r2, [r7, #23]
 800de5e:	68fb      	ldr	r3, [r7, #12]
 800de60:	32ae      	adds	r2, #174	@ 0xae
 800de62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de66:	695b      	ldr	r3, [r3, #20]
 800de68:	7afa      	ldrb	r2, [r7, #11]
 800de6a:	4611      	mov	r1, r2
 800de6c:	68f8      	ldr	r0, [r7, #12]
 800de6e:	4798      	blx	r3
 800de70:	4603      	mov	r3, r0
 800de72:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800de74:	7dbb      	ldrb	r3, [r7, #22]
 800de76:	2b00      	cmp	r3, #0
 800de78:	d001      	beq.n	800de7e <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800de7a:	7dbb      	ldrb	r3, [r7, #22]
 800de7c:	e000      	b.n	800de80 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800de7e:	2300      	movs	r3, #0
}
 800de80:	4618      	mov	r0, r3
 800de82:	3718      	adds	r7, #24
 800de84:	46bd      	mov	sp, r7
 800de86:	bd80      	pop	{r7, pc}

0800de88 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800de88:	b580      	push	{r7, lr}
 800de8a:	b084      	sub	sp, #16
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800de90:	2300      	movs	r3, #0
 800de92:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	2201      	movs	r2, #1
 800de98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2200      	movs	r2, #0
 800dea0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	2200      	movs	r2, #0
 800dea8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	2200      	movs	r2, #0
 800deae:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	2200      	movs	r2, #0
 800deb6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d014      	beq.n	800deee <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800deca:	685b      	ldr	r3, [r3, #4]
 800decc:	2b00      	cmp	r3, #0
 800dece:	d00e      	beq.n	800deee <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ded6:	685b      	ldr	r3, [r3, #4]
 800ded8:	687a      	ldr	r2, [r7, #4]
 800deda:	6852      	ldr	r2, [r2, #4]
 800dedc:	b2d2      	uxtb	r2, r2
 800dede:	4611      	mov	r1, r2
 800dee0:	6878      	ldr	r0, [r7, #4]
 800dee2:	4798      	blx	r3
 800dee4:	4603      	mov	r3, r0
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d001      	beq.n	800deee <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800deea:	2303      	movs	r3, #3
 800deec:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800deee:	2340      	movs	r3, #64	@ 0x40
 800def0:	2200      	movs	r2, #0
 800def2:	2100      	movs	r1, #0
 800def4:	6878      	ldr	r0, [r7, #4]
 800def6:	f00a f9d2 	bl	801829e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	2201      	movs	r2, #1
 800defe:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	2240      	movs	r2, #64	@ 0x40
 800df06:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800df0a:	2340      	movs	r3, #64	@ 0x40
 800df0c:	2200      	movs	r2, #0
 800df0e:	2180      	movs	r1, #128	@ 0x80
 800df10:	6878      	ldr	r0, [r7, #4]
 800df12:	f00a f9c4 	bl	801829e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	2201      	movs	r2, #1
 800df1a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	2240      	movs	r2, #64	@ 0x40
 800df22:	841a      	strh	r2, [r3, #32]

  return ret;
 800df24:	7bfb      	ldrb	r3, [r7, #15]
}
 800df26:	4618      	mov	r0, r3
 800df28:	3710      	adds	r7, #16
 800df2a:	46bd      	mov	sp, r7
 800df2c:	bd80      	pop	{r7, pc}

0800df2e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800df2e:	b480      	push	{r7}
 800df30:	b083      	sub	sp, #12
 800df32:	af00      	add	r7, sp, #0
 800df34:	6078      	str	r0, [r7, #4]
 800df36:	460b      	mov	r3, r1
 800df38:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	78fa      	ldrb	r2, [r7, #3]
 800df3e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800df40:	2300      	movs	r3, #0
}
 800df42:	4618      	mov	r0, r3
 800df44:	370c      	adds	r7, #12
 800df46:	46bd      	mov	sp, r7
 800df48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df4c:	4770      	bx	lr

0800df4e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800df4e:	b480      	push	{r7}
 800df50:	b083      	sub	sp, #12
 800df52:	af00      	add	r7, sp, #0
 800df54:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df5c:	b2db      	uxtb	r3, r3
 800df5e:	2b04      	cmp	r3, #4
 800df60:	d006      	beq.n	800df70 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df68:	b2da      	uxtb	r2, r3
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	2204      	movs	r2, #4
 800df74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800df78:	2300      	movs	r3, #0
}
 800df7a:	4618      	mov	r0, r3
 800df7c:	370c      	adds	r7, #12
 800df7e:	46bd      	mov	sp, r7
 800df80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df84:	4770      	bx	lr

0800df86 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800df86:	b480      	push	{r7}
 800df88:	b083      	sub	sp, #12
 800df8a:	af00      	add	r7, sp, #0
 800df8c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df94:	b2db      	uxtb	r3, r3
 800df96:	2b04      	cmp	r3, #4
 800df98:	d106      	bne.n	800dfa8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800dfa0:	b2da      	uxtb	r2, r3
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800dfa8:	2300      	movs	r3, #0
}
 800dfaa:	4618      	mov	r0, r3
 800dfac:	370c      	adds	r7, #12
 800dfae:	46bd      	mov	sp, r7
 800dfb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb4:	4770      	bx	lr

0800dfb6 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800dfb6:	b580      	push	{r7, lr}
 800dfb8:	b082      	sub	sp, #8
 800dfba:	af00      	add	r7, sp, #0
 800dfbc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dfc4:	b2db      	uxtb	r3, r3
 800dfc6:	2b03      	cmp	r3, #3
 800dfc8:	d110      	bne.n	800dfec <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d00b      	beq.n	800dfec <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfda:	69db      	ldr	r3, [r3, #28]
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d005      	beq.n	800dfec <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfe6:	69db      	ldr	r3, [r3, #28]
 800dfe8:	6878      	ldr	r0, [r7, #4]
 800dfea:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800dfec:	2300      	movs	r3, #0
}
 800dfee:	4618      	mov	r0, r3
 800dff0:	3708      	adds	r7, #8
 800dff2:	46bd      	mov	sp, r7
 800dff4:	bd80      	pop	{r7, pc}

0800dff6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800dff6:	b580      	push	{r7, lr}
 800dff8:	b082      	sub	sp, #8
 800dffa:	af00      	add	r7, sp, #0
 800dffc:	6078      	str	r0, [r7, #4]
 800dffe:	460b      	mov	r3, r1
 800e000:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	32ae      	adds	r2, #174	@ 0xae
 800e00c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e010:	2b00      	cmp	r3, #0
 800e012:	d101      	bne.n	800e018 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800e014:	2303      	movs	r3, #3
 800e016:	e01c      	b.n	800e052 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e01e:	b2db      	uxtb	r3, r3
 800e020:	2b03      	cmp	r3, #3
 800e022:	d115      	bne.n	800e050 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	32ae      	adds	r2, #174	@ 0xae
 800e02e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e032:	6a1b      	ldr	r3, [r3, #32]
 800e034:	2b00      	cmp	r3, #0
 800e036:	d00b      	beq.n	800e050 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	32ae      	adds	r2, #174	@ 0xae
 800e042:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e046:	6a1b      	ldr	r3, [r3, #32]
 800e048:	78fa      	ldrb	r2, [r7, #3]
 800e04a:	4611      	mov	r1, r2
 800e04c:	6878      	ldr	r0, [r7, #4]
 800e04e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e050:	2300      	movs	r3, #0
}
 800e052:	4618      	mov	r0, r3
 800e054:	3708      	adds	r7, #8
 800e056:	46bd      	mov	sp, r7
 800e058:	bd80      	pop	{r7, pc}

0800e05a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e05a:	b580      	push	{r7, lr}
 800e05c:	b082      	sub	sp, #8
 800e05e:	af00      	add	r7, sp, #0
 800e060:	6078      	str	r0, [r7, #4]
 800e062:	460b      	mov	r3, r1
 800e064:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	32ae      	adds	r2, #174	@ 0xae
 800e070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d101      	bne.n	800e07c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800e078:	2303      	movs	r3, #3
 800e07a:	e01c      	b.n	800e0b6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e082:	b2db      	uxtb	r3, r3
 800e084:	2b03      	cmp	r3, #3
 800e086:	d115      	bne.n	800e0b4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	32ae      	adds	r2, #174	@ 0xae
 800e092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d00b      	beq.n	800e0b4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	32ae      	adds	r2, #174	@ 0xae
 800e0a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e0aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0ac:	78fa      	ldrb	r2, [r7, #3]
 800e0ae:	4611      	mov	r1, r2
 800e0b0:	6878      	ldr	r0, [r7, #4]
 800e0b2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e0b4:	2300      	movs	r3, #0
}
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	3708      	adds	r7, #8
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	bd80      	pop	{r7, pc}

0800e0be <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e0be:	b480      	push	{r7}
 800e0c0:	b083      	sub	sp, #12
 800e0c2:	af00      	add	r7, sp, #0
 800e0c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e0c6:	2300      	movs	r3, #0
}
 800e0c8:	4618      	mov	r0, r3
 800e0ca:	370c      	adds	r7, #12
 800e0cc:	46bd      	mov	sp, r7
 800e0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d2:	4770      	bx	lr

0800e0d4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b084      	sub	sp, #16
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800e0dc:	2300      	movs	r3, #0
 800e0de:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	2201      	movs	r2, #1
 800e0e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d00e      	beq.n	800e110 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800e0f2:	687b      	ldr	r3, [r7, #4]
 800e0f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0f8:	685b      	ldr	r3, [r3, #4]
 800e0fa:	687a      	ldr	r2, [r7, #4]
 800e0fc:	6852      	ldr	r2, [r2, #4]
 800e0fe:	b2d2      	uxtb	r2, r2
 800e100:	4611      	mov	r1, r2
 800e102:	6878      	ldr	r0, [r7, #4]
 800e104:	4798      	blx	r3
 800e106:	4603      	mov	r3, r0
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d001      	beq.n	800e110 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800e10c:	2303      	movs	r3, #3
 800e10e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e110:	7bfb      	ldrb	r3, [r7, #15]
}
 800e112:	4618      	mov	r0, r3
 800e114:	3710      	adds	r7, #16
 800e116:	46bd      	mov	sp, r7
 800e118:	bd80      	pop	{r7, pc}

0800e11a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e11a:	b480      	push	{r7}
 800e11c:	b083      	sub	sp, #12
 800e11e:	af00      	add	r7, sp, #0
 800e120:	6078      	str	r0, [r7, #4]
 800e122:	460b      	mov	r3, r1
 800e124:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e126:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e128:	4618      	mov	r0, r3
 800e12a:	370c      	adds	r7, #12
 800e12c:	46bd      	mov	sp, r7
 800e12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e132:	4770      	bx	lr

0800e134 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e134:	b480      	push	{r7}
 800e136:	b083      	sub	sp, #12
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
 800e13c:	460b      	mov	r3, r1
 800e13e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e140:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e142:	4618      	mov	r0, r3
 800e144:	370c      	adds	r7, #12
 800e146:	46bd      	mov	sp, r7
 800e148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e14c:	4770      	bx	lr

0800e14e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800e14e:	b580      	push	{r7, lr}
 800e150:	b086      	sub	sp, #24
 800e152:	af00      	add	r7, sp, #0
 800e154:	6078      	str	r0, [r7, #4]
 800e156:	460b      	mov	r3, r1
 800e158:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800e162:	2300      	movs	r3, #0
 800e164:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	885b      	ldrh	r3, [r3, #2]
 800e16a:	b29b      	uxth	r3, r3
 800e16c:	68fa      	ldr	r2, [r7, #12]
 800e16e:	7812      	ldrb	r2, [r2, #0]
 800e170:	4293      	cmp	r3, r2
 800e172:	d91f      	bls.n	800e1b4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	781b      	ldrb	r3, [r3, #0]
 800e178:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800e17a:	e013      	b.n	800e1a4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800e17c:	f107 030a 	add.w	r3, r7, #10
 800e180:	4619      	mov	r1, r3
 800e182:	6978      	ldr	r0, [r7, #20]
 800e184:	f000 f81b 	bl	800e1be <USBD_GetNextDesc>
 800e188:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800e18a:	697b      	ldr	r3, [r7, #20]
 800e18c:	785b      	ldrb	r3, [r3, #1]
 800e18e:	2b05      	cmp	r3, #5
 800e190:	d108      	bne.n	800e1a4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800e192:	697b      	ldr	r3, [r7, #20]
 800e194:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800e196:	693b      	ldr	r3, [r7, #16]
 800e198:	789b      	ldrb	r3, [r3, #2]
 800e19a:	78fa      	ldrb	r2, [r7, #3]
 800e19c:	429a      	cmp	r2, r3
 800e19e:	d008      	beq.n	800e1b2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800e1a0:	2300      	movs	r3, #0
 800e1a2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	885b      	ldrh	r3, [r3, #2]
 800e1a8:	b29a      	uxth	r2, r3
 800e1aa:	897b      	ldrh	r3, [r7, #10]
 800e1ac:	429a      	cmp	r2, r3
 800e1ae:	d8e5      	bhi.n	800e17c <USBD_GetEpDesc+0x2e>
 800e1b0:	e000      	b.n	800e1b4 <USBD_GetEpDesc+0x66>
          break;
 800e1b2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800e1b4:	693b      	ldr	r3, [r7, #16]
}
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	3718      	adds	r7, #24
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	bd80      	pop	{r7, pc}

0800e1be <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800e1be:	b480      	push	{r7}
 800e1c0:	b085      	sub	sp, #20
 800e1c2:	af00      	add	r7, sp, #0
 800e1c4:	6078      	str	r0, [r7, #4]
 800e1c6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800e1c8:	687b      	ldr	r3, [r7, #4]
 800e1ca:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	881b      	ldrh	r3, [r3, #0]
 800e1d0:	68fa      	ldr	r2, [r7, #12]
 800e1d2:	7812      	ldrb	r2, [r2, #0]
 800e1d4:	4413      	add	r3, r2
 800e1d6:	b29a      	uxth	r2, r3
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	781b      	ldrb	r3, [r3, #0]
 800e1e0:	461a      	mov	r2, r3
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	4413      	add	r3, r2
 800e1e6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e1e8:	68fb      	ldr	r3, [r7, #12]
}
 800e1ea:	4618      	mov	r0, r3
 800e1ec:	3714      	adds	r7, #20
 800e1ee:	46bd      	mov	sp, r7
 800e1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f4:	4770      	bx	lr

0800e1f6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e1f6:	b480      	push	{r7}
 800e1f8:	b087      	sub	sp, #28
 800e1fa:	af00      	add	r7, sp, #0
 800e1fc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e202:	697b      	ldr	r3, [r7, #20]
 800e204:	781b      	ldrb	r3, [r3, #0]
 800e206:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e208:	697b      	ldr	r3, [r7, #20]
 800e20a:	3301      	adds	r3, #1
 800e20c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e20e:	697b      	ldr	r3, [r7, #20]
 800e210:	781b      	ldrb	r3, [r3, #0]
 800e212:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e214:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e218:	021b      	lsls	r3, r3, #8
 800e21a:	b21a      	sxth	r2, r3
 800e21c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e220:	4313      	orrs	r3, r2
 800e222:	b21b      	sxth	r3, r3
 800e224:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e226:	89fb      	ldrh	r3, [r7, #14]
}
 800e228:	4618      	mov	r0, r3
 800e22a:	371c      	adds	r7, #28
 800e22c:	46bd      	mov	sp, r7
 800e22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e232:	4770      	bx	lr

0800e234 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b084      	sub	sp, #16
 800e238:	af00      	add	r7, sp, #0
 800e23a:	6078      	str	r0, [r7, #4]
 800e23c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e23e:	2300      	movs	r3, #0
 800e240:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e242:	683b      	ldr	r3, [r7, #0]
 800e244:	781b      	ldrb	r3, [r3, #0]
 800e246:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e24a:	2b40      	cmp	r3, #64	@ 0x40
 800e24c:	d005      	beq.n	800e25a <USBD_StdDevReq+0x26>
 800e24e:	2b40      	cmp	r3, #64	@ 0x40
 800e250:	d857      	bhi.n	800e302 <USBD_StdDevReq+0xce>
 800e252:	2b00      	cmp	r3, #0
 800e254:	d00f      	beq.n	800e276 <USBD_StdDevReq+0x42>
 800e256:	2b20      	cmp	r3, #32
 800e258:	d153      	bne.n	800e302 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	32ae      	adds	r2, #174	@ 0xae
 800e264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e268:	689b      	ldr	r3, [r3, #8]
 800e26a:	6839      	ldr	r1, [r7, #0]
 800e26c:	6878      	ldr	r0, [r7, #4]
 800e26e:	4798      	blx	r3
 800e270:	4603      	mov	r3, r0
 800e272:	73fb      	strb	r3, [r7, #15]
      break;
 800e274:	e04a      	b.n	800e30c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	785b      	ldrb	r3, [r3, #1]
 800e27a:	2b09      	cmp	r3, #9
 800e27c:	d83b      	bhi.n	800e2f6 <USBD_StdDevReq+0xc2>
 800e27e:	a201      	add	r2, pc, #4	@ (adr r2, 800e284 <USBD_StdDevReq+0x50>)
 800e280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e284:	0800e2d9 	.word	0x0800e2d9
 800e288:	0800e2ed 	.word	0x0800e2ed
 800e28c:	0800e2f7 	.word	0x0800e2f7
 800e290:	0800e2e3 	.word	0x0800e2e3
 800e294:	0800e2f7 	.word	0x0800e2f7
 800e298:	0800e2b7 	.word	0x0800e2b7
 800e29c:	0800e2ad 	.word	0x0800e2ad
 800e2a0:	0800e2f7 	.word	0x0800e2f7
 800e2a4:	0800e2cf 	.word	0x0800e2cf
 800e2a8:	0800e2c1 	.word	0x0800e2c1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e2ac:	6839      	ldr	r1, [r7, #0]
 800e2ae:	6878      	ldr	r0, [r7, #4]
 800e2b0:	f000 fa3e 	bl	800e730 <USBD_GetDescriptor>
          break;
 800e2b4:	e024      	b.n	800e300 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e2b6:	6839      	ldr	r1, [r7, #0]
 800e2b8:	6878      	ldr	r0, [r7, #4]
 800e2ba:	f000 fba3 	bl	800ea04 <USBD_SetAddress>
          break;
 800e2be:	e01f      	b.n	800e300 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e2c0:	6839      	ldr	r1, [r7, #0]
 800e2c2:	6878      	ldr	r0, [r7, #4]
 800e2c4:	f000 fbe2 	bl	800ea8c <USBD_SetConfig>
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	73fb      	strb	r3, [r7, #15]
          break;
 800e2cc:	e018      	b.n	800e300 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e2ce:	6839      	ldr	r1, [r7, #0]
 800e2d0:	6878      	ldr	r0, [r7, #4]
 800e2d2:	f000 fc85 	bl	800ebe0 <USBD_GetConfig>
          break;
 800e2d6:	e013      	b.n	800e300 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e2d8:	6839      	ldr	r1, [r7, #0]
 800e2da:	6878      	ldr	r0, [r7, #4]
 800e2dc:	f000 fcb6 	bl	800ec4c <USBD_GetStatus>
          break;
 800e2e0:	e00e      	b.n	800e300 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e2e2:	6839      	ldr	r1, [r7, #0]
 800e2e4:	6878      	ldr	r0, [r7, #4]
 800e2e6:	f000 fce5 	bl	800ecb4 <USBD_SetFeature>
          break;
 800e2ea:	e009      	b.n	800e300 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e2ec:	6839      	ldr	r1, [r7, #0]
 800e2ee:	6878      	ldr	r0, [r7, #4]
 800e2f0:	f000 fd09 	bl	800ed06 <USBD_ClrFeature>
          break;
 800e2f4:	e004      	b.n	800e300 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800e2f6:	6839      	ldr	r1, [r7, #0]
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	f000 fd60 	bl	800edbe <USBD_CtlError>
          break;
 800e2fe:	bf00      	nop
      }
      break;
 800e300:	e004      	b.n	800e30c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800e302:	6839      	ldr	r1, [r7, #0]
 800e304:	6878      	ldr	r0, [r7, #4]
 800e306:	f000 fd5a 	bl	800edbe <USBD_CtlError>
      break;
 800e30a:	bf00      	nop
  }

  return ret;
 800e30c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e30e:	4618      	mov	r0, r3
 800e310:	3710      	adds	r7, #16
 800e312:	46bd      	mov	sp, r7
 800e314:	bd80      	pop	{r7, pc}
 800e316:	bf00      	nop

0800e318 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e318:	b580      	push	{r7, lr}
 800e31a:	b084      	sub	sp, #16
 800e31c:	af00      	add	r7, sp, #0
 800e31e:	6078      	str	r0, [r7, #4]
 800e320:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e322:	2300      	movs	r3, #0
 800e324:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e326:	683b      	ldr	r3, [r7, #0]
 800e328:	781b      	ldrb	r3, [r3, #0]
 800e32a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e32e:	2b40      	cmp	r3, #64	@ 0x40
 800e330:	d005      	beq.n	800e33e <USBD_StdItfReq+0x26>
 800e332:	2b40      	cmp	r3, #64	@ 0x40
 800e334:	d852      	bhi.n	800e3dc <USBD_StdItfReq+0xc4>
 800e336:	2b00      	cmp	r3, #0
 800e338:	d001      	beq.n	800e33e <USBD_StdItfReq+0x26>
 800e33a:	2b20      	cmp	r3, #32
 800e33c:	d14e      	bne.n	800e3dc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e344:	b2db      	uxtb	r3, r3
 800e346:	3b01      	subs	r3, #1
 800e348:	2b02      	cmp	r3, #2
 800e34a:	d840      	bhi.n	800e3ce <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	889b      	ldrh	r3, [r3, #4]
 800e350:	b2db      	uxtb	r3, r3
 800e352:	2b01      	cmp	r3, #1
 800e354:	d836      	bhi.n	800e3c4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800e356:	683b      	ldr	r3, [r7, #0]
 800e358:	889b      	ldrh	r3, [r3, #4]
 800e35a:	b2db      	uxtb	r3, r3
 800e35c:	4619      	mov	r1, r3
 800e35e:	6878      	ldr	r0, [r7, #4]
 800e360:	f7ff fedb 	bl	800e11a <USBD_CoreFindIF>
 800e364:	4603      	mov	r3, r0
 800e366:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e368:	7bbb      	ldrb	r3, [r7, #14]
 800e36a:	2bff      	cmp	r3, #255	@ 0xff
 800e36c:	d01d      	beq.n	800e3aa <USBD_StdItfReq+0x92>
 800e36e:	7bbb      	ldrb	r3, [r7, #14]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d11a      	bne.n	800e3aa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800e374:	7bba      	ldrb	r2, [r7, #14]
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	32ae      	adds	r2, #174	@ 0xae
 800e37a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e37e:	689b      	ldr	r3, [r3, #8]
 800e380:	2b00      	cmp	r3, #0
 800e382:	d00f      	beq.n	800e3a4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800e384:	7bba      	ldrb	r2, [r7, #14]
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e38c:	7bba      	ldrb	r2, [r7, #14]
 800e38e:	687b      	ldr	r3, [r7, #4]
 800e390:	32ae      	adds	r2, #174	@ 0xae
 800e392:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e396:	689b      	ldr	r3, [r3, #8]
 800e398:	6839      	ldr	r1, [r7, #0]
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	4798      	blx	r3
 800e39e:	4603      	mov	r3, r0
 800e3a0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e3a2:	e004      	b.n	800e3ae <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800e3a4:	2303      	movs	r3, #3
 800e3a6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e3a8:	e001      	b.n	800e3ae <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800e3aa:	2303      	movs	r3, #3
 800e3ac:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	88db      	ldrh	r3, [r3, #6]
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d110      	bne.n	800e3d8 <USBD_StdItfReq+0xc0>
 800e3b6:	7bfb      	ldrb	r3, [r7, #15]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d10d      	bne.n	800e3d8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e3bc:	6878      	ldr	r0, [r7, #4]
 800e3be:	f000 fdbb 	bl	800ef38 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e3c2:	e009      	b.n	800e3d8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800e3c4:	6839      	ldr	r1, [r7, #0]
 800e3c6:	6878      	ldr	r0, [r7, #4]
 800e3c8:	f000 fcf9 	bl	800edbe <USBD_CtlError>
          break;
 800e3cc:	e004      	b.n	800e3d8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800e3ce:	6839      	ldr	r1, [r7, #0]
 800e3d0:	6878      	ldr	r0, [r7, #4]
 800e3d2:	f000 fcf4 	bl	800edbe <USBD_CtlError>
          break;
 800e3d6:	e000      	b.n	800e3da <USBD_StdItfReq+0xc2>
          break;
 800e3d8:	bf00      	nop
      }
      break;
 800e3da:	e004      	b.n	800e3e6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800e3dc:	6839      	ldr	r1, [r7, #0]
 800e3de:	6878      	ldr	r0, [r7, #4]
 800e3e0:	f000 fced 	bl	800edbe <USBD_CtlError>
      break;
 800e3e4:	bf00      	nop
  }

  return ret;
 800e3e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e3e8:	4618      	mov	r0, r3
 800e3ea:	3710      	adds	r7, #16
 800e3ec:	46bd      	mov	sp, r7
 800e3ee:	bd80      	pop	{r7, pc}

0800e3f0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	b084      	sub	sp, #16
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
 800e3f8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800e3fe:	683b      	ldr	r3, [r7, #0]
 800e400:	889b      	ldrh	r3, [r3, #4]
 800e402:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e404:	683b      	ldr	r3, [r7, #0]
 800e406:	781b      	ldrb	r3, [r3, #0]
 800e408:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e40c:	2b40      	cmp	r3, #64	@ 0x40
 800e40e:	d007      	beq.n	800e420 <USBD_StdEPReq+0x30>
 800e410:	2b40      	cmp	r3, #64	@ 0x40
 800e412:	f200 8181 	bhi.w	800e718 <USBD_StdEPReq+0x328>
 800e416:	2b00      	cmp	r3, #0
 800e418:	d02a      	beq.n	800e470 <USBD_StdEPReq+0x80>
 800e41a:	2b20      	cmp	r3, #32
 800e41c:	f040 817c 	bne.w	800e718 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800e420:	7bbb      	ldrb	r3, [r7, #14]
 800e422:	4619      	mov	r1, r3
 800e424:	6878      	ldr	r0, [r7, #4]
 800e426:	f7ff fe85 	bl	800e134 <USBD_CoreFindEP>
 800e42a:	4603      	mov	r3, r0
 800e42c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e42e:	7b7b      	ldrb	r3, [r7, #13]
 800e430:	2bff      	cmp	r3, #255	@ 0xff
 800e432:	f000 8176 	beq.w	800e722 <USBD_StdEPReq+0x332>
 800e436:	7b7b      	ldrb	r3, [r7, #13]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	f040 8172 	bne.w	800e722 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800e43e:	7b7a      	ldrb	r2, [r7, #13]
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800e446:	7b7a      	ldrb	r2, [r7, #13]
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	32ae      	adds	r2, #174	@ 0xae
 800e44c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e450:	689b      	ldr	r3, [r3, #8]
 800e452:	2b00      	cmp	r3, #0
 800e454:	f000 8165 	beq.w	800e722 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800e458:	7b7a      	ldrb	r2, [r7, #13]
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	32ae      	adds	r2, #174	@ 0xae
 800e45e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e462:	689b      	ldr	r3, [r3, #8]
 800e464:	6839      	ldr	r1, [r7, #0]
 800e466:	6878      	ldr	r0, [r7, #4]
 800e468:	4798      	blx	r3
 800e46a:	4603      	mov	r3, r0
 800e46c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e46e:	e158      	b.n	800e722 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	785b      	ldrb	r3, [r3, #1]
 800e474:	2b03      	cmp	r3, #3
 800e476:	d008      	beq.n	800e48a <USBD_StdEPReq+0x9a>
 800e478:	2b03      	cmp	r3, #3
 800e47a:	f300 8147 	bgt.w	800e70c <USBD_StdEPReq+0x31c>
 800e47e:	2b00      	cmp	r3, #0
 800e480:	f000 809b 	beq.w	800e5ba <USBD_StdEPReq+0x1ca>
 800e484:	2b01      	cmp	r3, #1
 800e486:	d03c      	beq.n	800e502 <USBD_StdEPReq+0x112>
 800e488:	e140      	b.n	800e70c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e490:	b2db      	uxtb	r3, r3
 800e492:	2b02      	cmp	r3, #2
 800e494:	d002      	beq.n	800e49c <USBD_StdEPReq+0xac>
 800e496:	2b03      	cmp	r3, #3
 800e498:	d016      	beq.n	800e4c8 <USBD_StdEPReq+0xd8>
 800e49a:	e02c      	b.n	800e4f6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e49c:	7bbb      	ldrb	r3, [r7, #14]
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d00d      	beq.n	800e4be <USBD_StdEPReq+0xce>
 800e4a2:	7bbb      	ldrb	r3, [r7, #14]
 800e4a4:	2b80      	cmp	r3, #128	@ 0x80
 800e4a6:	d00a      	beq.n	800e4be <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e4a8:	7bbb      	ldrb	r3, [r7, #14]
 800e4aa:	4619      	mov	r1, r3
 800e4ac:	6878      	ldr	r0, [r7, #4]
 800e4ae:	f009 ff5a 	bl	8018366 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e4b2:	2180      	movs	r1, #128	@ 0x80
 800e4b4:	6878      	ldr	r0, [r7, #4]
 800e4b6:	f009 ff56 	bl	8018366 <USBD_LL_StallEP>
 800e4ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e4bc:	e020      	b.n	800e500 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800e4be:	6839      	ldr	r1, [r7, #0]
 800e4c0:	6878      	ldr	r0, [r7, #4]
 800e4c2:	f000 fc7c 	bl	800edbe <USBD_CtlError>
              break;
 800e4c6:	e01b      	b.n	800e500 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e4c8:	683b      	ldr	r3, [r7, #0]
 800e4ca:	885b      	ldrh	r3, [r3, #2]
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d10e      	bne.n	800e4ee <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e4d0:	7bbb      	ldrb	r3, [r7, #14]
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d00b      	beq.n	800e4ee <USBD_StdEPReq+0xfe>
 800e4d6:	7bbb      	ldrb	r3, [r7, #14]
 800e4d8:	2b80      	cmp	r3, #128	@ 0x80
 800e4da:	d008      	beq.n	800e4ee <USBD_StdEPReq+0xfe>
 800e4dc:	683b      	ldr	r3, [r7, #0]
 800e4de:	88db      	ldrh	r3, [r3, #6]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d104      	bne.n	800e4ee <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e4e4:	7bbb      	ldrb	r3, [r7, #14]
 800e4e6:	4619      	mov	r1, r3
 800e4e8:	6878      	ldr	r0, [r7, #4]
 800e4ea:	f009 ff3c 	bl	8018366 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e4ee:	6878      	ldr	r0, [r7, #4]
 800e4f0:	f000 fd22 	bl	800ef38 <USBD_CtlSendStatus>

              break;
 800e4f4:	e004      	b.n	800e500 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800e4f6:	6839      	ldr	r1, [r7, #0]
 800e4f8:	6878      	ldr	r0, [r7, #4]
 800e4fa:	f000 fc60 	bl	800edbe <USBD_CtlError>
              break;
 800e4fe:	bf00      	nop
          }
          break;
 800e500:	e109      	b.n	800e716 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e508:	b2db      	uxtb	r3, r3
 800e50a:	2b02      	cmp	r3, #2
 800e50c:	d002      	beq.n	800e514 <USBD_StdEPReq+0x124>
 800e50e:	2b03      	cmp	r3, #3
 800e510:	d016      	beq.n	800e540 <USBD_StdEPReq+0x150>
 800e512:	e04b      	b.n	800e5ac <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e514:	7bbb      	ldrb	r3, [r7, #14]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d00d      	beq.n	800e536 <USBD_StdEPReq+0x146>
 800e51a:	7bbb      	ldrb	r3, [r7, #14]
 800e51c:	2b80      	cmp	r3, #128	@ 0x80
 800e51e:	d00a      	beq.n	800e536 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e520:	7bbb      	ldrb	r3, [r7, #14]
 800e522:	4619      	mov	r1, r3
 800e524:	6878      	ldr	r0, [r7, #4]
 800e526:	f009 ff1e 	bl	8018366 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e52a:	2180      	movs	r1, #128	@ 0x80
 800e52c:	6878      	ldr	r0, [r7, #4]
 800e52e:	f009 ff1a 	bl	8018366 <USBD_LL_StallEP>
 800e532:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e534:	e040      	b.n	800e5b8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800e536:	6839      	ldr	r1, [r7, #0]
 800e538:	6878      	ldr	r0, [r7, #4]
 800e53a:	f000 fc40 	bl	800edbe <USBD_CtlError>
              break;
 800e53e:	e03b      	b.n	800e5b8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	885b      	ldrh	r3, [r3, #2]
 800e544:	2b00      	cmp	r3, #0
 800e546:	d136      	bne.n	800e5b6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e548:	7bbb      	ldrb	r3, [r7, #14]
 800e54a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d004      	beq.n	800e55c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e552:	7bbb      	ldrb	r3, [r7, #14]
 800e554:	4619      	mov	r1, r3
 800e556:	6878      	ldr	r0, [r7, #4]
 800e558:	f009 ff24 	bl	80183a4 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e55c:	6878      	ldr	r0, [r7, #4]
 800e55e:	f000 fceb 	bl	800ef38 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800e562:	7bbb      	ldrb	r3, [r7, #14]
 800e564:	4619      	mov	r1, r3
 800e566:	6878      	ldr	r0, [r7, #4]
 800e568:	f7ff fde4 	bl	800e134 <USBD_CoreFindEP>
 800e56c:	4603      	mov	r3, r0
 800e56e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e570:	7b7b      	ldrb	r3, [r7, #13]
 800e572:	2bff      	cmp	r3, #255	@ 0xff
 800e574:	d01f      	beq.n	800e5b6 <USBD_StdEPReq+0x1c6>
 800e576:	7b7b      	ldrb	r3, [r7, #13]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d11c      	bne.n	800e5b6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800e57c:	7b7a      	ldrb	r2, [r7, #13]
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800e584:	7b7a      	ldrb	r2, [r7, #13]
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	32ae      	adds	r2, #174	@ 0xae
 800e58a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e58e:	689b      	ldr	r3, [r3, #8]
 800e590:	2b00      	cmp	r3, #0
 800e592:	d010      	beq.n	800e5b6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e594:	7b7a      	ldrb	r2, [r7, #13]
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	32ae      	adds	r2, #174	@ 0xae
 800e59a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e59e:	689b      	ldr	r3, [r3, #8]
 800e5a0:	6839      	ldr	r1, [r7, #0]
 800e5a2:	6878      	ldr	r0, [r7, #4]
 800e5a4:	4798      	blx	r3
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800e5aa:	e004      	b.n	800e5b6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800e5ac:	6839      	ldr	r1, [r7, #0]
 800e5ae:	6878      	ldr	r0, [r7, #4]
 800e5b0:	f000 fc05 	bl	800edbe <USBD_CtlError>
              break;
 800e5b4:	e000      	b.n	800e5b8 <USBD_StdEPReq+0x1c8>
              break;
 800e5b6:	bf00      	nop
          }
          break;
 800e5b8:	e0ad      	b.n	800e716 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e5c0:	b2db      	uxtb	r3, r3
 800e5c2:	2b02      	cmp	r3, #2
 800e5c4:	d002      	beq.n	800e5cc <USBD_StdEPReq+0x1dc>
 800e5c6:	2b03      	cmp	r3, #3
 800e5c8:	d033      	beq.n	800e632 <USBD_StdEPReq+0x242>
 800e5ca:	e099      	b.n	800e700 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e5cc:	7bbb      	ldrb	r3, [r7, #14]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d007      	beq.n	800e5e2 <USBD_StdEPReq+0x1f2>
 800e5d2:	7bbb      	ldrb	r3, [r7, #14]
 800e5d4:	2b80      	cmp	r3, #128	@ 0x80
 800e5d6:	d004      	beq.n	800e5e2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800e5d8:	6839      	ldr	r1, [r7, #0]
 800e5da:	6878      	ldr	r0, [r7, #4]
 800e5dc:	f000 fbef 	bl	800edbe <USBD_CtlError>
                break;
 800e5e0:	e093      	b.n	800e70a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e5e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	da0b      	bge.n	800e602 <USBD_StdEPReq+0x212>
 800e5ea:	7bbb      	ldrb	r3, [r7, #14]
 800e5ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e5f0:	4613      	mov	r3, r2
 800e5f2:	009b      	lsls	r3, r3, #2
 800e5f4:	4413      	add	r3, r2
 800e5f6:	009b      	lsls	r3, r3, #2
 800e5f8:	3310      	adds	r3, #16
 800e5fa:	687a      	ldr	r2, [r7, #4]
 800e5fc:	4413      	add	r3, r2
 800e5fe:	3304      	adds	r3, #4
 800e600:	e00b      	b.n	800e61a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e602:	7bbb      	ldrb	r3, [r7, #14]
 800e604:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e608:	4613      	mov	r3, r2
 800e60a:	009b      	lsls	r3, r3, #2
 800e60c:	4413      	add	r3, r2
 800e60e:	009b      	lsls	r3, r3, #2
 800e610:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e614:	687a      	ldr	r2, [r7, #4]
 800e616:	4413      	add	r3, r2
 800e618:	3304      	adds	r3, #4
 800e61a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e61c:	68bb      	ldr	r3, [r7, #8]
 800e61e:	2200      	movs	r2, #0
 800e620:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e622:	68bb      	ldr	r3, [r7, #8]
 800e624:	330e      	adds	r3, #14
 800e626:	2202      	movs	r2, #2
 800e628:	4619      	mov	r1, r3
 800e62a:	6878      	ldr	r0, [r7, #4]
 800e62c:	f000 fc44 	bl	800eeb8 <USBD_CtlSendData>
              break;
 800e630:	e06b      	b.n	800e70a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e632:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e636:	2b00      	cmp	r3, #0
 800e638:	da11      	bge.n	800e65e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e63a:	7bbb      	ldrb	r3, [r7, #14]
 800e63c:	f003 020f 	and.w	r2, r3, #15
 800e640:	6879      	ldr	r1, [r7, #4]
 800e642:	4613      	mov	r3, r2
 800e644:	009b      	lsls	r3, r3, #2
 800e646:	4413      	add	r3, r2
 800e648:	009b      	lsls	r3, r3, #2
 800e64a:	440b      	add	r3, r1
 800e64c:	3323      	adds	r3, #35	@ 0x23
 800e64e:	781b      	ldrb	r3, [r3, #0]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d117      	bne.n	800e684 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800e654:	6839      	ldr	r1, [r7, #0]
 800e656:	6878      	ldr	r0, [r7, #4]
 800e658:	f000 fbb1 	bl	800edbe <USBD_CtlError>
                  break;
 800e65c:	e055      	b.n	800e70a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e65e:	7bbb      	ldrb	r3, [r7, #14]
 800e660:	f003 020f 	and.w	r2, r3, #15
 800e664:	6879      	ldr	r1, [r7, #4]
 800e666:	4613      	mov	r3, r2
 800e668:	009b      	lsls	r3, r3, #2
 800e66a:	4413      	add	r3, r2
 800e66c:	009b      	lsls	r3, r3, #2
 800e66e:	440b      	add	r3, r1
 800e670:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e674:	781b      	ldrb	r3, [r3, #0]
 800e676:	2b00      	cmp	r3, #0
 800e678:	d104      	bne.n	800e684 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800e67a:	6839      	ldr	r1, [r7, #0]
 800e67c:	6878      	ldr	r0, [r7, #4]
 800e67e:	f000 fb9e 	bl	800edbe <USBD_CtlError>
                  break;
 800e682:	e042      	b.n	800e70a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e684:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	da0b      	bge.n	800e6a4 <USBD_StdEPReq+0x2b4>
 800e68c:	7bbb      	ldrb	r3, [r7, #14]
 800e68e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e692:	4613      	mov	r3, r2
 800e694:	009b      	lsls	r3, r3, #2
 800e696:	4413      	add	r3, r2
 800e698:	009b      	lsls	r3, r3, #2
 800e69a:	3310      	adds	r3, #16
 800e69c:	687a      	ldr	r2, [r7, #4]
 800e69e:	4413      	add	r3, r2
 800e6a0:	3304      	adds	r3, #4
 800e6a2:	e00b      	b.n	800e6bc <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e6a4:	7bbb      	ldrb	r3, [r7, #14]
 800e6a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e6aa:	4613      	mov	r3, r2
 800e6ac:	009b      	lsls	r3, r3, #2
 800e6ae:	4413      	add	r3, r2
 800e6b0:	009b      	lsls	r3, r3, #2
 800e6b2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e6b6:	687a      	ldr	r2, [r7, #4]
 800e6b8:	4413      	add	r3, r2
 800e6ba:	3304      	adds	r3, #4
 800e6bc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e6be:	7bbb      	ldrb	r3, [r7, #14]
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d002      	beq.n	800e6ca <USBD_StdEPReq+0x2da>
 800e6c4:	7bbb      	ldrb	r3, [r7, #14]
 800e6c6:	2b80      	cmp	r3, #128	@ 0x80
 800e6c8:	d103      	bne.n	800e6d2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800e6ca:	68bb      	ldr	r3, [r7, #8]
 800e6cc:	2200      	movs	r2, #0
 800e6ce:	739a      	strb	r2, [r3, #14]
 800e6d0:	e00e      	b.n	800e6f0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e6d2:	7bbb      	ldrb	r3, [r7, #14]
 800e6d4:	4619      	mov	r1, r3
 800e6d6:	6878      	ldr	r0, [r7, #4]
 800e6d8:	f009 fe83 	bl	80183e2 <USBD_LL_IsStallEP>
 800e6dc:	4603      	mov	r3, r0
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d003      	beq.n	800e6ea <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	2201      	movs	r2, #1
 800e6e6:	739a      	strb	r2, [r3, #14]
 800e6e8:	e002      	b.n	800e6f0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800e6ea:	68bb      	ldr	r3, [r7, #8]
 800e6ec:	2200      	movs	r2, #0
 800e6ee:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e6f0:	68bb      	ldr	r3, [r7, #8]
 800e6f2:	330e      	adds	r3, #14
 800e6f4:	2202      	movs	r2, #2
 800e6f6:	4619      	mov	r1, r3
 800e6f8:	6878      	ldr	r0, [r7, #4]
 800e6fa:	f000 fbdd 	bl	800eeb8 <USBD_CtlSendData>
              break;
 800e6fe:	e004      	b.n	800e70a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800e700:	6839      	ldr	r1, [r7, #0]
 800e702:	6878      	ldr	r0, [r7, #4]
 800e704:	f000 fb5b 	bl	800edbe <USBD_CtlError>
              break;
 800e708:	bf00      	nop
          }
          break;
 800e70a:	e004      	b.n	800e716 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800e70c:	6839      	ldr	r1, [r7, #0]
 800e70e:	6878      	ldr	r0, [r7, #4]
 800e710:	f000 fb55 	bl	800edbe <USBD_CtlError>
          break;
 800e714:	bf00      	nop
      }
      break;
 800e716:	e005      	b.n	800e724 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800e718:	6839      	ldr	r1, [r7, #0]
 800e71a:	6878      	ldr	r0, [r7, #4]
 800e71c:	f000 fb4f 	bl	800edbe <USBD_CtlError>
      break;
 800e720:	e000      	b.n	800e724 <USBD_StdEPReq+0x334>
      break;
 800e722:	bf00      	nop
  }

  return ret;
 800e724:	7bfb      	ldrb	r3, [r7, #15]
}
 800e726:	4618      	mov	r0, r3
 800e728:	3710      	adds	r7, #16
 800e72a:	46bd      	mov	sp, r7
 800e72c:	bd80      	pop	{r7, pc}
	...

0800e730 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b084      	sub	sp, #16
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
 800e738:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e73a:	2300      	movs	r3, #0
 800e73c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e73e:	2300      	movs	r3, #0
 800e740:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e742:	2300      	movs	r3, #0
 800e744:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	885b      	ldrh	r3, [r3, #2]
 800e74a:	0a1b      	lsrs	r3, r3, #8
 800e74c:	b29b      	uxth	r3, r3
 800e74e:	3b01      	subs	r3, #1
 800e750:	2b06      	cmp	r3, #6
 800e752:	f200 8128 	bhi.w	800e9a6 <USBD_GetDescriptor+0x276>
 800e756:	a201      	add	r2, pc, #4	@ (adr r2, 800e75c <USBD_GetDescriptor+0x2c>)
 800e758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e75c:	0800e779 	.word	0x0800e779
 800e760:	0800e791 	.word	0x0800e791
 800e764:	0800e7d1 	.word	0x0800e7d1
 800e768:	0800e9a7 	.word	0x0800e9a7
 800e76c:	0800e9a7 	.word	0x0800e9a7
 800e770:	0800e947 	.word	0x0800e947
 800e774:	0800e973 	.word	0x0800e973
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	687a      	ldr	r2, [r7, #4]
 800e782:	7c12      	ldrb	r2, [r2, #16]
 800e784:	f107 0108 	add.w	r1, r7, #8
 800e788:	4610      	mov	r0, r2
 800e78a:	4798      	blx	r3
 800e78c:	60f8      	str	r0, [r7, #12]
      break;
 800e78e:	e112      	b.n	800e9b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	7c1b      	ldrb	r3, [r3, #16]
 800e794:	2b00      	cmp	r3, #0
 800e796:	d10d      	bne.n	800e7b4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e79e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7a0:	f107 0208 	add.w	r2, r7, #8
 800e7a4:	4610      	mov	r0, r2
 800e7a6:	4798      	blx	r3
 800e7a8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	3301      	adds	r3, #1
 800e7ae:	2202      	movs	r2, #2
 800e7b0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e7b2:	e100      	b.n	800e9b6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e7ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7bc:	f107 0208 	add.w	r2, r7, #8
 800e7c0:	4610      	mov	r0, r2
 800e7c2:	4798      	blx	r3
 800e7c4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e7c6:	68fb      	ldr	r3, [r7, #12]
 800e7c8:	3301      	adds	r3, #1
 800e7ca:	2202      	movs	r2, #2
 800e7cc:	701a      	strb	r2, [r3, #0]
      break;
 800e7ce:	e0f2      	b.n	800e9b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e7d0:	683b      	ldr	r3, [r7, #0]
 800e7d2:	885b      	ldrh	r3, [r3, #2]
 800e7d4:	b2db      	uxtb	r3, r3
 800e7d6:	2b05      	cmp	r3, #5
 800e7d8:	f200 80ac 	bhi.w	800e934 <USBD_GetDescriptor+0x204>
 800e7dc:	a201      	add	r2, pc, #4	@ (adr r2, 800e7e4 <USBD_GetDescriptor+0xb4>)
 800e7de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7e2:	bf00      	nop
 800e7e4:	0800e7fd 	.word	0x0800e7fd
 800e7e8:	0800e831 	.word	0x0800e831
 800e7ec:	0800e865 	.word	0x0800e865
 800e7f0:	0800e899 	.word	0x0800e899
 800e7f4:	0800e8cd 	.word	0x0800e8cd
 800e7f8:	0800e901 	.word	0x0800e901
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e802:	685b      	ldr	r3, [r3, #4]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d00b      	beq.n	800e820 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e80e:	685b      	ldr	r3, [r3, #4]
 800e810:	687a      	ldr	r2, [r7, #4]
 800e812:	7c12      	ldrb	r2, [r2, #16]
 800e814:	f107 0108 	add.w	r1, r7, #8
 800e818:	4610      	mov	r0, r2
 800e81a:	4798      	blx	r3
 800e81c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e81e:	e091      	b.n	800e944 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e820:	6839      	ldr	r1, [r7, #0]
 800e822:	6878      	ldr	r0, [r7, #4]
 800e824:	f000 facb 	bl	800edbe <USBD_CtlError>
            err++;
 800e828:	7afb      	ldrb	r3, [r7, #11]
 800e82a:	3301      	adds	r3, #1
 800e82c:	72fb      	strb	r3, [r7, #11]
          break;
 800e82e:	e089      	b.n	800e944 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e836:	689b      	ldr	r3, [r3, #8]
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d00b      	beq.n	800e854 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e842:	689b      	ldr	r3, [r3, #8]
 800e844:	687a      	ldr	r2, [r7, #4]
 800e846:	7c12      	ldrb	r2, [r2, #16]
 800e848:	f107 0108 	add.w	r1, r7, #8
 800e84c:	4610      	mov	r0, r2
 800e84e:	4798      	blx	r3
 800e850:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e852:	e077      	b.n	800e944 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e854:	6839      	ldr	r1, [r7, #0]
 800e856:	6878      	ldr	r0, [r7, #4]
 800e858:	f000 fab1 	bl	800edbe <USBD_CtlError>
            err++;
 800e85c:	7afb      	ldrb	r3, [r7, #11]
 800e85e:	3301      	adds	r3, #1
 800e860:	72fb      	strb	r3, [r7, #11]
          break;
 800e862:	e06f      	b.n	800e944 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e86a:	68db      	ldr	r3, [r3, #12]
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d00b      	beq.n	800e888 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e870:	687b      	ldr	r3, [r7, #4]
 800e872:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e876:	68db      	ldr	r3, [r3, #12]
 800e878:	687a      	ldr	r2, [r7, #4]
 800e87a:	7c12      	ldrb	r2, [r2, #16]
 800e87c:	f107 0108 	add.w	r1, r7, #8
 800e880:	4610      	mov	r0, r2
 800e882:	4798      	blx	r3
 800e884:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e886:	e05d      	b.n	800e944 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e888:	6839      	ldr	r1, [r7, #0]
 800e88a:	6878      	ldr	r0, [r7, #4]
 800e88c:	f000 fa97 	bl	800edbe <USBD_CtlError>
            err++;
 800e890:	7afb      	ldrb	r3, [r7, #11]
 800e892:	3301      	adds	r3, #1
 800e894:	72fb      	strb	r3, [r7, #11]
          break;
 800e896:	e055      	b.n	800e944 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e89e:	691b      	ldr	r3, [r3, #16]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d00b      	beq.n	800e8bc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e8aa:	691b      	ldr	r3, [r3, #16]
 800e8ac:	687a      	ldr	r2, [r7, #4]
 800e8ae:	7c12      	ldrb	r2, [r2, #16]
 800e8b0:	f107 0108 	add.w	r1, r7, #8
 800e8b4:	4610      	mov	r0, r2
 800e8b6:	4798      	blx	r3
 800e8b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e8ba:	e043      	b.n	800e944 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e8bc:	6839      	ldr	r1, [r7, #0]
 800e8be:	6878      	ldr	r0, [r7, #4]
 800e8c0:	f000 fa7d 	bl	800edbe <USBD_CtlError>
            err++;
 800e8c4:	7afb      	ldrb	r3, [r7, #11]
 800e8c6:	3301      	adds	r3, #1
 800e8c8:	72fb      	strb	r3, [r7, #11]
          break;
 800e8ca:	e03b      	b.n	800e944 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e8d2:	695b      	ldr	r3, [r3, #20]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d00b      	beq.n	800e8f0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e8de:	695b      	ldr	r3, [r3, #20]
 800e8e0:	687a      	ldr	r2, [r7, #4]
 800e8e2:	7c12      	ldrb	r2, [r2, #16]
 800e8e4:	f107 0108 	add.w	r1, r7, #8
 800e8e8:	4610      	mov	r0, r2
 800e8ea:	4798      	blx	r3
 800e8ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e8ee:	e029      	b.n	800e944 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e8f0:	6839      	ldr	r1, [r7, #0]
 800e8f2:	6878      	ldr	r0, [r7, #4]
 800e8f4:	f000 fa63 	bl	800edbe <USBD_CtlError>
            err++;
 800e8f8:	7afb      	ldrb	r3, [r7, #11]
 800e8fa:	3301      	adds	r3, #1
 800e8fc:	72fb      	strb	r3, [r7, #11]
          break;
 800e8fe:	e021      	b.n	800e944 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e906:	699b      	ldr	r3, [r3, #24]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d00b      	beq.n	800e924 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e912:	699b      	ldr	r3, [r3, #24]
 800e914:	687a      	ldr	r2, [r7, #4]
 800e916:	7c12      	ldrb	r2, [r2, #16]
 800e918:	f107 0108 	add.w	r1, r7, #8
 800e91c:	4610      	mov	r0, r2
 800e91e:	4798      	blx	r3
 800e920:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e922:	e00f      	b.n	800e944 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e924:	6839      	ldr	r1, [r7, #0]
 800e926:	6878      	ldr	r0, [r7, #4]
 800e928:	f000 fa49 	bl	800edbe <USBD_CtlError>
            err++;
 800e92c:	7afb      	ldrb	r3, [r7, #11]
 800e92e:	3301      	adds	r3, #1
 800e930:	72fb      	strb	r3, [r7, #11]
          break;
 800e932:	e007      	b.n	800e944 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e934:	6839      	ldr	r1, [r7, #0]
 800e936:	6878      	ldr	r0, [r7, #4]
 800e938:	f000 fa41 	bl	800edbe <USBD_CtlError>
          err++;
 800e93c:	7afb      	ldrb	r3, [r7, #11]
 800e93e:	3301      	adds	r3, #1
 800e940:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e942:	bf00      	nop
      }
      break;
 800e944:	e037      	b.n	800e9b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	7c1b      	ldrb	r3, [r3, #16]
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d109      	bne.n	800e962 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e956:	f107 0208 	add.w	r2, r7, #8
 800e95a:	4610      	mov	r0, r2
 800e95c:	4798      	blx	r3
 800e95e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e960:	e029      	b.n	800e9b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e962:	6839      	ldr	r1, [r7, #0]
 800e964:	6878      	ldr	r0, [r7, #4]
 800e966:	f000 fa2a 	bl	800edbe <USBD_CtlError>
        err++;
 800e96a:	7afb      	ldrb	r3, [r7, #11]
 800e96c:	3301      	adds	r3, #1
 800e96e:	72fb      	strb	r3, [r7, #11]
      break;
 800e970:	e021      	b.n	800e9b6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	7c1b      	ldrb	r3, [r3, #16]
 800e976:	2b00      	cmp	r3, #0
 800e978:	d10d      	bne.n	800e996 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e982:	f107 0208 	add.w	r2, r7, #8
 800e986:	4610      	mov	r0, r2
 800e988:	4798      	blx	r3
 800e98a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	3301      	adds	r3, #1
 800e990:	2207      	movs	r2, #7
 800e992:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e994:	e00f      	b.n	800e9b6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e996:	6839      	ldr	r1, [r7, #0]
 800e998:	6878      	ldr	r0, [r7, #4]
 800e99a:	f000 fa10 	bl	800edbe <USBD_CtlError>
        err++;
 800e99e:	7afb      	ldrb	r3, [r7, #11]
 800e9a0:	3301      	adds	r3, #1
 800e9a2:	72fb      	strb	r3, [r7, #11]
      break;
 800e9a4:	e007      	b.n	800e9b6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e9a6:	6839      	ldr	r1, [r7, #0]
 800e9a8:	6878      	ldr	r0, [r7, #4]
 800e9aa:	f000 fa08 	bl	800edbe <USBD_CtlError>
      err++;
 800e9ae:	7afb      	ldrb	r3, [r7, #11]
 800e9b0:	3301      	adds	r3, #1
 800e9b2:	72fb      	strb	r3, [r7, #11]
      break;
 800e9b4:	bf00      	nop
  }

  if (err != 0U)
 800e9b6:	7afb      	ldrb	r3, [r7, #11]
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d11e      	bne.n	800e9fa <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	88db      	ldrh	r3, [r3, #6]
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d016      	beq.n	800e9f2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800e9c4:	893b      	ldrh	r3, [r7, #8]
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d00e      	beq.n	800e9e8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800e9ca:	683b      	ldr	r3, [r7, #0]
 800e9cc:	88da      	ldrh	r2, [r3, #6]
 800e9ce:	893b      	ldrh	r3, [r7, #8]
 800e9d0:	4293      	cmp	r3, r2
 800e9d2:	bf28      	it	cs
 800e9d4:	4613      	movcs	r3, r2
 800e9d6:	b29b      	uxth	r3, r3
 800e9d8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e9da:	893b      	ldrh	r3, [r7, #8]
 800e9dc:	461a      	mov	r2, r3
 800e9de:	68f9      	ldr	r1, [r7, #12]
 800e9e0:	6878      	ldr	r0, [r7, #4]
 800e9e2:	f000 fa69 	bl	800eeb8 <USBD_CtlSendData>
 800e9e6:	e009      	b.n	800e9fc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e9e8:	6839      	ldr	r1, [r7, #0]
 800e9ea:	6878      	ldr	r0, [r7, #4]
 800e9ec:	f000 f9e7 	bl	800edbe <USBD_CtlError>
 800e9f0:	e004      	b.n	800e9fc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e9f2:	6878      	ldr	r0, [r7, #4]
 800e9f4:	f000 faa0 	bl	800ef38 <USBD_CtlSendStatus>
 800e9f8:	e000      	b.n	800e9fc <USBD_GetDescriptor+0x2cc>
    return;
 800e9fa:	bf00      	nop
  }
}
 800e9fc:	3710      	adds	r7, #16
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	bd80      	pop	{r7, pc}
 800ea02:	bf00      	nop

0800ea04 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b084      	sub	sp, #16
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
 800ea0c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	889b      	ldrh	r3, [r3, #4]
 800ea12:	2b00      	cmp	r3, #0
 800ea14:	d131      	bne.n	800ea7a <USBD_SetAddress+0x76>
 800ea16:	683b      	ldr	r3, [r7, #0]
 800ea18:	88db      	ldrh	r3, [r3, #6]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d12d      	bne.n	800ea7a <USBD_SetAddress+0x76>
 800ea1e:	683b      	ldr	r3, [r7, #0]
 800ea20:	885b      	ldrh	r3, [r3, #2]
 800ea22:	2b7f      	cmp	r3, #127	@ 0x7f
 800ea24:	d829      	bhi.n	800ea7a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ea26:	683b      	ldr	r3, [r7, #0]
 800ea28:	885b      	ldrh	r3, [r3, #2]
 800ea2a:	b2db      	uxtb	r3, r3
 800ea2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ea30:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ea38:	b2db      	uxtb	r3, r3
 800ea3a:	2b03      	cmp	r3, #3
 800ea3c:	d104      	bne.n	800ea48 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ea3e:	6839      	ldr	r1, [r7, #0]
 800ea40:	6878      	ldr	r0, [r7, #4]
 800ea42:	f000 f9bc 	bl	800edbe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea46:	e01d      	b.n	800ea84 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	7bfa      	ldrb	r2, [r7, #15]
 800ea4c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ea50:	7bfb      	ldrb	r3, [r7, #15]
 800ea52:	4619      	mov	r1, r3
 800ea54:	6878      	ldr	r0, [r7, #4]
 800ea56:	f009 fcf0 	bl	801843a <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ea5a:	6878      	ldr	r0, [r7, #4]
 800ea5c:	f000 fa6c 	bl	800ef38 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ea60:	7bfb      	ldrb	r3, [r7, #15]
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d004      	beq.n	800ea70 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	2202      	movs	r2, #2
 800ea6a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea6e:	e009      	b.n	800ea84 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	2201      	movs	r2, #1
 800ea74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ea78:	e004      	b.n	800ea84 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ea7a:	6839      	ldr	r1, [r7, #0]
 800ea7c:	6878      	ldr	r0, [r7, #4]
 800ea7e:	f000 f99e 	bl	800edbe <USBD_CtlError>
  }
}
 800ea82:	bf00      	nop
 800ea84:	bf00      	nop
 800ea86:	3710      	adds	r7, #16
 800ea88:	46bd      	mov	sp, r7
 800ea8a:	bd80      	pop	{r7, pc}

0800ea8c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b084      	sub	sp, #16
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
 800ea94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ea96:	2300      	movs	r3, #0
 800ea98:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ea9a:	683b      	ldr	r3, [r7, #0]
 800ea9c:	885b      	ldrh	r3, [r3, #2]
 800ea9e:	b2da      	uxtb	r2, r3
 800eaa0:	4b4e      	ldr	r3, [pc, #312]	@ (800ebdc <USBD_SetConfig+0x150>)
 800eaa2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800eaa4:	4b4d      	ldr	r3, [pc, #308]	@ (800ebdc <USBD_SetConfig+0x150>)
 800eaa6:	781b      	ldrb	r3, [r3, #0]
 800eaa8:	2b01      	cmp	r3, #1
 800eaaa:	d905      	bls.n	800eab8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800eaac:	6839      	ldr	r1, [r7, #0]
 800eaae:	6878      	ldr	r0, [r7, #4]
 800eab0:	f000 f985 	bl	800edbe <USBD_CtlError>
    return USBD_FAIL;
 800eab4:	2303      	movs	r3, #3
 800eab6:	e08c      	b.n	800ebd2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eabe:	b2db      	uxtb	r3, r3
 800eac0:	2b02      	cmp	r3, #2
 800eac2:	d002      	beq.n	800eaca <USBD_SetConfig+0x3e>
 800eac4:	2b03      	cmp	r3, #3
 800eac6:	d029      	beq.n	800eb1c <USBD_SetConfig+0x90>
 800eac8:	e075      	b.n	800ebb6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800eaca:	4b44      	ldr	r3, [pc, #272]	@ (800ebdc <USBD_SetConfig+0x150>)
 800eacc:	781b      	ldrb	r3, [r3, #0]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d020      	beq.n	800eb14 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ead2:	4b42      	ldr	r3, [pc, #264]	@ (800ebdc <USBD_SetConfig+0x150>)
 800ead4:	781b      	ldrb	r3, [r3, #0]
 800ead6:	461a      	mov	r2, r3
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800eadc:	4b3f      	ldr	r3, [pc, #252]	@ (800ebdc <USBD_SetConfig+0x150>)
 800eade:	781b      	ldrb	r3, [r3, #0]
 800eae0:	4619      	mov	r1, r3
 800eae2:	6878      	ldr	r0, [r7, #4]
 800eae4:	f7fe ffce 	bl	800da84 <USBD_SetClassConfig>
 800eae8:	4603      	mov	r3, r0
 800eaea:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800eaec:	7bfb      	ldrb	r3, [r7, #15]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d008      	beq.n	800eb04 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800eaf2:	6839      	ldr	r1, [r7, #0]
 800eaf4:	6878      	ldr	r0, [r7, #4]
 800eaf6:	f000 f962 	bl	800edbe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800eafa:	687b      	ldr	r3, [r7, #4]
 800eafc:	2202      	movs	r2, #2
 800eafe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800eb02:	e065      	b.n	800ebd0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800eb04:	6878      	ldr	r0, [r7, #4]
 800eb06:	f000 fa17 	bl	800ef38 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	2203      	movs	r2, #3
 800eb0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800eb12:	e05d      	b.n	800ebd0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800eb14:	6878      	ldr	r0, [r7, #4]
 800eb16:	f000 fa0f 	bl	800ef38 <USBD_CtlSendStatus>
      break;
 800eb1a:	e059      	b.n	800ebd0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800eb1c:	4b2f      	ldr	r3, [pc, #188]	@ (800ebdc <USBD_SetConfig+0x150>)
 800eb1e:	781b      	ldrb	r3, [r3, #0]
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d112      	bne.n	800eb4a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2202      	movs	r2, #2
 800eb28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800eb2c:	4b2b      	ldr	r3, [pc, #172]	@ (800ebdc <USBD_SetConfig+0x150>)
 800eb2e:	781b      	ldrb	r3, [r3, #0]
 800eb30:	461a      	mov	r2, r3
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800eb36:	4b29      	ldr	r3, [pc, #164]	@ (800ebdc <USBD_SetConfig+0x150>)
 800eb38:	781b      	ldrb	r3, [r3, #0]
 800eb3a:	4619      	mov	r1, r3
 800eb3c:	6878      	ldr	r0, [r7, #4]
 800eb3e:	f7fe ffbd 	bl	800dabc <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800eb42:	6878      	ldr	r0, [r7, #4]
 800eb44:	f000 f9f8 	bl	800ef38 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800eb48:	e042      	b.n	800ebd0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800eb4a:	4b24      	ldr	r3, [pc, #144]	@ (800ebdc <USBD_SetConfig+0x150>)
 800eb4c:	781b      	ldrb	r3, [r3, #0]
 800eb4e:	461a      	mov	r2, r3
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	685b      	ldr	r3, [r3, #4]
 800eb54:	429a      	cmp	r2, r3
 800eb56:	d02a      	beq.n	800ebae <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	685b      	ldr	r3, [r3, #4]
 800eb5c:	b2db      	uxtb	r3, r3
 800eb5e:	4619      	mov	r1, r3
 800eb60:	6878      	ldr	r0, [r7, #4]
 800eb62:	f7fe ffab 	bl	800dabc <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800eb66:	4b1d      	ldr	r3, [pc, #116]	@ (800ebdc <USBD_SetConfig+0x150>)
 800eb68:	781b      	ldrb	r3, [r3, #0]
 800eb6a:	461a      	mov	r2, r3
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800eb70:	4b1a      	ldr	r3, [pc, #104]	@ (800ebdc <USBD_SetConfig+0x150>)
 800eb72:	781b      	ldrb	r3, [r3, #0]
 800eb74:	4619      	mov	r1, r3
 800eb76:	6878      	ldr	r0, [r7, #4]
 800eb78:	f7fe ff84 	bl	800da84 <USBD_SetClassConfig>
 800eb7c:	4603      	mov	r3, r0
 800eb7e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800eb80:	7bfb      	ldrb	r3, [r7, #15]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d00f      	beq.n	800eba6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800eb86:	6839      	ldr	r1, [r7, #0]
 800eb88:	6878      	ldr	r0, [r7, #4]
 800eb8a:	f000 f918 	bl	800edbe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	685b      	ldr	r3, [r3, #4]
 800eb92:	b2db      	uxtb	r3, r3
 800eb94:	4619      	mov	r1, r3
 800eb96:	6878      	ldr	r0, [r7, #4]
 800eb98:	f7fe ff90 	bl	800dabc <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	2202      	movs	r2, #2
 800eba0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800eba4:	e014      	b.n	800ebd0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800eba6:	6878      	ldr	r0, [r7, #4]
 800eba8:	f000 f9c6 	bl	800ef38 <USBD_CtlSendStatus>
      break;
 800ebac:	e010      	b.n	800ebd0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ebae:	6878      	ldr	r0, [r7, #4]
 800ebb0:	f000 f9c2 	bl	800ef38 <USBD_CtlSendStatus>
      break;
 800ebb4:	e00c      	b.n	800ebd0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ebb6:	6839      	ldr	r1, [r7, #0]
 800ebb8:	6878      	ldr	r0, [r7, #4]
 800ebba:	f000 f900 	bl	800edbe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ebbe:	4b07      	ldr	r3, [pc, #28]	@ (800ebdc <USBD_SetConfig+0x150>)
 800ebc0:	781b      	ldrb	r3, [r3, #0]
 800ebc2:	4619      	mov	r1, r3
 800ebc4:	6878      	ldr	r0, [r7, #4]
 800ebc6:	f7fe ff79 	bl	800dabc <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ebca:	2303      	movs	r3, #3
 800ebcc:	73fb      	strb	r3, [r7, #15]
      break;
 800ebce:	bf00      	nop
  }

  return ret;
 800ebd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	3710      	adds	r7, #16
 800ebd6:	46bd      	mov	sp, r7
 800ebd8:	bd80      	pop	{r7, pc}
 800ebda:	bf00      	nop
 800ebdc:	2000295c 	.word	0x2000295c

0800ebe0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ebe0:	b580      	push	{r7, lr}
 800ebe2:	b082      	sub	sp, #8
 800ebe4:	af00      	add	r7, sp, #0
 800ebe6:	6078      	str	r0, [r7, #4]
 800ebe8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ebea:	683b      	ldr	r3, [r7, #0]
 800ebec:	88db      	ldrh	r3, [r3, #6]
 800ebee:	2b01      	cmp	r3, #1
 800ebf0:	d004      	beq.n	800ebfc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ebf2:	6839      	ldr	r1, [r7, #0]
 800ebf4:	6878      	ldr	r0, [r7, #4]
 800ebf6:	f000 f8e2 	bl	800edbe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ebfa:	e023      	b.n	800ec44 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec02:	b2db      	uxtb	r3, r3
 800ec04:	2b02      	cmp	r3, #2
 800ec06:	dc02      	bgt.n	800ec0e <USBD_GetConfig+0x2e>
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	dc03      	bgt.n	800ec14 <USBD_GetConfig+0x34>
 800ec0c:	e015      	b.n	800ec3a <USBD_GetConfig+0x5a>
 800ec0e:	2b03      	cmp	r3, #3
 800ec10:	d00b      	beq.n	800ec2a <USBD_GetConfig+0x4a>
 800ec12:	e012      	b.n	800ec3a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	2200      	movs	r2, #0
 800ec18:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	3308      	adds	r3, #8
 800ec1e:	2201      	movs	r2, #1
 800ec20:	4619      	mov	r1, r3
 800ec22:	6878      	ldr	r0, [r7, #4]
 800ec24:	f000 f948 	bl	800eeb8 <USBD_CtlSendData>
        break;
 800ec28:	e00c      	b.n	800ec44 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	3304      	adds	r3, #4
 800ec2e:	2201      	movs	r2, #1
 800ec30:	4619      	mov	r1, r3
 800ec32:	6878      	ldr	r0, [r7, #4]
 800ec34:	f000 f940 	bl	800eeb8 <USBD_CtlSendData>
        break;
 800ec38:	e004      	b.n	800ec44 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ec3a:	6839      	ldr	r1, [r7, #0]
 800ec3c:	6878      	ldr	r0, [r7, #4]
 800ec3e:	f000 f8be 	bl	800edbe <USBD_CtlError>
        break;
 800ec42:	bf00      	nop
}
 800ec44:	bf00      	nop
 800ec46:	3708      	adds	r7, #8
 800ec48:	46bd      	mov	sp, r7
 800ec4a:	bd80      	pop	{r7, pc}

0800ec4c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	b082      	sub	sp, #8
 800ec50:	af00      	add	r7, sp, #0
 800ec52:	6078      	str	r0, [r7, #4]
 800ec54:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ec56:	687b      	ldr	r3, [r7, #4]
 800ec58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec5c:	b2db      	uxtb	r3, r3
 800ec5e:	3b01      	subs	r3, #1
 800ec60:	2b02      	cmp	r3, #2
 800ec62:	d81e      	bhi.n	800eca2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ec64:	683b      	ldr	r3, [r7, #0]
 800ec66:	88db      	ldrh	r3, [r3, #6]
 800ec68:	2b02      	cmp	r3, #2
 800ec6a:	d004      	beq.n	800ec76 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ec6c:	6839      	ldr	r1, [r7, #0]
 800ec6e:	6878      	ldr	r0, [r7, #4]
 800ec70:	f000 f8a5 	bl	800edbe <USBD_CtlError>
        break;
 800ec74:	e01a      	b.n	800ecac <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	2201      	movs	r2, #1
 800ec7a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ec82:	2b00      	cmp	r3, #0
 800ec84:	d005      	beq.n	800ec92 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	68db      	ldr	r3, [r3, #12]
 800ec8a:	f043 0202 	orr.w	r2, r3, #2
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	330c      	adds	r3, #12
 800ec96:	2202      	movs	r2, #2
 800ec98:	4619      	mov	r1, r3
 800ec9a:	6878      	ldr	r0, [r7, #4]
 800ec9c:	f000 f90c 	bl	800eeb8 <USBD_CtlSendData>
      break;
 800eca0:	e004      	b.n	800ecac <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800eca2:	6839      	ldr	r1, [r7, #0]
 800eca4:	6878      	ldr	r0, [r7, #4]
 800eca6:	f000 f88a 	bl	800edbe <USBD_CtlError>
      break;
 800ecaa:	bf00      	nop
  }
}
 800ecac:	bf00      	nop
 800ecae:	3708      	adds	r7, #8
 800ecb0:	46bd      	mov	sp, r7
 800ecb2:	bd80      	pop	{r7, pc}

0800ecb4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	b082      	sub	sp, #8
 800ecb8:	af00      	add	r7, sp, #0
 800ecba:	6078      	str	r0, [r7, #4]
 800ecbc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ecbe:	683b      	ldr	r3, [r7, #0]
 800ecc0:	885b      	ldrh	r3, [r3, #2]
 800ecc2:	2b01      	cmp	r3, #1
 800ecc4:	d107      	bne.n	800ecd6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	2201      	movs	r2, #1
 800ecca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ecce:	6878      	ldr	r0, [r7, #4]
 800ecd0:	f000 f932 	bl	800ef38 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ecd4:	e013      	b.n	800ecfe <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ecd6:	683b      	ldr	r3, [r7, #0]
 800ecd8:	885b      	ldrh	r3, [r3, #2]
 800ecda:	2b02      	cmp	r3, #2
 800ecdc:	d10b      	bne.n	800ecf6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ecde:	683b      	ldr	r3, [r7, #0]
 800ece0:	889b      	ldrh	r3, [r3, #4]
 800ece2:	0a1b      	lsrs	r3, r3, #8
 800ece4:	b29b      	uxth	r3, r3
 800ece6:	b2da      	uxtb	r2, r3
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ecee:	6878      	ldr	r0, [r7, #4]
 800ecf0:	f000 f922 	bl	800ef38 <USBD_CtlSendStatus>
}
 800ecf4:	e003      	b.n	800ecfe <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ecf6:	6839      	ldr	r1, [r7, #0]
 800ecf8:	6878      	ldr	r0, [r7, #4]
 800ecfa:	f000 f860 	bl	800edbe <USBD_CtlError>
}
 800ecfe:	bf00      	nop
 800ed00:	3708      	adds	r7, #8
 800ed02:	46bd      	mov	sp, r7
 800ed04:	bd80      	pop	{r7, pc}

0800ed06 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ed06:	b580      	push	{r7, lr}
 800ed08:	b082      	sub	sp, #8
 800ed0a:	af00      	add	r7, sp, #0
 800ed0c:	6078      	str	r0, [r7, #4]
 800ed0e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed16:	b2db      	uxtb	r3, r3
 800ed18:	3b01      	subs	r3, #1
 800ed1a:	2b02      	cmp	r3, #2
 800ed1c:	d80b      	bhi.n	800ed36 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ed1e:	683b      	ldr	r3, [r7, #0]
 800ed20:	885b      	ldrh	r3, [r3, #2]
 800ed22:	2b01      	cmp	r3, #1
 800ed24:	d10c      	bne.n	800ed40 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	2200      	movs	r2, #0
 800ed2a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ed2e:	6878      	ldr	r0, [r7, #4]
 800ed30:	f000 f902 	bl	800ef38 <USBD_CtlSendStatus>
      }
      break;
 800ed34:	e004      	b.n	800ed40 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ed36:	6839      	ldr	r1, [r7, #0]
 800ed38:	6878      	ldr	r0, [r7, #4]
 800ed3a:	f000 f840 	bl	800edbe <USBD_CtlError>
      break;
 800ed3e:	e000      	b.n	800ed42 <USBD_ClrFeature+0x3c>
      break;
 800ed40:	bf00      	nop
  }
}
 800ed42:	bf00      	nop
 800ed44:	3708      	adds	r7, #8
 800ed46:	46bd      	mov	sp, r7
 800ed48:	bd80      	pop	{r7, pc}

0800ed4a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ed4a:	b580      	push	{r7, lr}
 800ed4c:	b084      	sub	sp, #16
 800ed4e:	af00      	add	r7, sp, #0
 800ed50:	6078      	str	r0, [r7, #4]
 800ed52:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ed54:	683b      	ldr	r3, [r7, #0]
 800ed56:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	781a      	ldrb	r2, [r3, #0]
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	3301      	adds	r3, #1
 800ed64:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	781a      	ldrb	r2, [r3, #0]
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	3301      	adds	r3, #1
 800ed72:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ed74:	68f8      	ldr	r0, [r7, #12]
 800ed76:	f7ff fa3e 	bl	800e1f6 <SWAPBYTE>
 800ed7a:	4603      	mov	r3, r0
 800ed7c:	461a      	mov	r2, r3
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	3301      	adds	r3, #1
 800ed86:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	3301      	adds	r3, #1
 800ed8c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ed8e:	68f8      	ldr	r0, [r7, #12]
 800ed90:	f7ff fa31 	bl	800e1f6 <SWAPBYTE>
 800ed94:	4603      	mov	r3, r0
 800ed96:	461a      	mov	r2, r3
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	3301      	adds	r3, #1
 800eda0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	3301      	adds	r3, #1
 800eda6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800eda8:	68f8      	ldr	r0, [r7, #12]
 800edaa:	f7ff fa24 	bl	800e1f6 <SWAPBYTE>
 800edae:	4603      	mov	r3, r0
 800edb0:	461a      	mov	r2, r3
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	80da      	strh	r2, [r3, #6]
}
 800edb6:	bf00      	nop
 800edb8:	3710      	adds	r7, #16
 800edba:	46bd      	mov	sp, r7
 800edbc:	bd80      	pop	{r7, pc}

0800edbe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800edbe:	b580      	push	{r7, lr}
 800edc0:	b082      	sub	sp, #8
 800edc2:	af00      	add	r7, sp, #0
 800edc4:	6078      	str	r0, [r7, #4]
 800edc6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800edc8:	2180      	movs	r1, #128	@ 0x80
 800edca:	6878      	ldr	r0, [r7, #4]
 800edcc:	f009 facb 	bl	8018366 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800edd0:	2100      	movs	r1, #0
 800edd2:	6878      	ldr	r0, [r7, #4]
 800edd4:	f009 fac7 	bl	8018366 <USBD_LL_StallEP>
}
 800edd8:	bf00      	nop
 800edda:	3708      	adds	r7, #8
 800eddc:	46bd      	mov	sp, r7
 800edde:	bd80      	pop	{r7, pc}

0800ede0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ede0:	b580      	push	{r7, lr}
 800ede2:	b086      	sub	sp, #24
 800ede4:	af00      	add	r7, sp, #0
 800ede6:	60f8      	str	r0, [r7, #12]
 800ede8:	60b9      	str	r1, [r7, #8]
 800edea:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800edec:	2300      	movs	r3, #0
 800edee:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d042      	beq.n	800ee7c <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800edfa:	6938      	ldr	r0, [r7, #16]
 800edfc:	f000 f842 	bl	800ee84 <USBD_GetLen>
 800ee00:	4603      	mov	r3, r0
 800ee02:	3301      	adds	r3, #1
 800ee04:	005b      	lsls	r3, r3, #1
 800ee06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ee0a:	d808      	bhi.n	800ee1e <USBD_GetString+0x3e>
 800ee0c:	6938      	ldr	r0, [r7, #16]
 800ee0e:	f000 f839 	bl	800ee84 <USBD_GetLen>
 800ee12:	4603      	mov	r3, r0
 800ee14:	3301      	adds	r3, #1
 800ee16:	b29b      	uxth	r3, r3
 800ee18:	005b      	lsls	r3, r3, #1
 800ee1a:	b29a      	uxth	r2, r3
 800ee1c:	e001      	b.n	800ee22 <USBD_GetString+0x42>
 800ee1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ee26:	7dfb      	ldrb	r3, [r7, #23]
 800ee28:	68ba      	ldr	r2, [r7, #8]
 800ee2a:	4413      	add	r3, r2
 800ee2c:	687a      	ldr	r2, [r7, #4]
 800ee2e:	7812      	ldrb	r2, [r2, #0]
 800ee30:	701a      	strb	r2, [r3, #0]
  idx++;
 800ee32:	7dfb      	ldrb	r3, [r7, #23]
 800ee34:	3301      	adds	r3, #1
 800ee36:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ee38:	7dfb      	ldrb	r3, [r7, #23]
 800ee3a:	68ba      	ldr	r2, [r7, #8]
 800ee3c:	4413      	add	r3, r2
 800ee3e:	2203      	movs	r2, #3
 800ee40:	701a      	strb	r2, [r3, #0]
  idx++;
 800ee42:	7dfb      	ldrb	r3, [r7, #23]
 800ee44:	3301      	adds	r3, #1
 800ee46:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ee48:	e013      	b.n	800ee72 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ee4a:	7dfb      	ldrb	r3, [r7, #23]
 800ee4c:	68ba      	ldr	r2, [r7, #8]
 800ee4e:	4413      	add	r3, r2
 800ee50:	693a      	ldr	r2, [r7, #16]
 800ee52:	7812      	ldrb	r2, [r2, #0]
 800ee54:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ee56:	693b      	ldr	r3, [r7, #16]
 800ee58:	3301      	adds	r3, #1
 800ee5a:	613b      	str	r3, [r7, #16]
    idx++;
 800ee5c:	7dfb      	ldrb	r3, [r7, #23]
 800ee5e:	3301      	adds	r3, #1
 800ee60:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ee62:	7dfb      	ldrb	r3, [r7, #23]
 800ee64:	68ba      	ldr	r2, [r7, #8]
 800ee66:	4413      	add	r3, r2
 800ee68:	2200      	movs	r2, #0
 800ee6a:	701a      	strb	r2, [r3, #0]
    idx++;
 800ee6c:	7dfb      	ldrb	r3, [r7, #23]
 800ee6e:	3301      	adds	r3, #1
 800ee70:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ee72:	693b      	ldr	r3, [r7, #16]
 800ee74:	781b      	ldrb	r3, [r3, #0]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d1e7      	bne.n	800ee4a <USBD_GetString+0x6a>
 800ee7a:	e000      	b.n	800ee7e <USBD_GetString+0x9e>
    return;
 800ee7c:	bf00      	nop
  }
}
 800ee7e:	3718      	adds	r7, #24
 800ee80:	46bd      	mov	sp, r7
 800ee82:	bd80      	pop	{r7, pc}

0800ee84 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ee84:	b480      	push	{r7}
 800ee86:	b085      	sub	sp, #20
 800ee88:	af00      	add	r7, sp, #0
 800ee8a:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800ee94:	e005      	b.n	800eea2 <USBD_GetLen+0x1e>
  {
    len++;
 800ee96:	7bfb      	ldrb	r3, [r7, #15]
 800ee98:	3301      	adds	r3, #1
 800ee9a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ee9c:	68bb      	ldr	r3, [r7, #8]
 800ee9e:	3301      	adds	r3, #1
 800eea0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800eea2:	68bb      	ldr	r3, [r7, #8]
 800eea4:	781b      	ldrb	r3, [r3, #0]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d1f5      	bne.n	800ee96 <USBD_GetLen+0x12>
  }

  return len;
 800eeaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800eeac:	4618      	mov	r0, r3
 800eeae:	3714      	adds	r7, #20
 800eeb0:	46bd      	mov	sp, r7
 800eeb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeb6:	4770      	bx	lr

0800eeb8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b084      	sub	sp, #16
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	60f8      	str	r0, [r7, #12]
 800eec0:	60b9      	str	r1, [r7, #8]
 800eec2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	2202      	movs	r2, #2
 800eec8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	687a      	ldr	r2, [r7, #4]
 800eed0:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	68ba      	ldr	r2, [r7, #8]
 800eed6:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	687a      	ldr	r2, [r7, #4]
 800eedc:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	68ba      	ldr	r2, [r7, #8]
 800eee2:	2100      	movs	r1, #0
 800eee4:	68f8      	ldr	r0, [r7, #12]
 800eee6:	f009 fac7 	bl	8018478 <USBD_LL_Transmit>

  return USBD_OK;
 800eeea:	2300      	movs	r3, #0
}
 800eeec:	4618      	mov	r0, r3
 800eeee:	3710      	adds	r7, #16
 800eef0:	46bd      	mov	sp, r7
 800eef2:	bd80      	pop	{r7, pc}

0800eef4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800eef4:	b580      	push	{r7, lr}
 800eef6:	b084      	sub	sp, #16
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	60f8      	str	r0, [r7, #12]
 800eefc:	60b9      	str	r1, [r7, #8]
 800eefe:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	68ba      	ldr	r2, [r7, #8]
 800ef04:	2100      	movs	r1, #0
 800ef06:	68f8      	ldr	r0, [r7, #12]
 800ef08:	f009 fab6 	bl	8018478 <USBD_LL_Transmit>

  return USBD_OK;
 800ef0c:	2300      	movs	r3, #0
}
 800ef0e:	4618      	mov	r0, r3
 800ef10:	3710      	adds	r7, #16
 800ef12:	46bd      	mov	sp, r7
 800ef14:	bd80      	pop	{r7, pc}

0800ef16 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ef16:	b580      	push	{r7, lr}
 800ef18:	b084      	sub	sp, #16
 800ef1a:	af00      	add	r7, sp, #0
 800ef1c:	60f8      	str	r0, [r7, #12]
 800ef1e:	60b9      	str	r1, [r7, #8]
 800ef20:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	68ba      	ldr	r2, [r7, #8]
 800ef26:	2100      	movs	r1, #0
 800ef28:	68f8      	ldr	r0, [r7, #12]
 800ef2a:	f009 fac6 	bl	80184ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ef2e:	2300      	movs	r3, #0
}
 800ef30:	4618      	mov	r0, r3
 800ef32:	3710      	adds	r7, #16
 800ef34:	46bd      	mov	sp, r7
 800ef36:	bd80      	pop	{r7, pc}

0800ef38 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b082      	sub	sp, #8
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	2204      	movs	r2, #4
 800ef44:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ef48:	2300      	movs	r3, #0
 800ef4a:	2200      	movs	r2, #0
 800ef4c:	2100      	movs	r1, #0
 800ef4e:	6878      	ldr	r0, [r7, #4]
 800ef50:	f009 fa92 	bl	8018478 <USBD_LL_Transmit>

  return USBD_OK;
 800ef54:	2300      	movs	r3, #0
}
 800ef56:	4618      	mov	r0, r3
 800ef58:	3708      	adds	r7, #8
 800ef5a:	46bd      	mov	sp, r7
 800ef5c:	bd80      	pop	{r7, pc}

0800ef5e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ef5e:	b580      	push	{r7, lr}
 800ef60:	b082      	sub	sp, #8
 800ef62:	af00      	add	r7, sp, #0
 800ef64:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	2205      	movs	r2, #5
 800ef6a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ef6e:	2300      	movs	r3, #0
 800ef70:	2200      	movs	r2, #0
 800ef72:	2100      	movs	r1, #0
 800ef74:	6878      	ldr	r0, [r7, #4]
 800ef76:	f009 faa0 	bl	80184ba <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ef7a:	2300      	movs	r3, #0
}
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	3708      	adds	r7, #8
 800ef80:	46bd      	mov	sp, r7
 800ef82:	bd80      	pop	{r7, pc}

0800ef84 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b084      	sub	sp, #16
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	4603      	mov	r3, r0
 800ef8c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800ef8e:	79fb      	ldrb	r3, [r7, #7]
 800ef90:	4a08      	ldr	r2, [pc, #32]	@ (800efb4 <disk_status+0x30>)
 800ef92:	009b      	lsls	r3, r3, #2
 800ef94:	4413      	add	r3, r2
 800ef96:	685b      	ldr	r3, [r3, #4]
 800ef98:	685b      	ldr	r3, [r3, #4]
 800ef9a:	79fa      	ldrb	r2, [r7, #7]
 800ef9c:	4905      	ldr	r1, [pc, #20]	@ (800efb4 <disk_status+0x30>)
 800ef9e:	440a      	add	r2, r1
 800efa0:	7a12      	ldrb	r2, [r2, #8]
 800efa2:	4610      	mov	r0, r2
 800efa4:	4798      	blx	r3
 800efa6:	4603      	mov	r3, r0
 800efa8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800efaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800efac:	4618      	mov	r0, r3
 800efae:	3710      	adds	r7, #16
 800efb0:	46bd      	mov	sp, r7
 800efb2:	bd80      	pop	{r7, pc}
 800efb4:	20002988 	.word	0x20002988

0800efb8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800efb8:	b580      	push	{r7, lr}
 800efba:	b084      	sub	sp, #16
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	4603      	mov	r3, r0
 800efc0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800efc2:	2300      	movs	r3, #0
 800efc4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800efc6:	79fb      	ldrb	r3, [r7, #7]
 800efc8:	4a0e      	ldr	r2, [pc, #56]	@ (800f004 <disk_initialize+0x4c>)
 800efca:	5cd3      	ldrb	r3, [r2, r3]
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d114      	bne.n	800effa <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800efd0:	79fb      	ldrb	r3, [r7, #7]
 800efd2:	4a0c      	ldr	r2, [pc, #48]	@ (800f004 <disk_initialize+0x4c>)
 800efd4:	009b      	lsls	r3, r3, #2
 800efd6:	4413      	add	r3, r2
 800efd8:	685b      	ldr	r3, [r3, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	79fa      	ldrb	r2, [r7, #7]
 800efde:	4909      	ldr	r1, [pc, #36]	@ (800f004 <disk_initialize+0x4c>)
 800efe0:	440a      	add	r2, r1
 800efe2:	7a12      	ldrb	r2, [r2, #8]
 800efe4:	4610      	mov	r0, r2
 800efe6:	4798      	blx	r3
 800efe8:	4603      	mov	r3, r0
 800efea:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800efec:	7bfb      	ldrb	r3, [r7, #15]
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d103      	bne.n	800effa <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800eff2:	79fb      	ldrb	r3, [r7, #7]
 800eff4:	4a03      	ldr	r2, [pc, #12]	@ (800f004 <disk_initialize+0x4c>)
 800eff6:	2101      	movs	r1, #1
 800eff8:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800effa:	7bfb      	ldrb	r3, [r7, #15]
}
 800effc:	4618      	mov	r0, r3
 800effe:	3710      	adds	r7, #16
 800f000:	46bd      	mov	sp, r7
 800f002:	bd80      	pop	{r7, pc}
 800f004:	20002988 	.word	0x20002988

0800f008 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f008:	b590      	push	{r4, r7, lr}
 800f00a:	b087      	sub	sp, #28
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	60b9      	str	r1, [r7, #8]
 800f010:	607a      	str	r2, [r7, #4]
 800f012:	603b      	str	r3, [r7, #0]
 800f014:	4603      	mov	r3, r0
 800f016:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f018:	7bfb      	ldrb	r3, [r7, #15]
 800f01a:	4a0a      	ldr	r2, [pc, #40]	@ (800f044 <disk_read+0x3c>)
 800f01c:	009b      	lsls	r3, r3, #2
 800f01e:	4413      	add	r3, r2
 800f020:	685b      	ldr	r3, [r3, #4]
 800f022:	689c      	ldr	r4, [r3, #8]
 800f024:	7bfb      	ldrb	r3, [r7, #15]
 800f026:	4a07      	ldr	r2, [pc, #28]	@ (800f044 <disk_read+0x3c>)
 800f028:	4413      	add	r3, r2
 800f02a:	7a18      	ldrb	r0, [r3, #8]
 800f02c:	683b      	ldr	r3, [r7, #0]
 800f02e:	687a      	ldr	r2, [r7, #4]
 800f030:	68b9      	ldr	r1, [r7, #8]
 800f032:	47a0      	blx	r4
 800f034:	4603      	mov	r3, r0
 800f036:	75fb      	strb	r3, [r7, #23]
  return res;
 800f038:	7dfb      	ldrb	r3, [r7, #23]
}
 800f03a:	4618      	mov	r0, r3
 800f03c:	371c      	adds	r7, #28
 800f03e:	46bd      	mov	sp, r7
 800f040:	bd90      	pop	{r4, r7, pc}
 800f042:	bf00      	nop
 800f044:	20002988 	.word	0x20002988

0800f048 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f048:	b590      	push	{r4, r7, lr}
 800f04a:	b087      	sub	sp, #28
 800f04c:	af00      	add	r7, sp, #0
 800f04e:	60b9      	str	r1, [r7, #8]
 800f050:	607a      	str	r2, [r7, #4]
 800f052:	603b      	str	r3, [r7, #0]
 800f054:	4603      	mov	r3, r0
 800f056:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f058:	7bfb      	ldrb	r3, [r7, #15]
 800f05a:	4a0a      	ldr	r2, [pc, #40]	@ (800f084 <disk_write+0x3c>)
 800f05c:	009b      	lsls	r3, r3, #2
 800f05e:	4413      	add	r3, r2
 800f060:	685b      	ldr	r3, [r3, #4]
 800f062:	68dc      	ldr	r4, [r3, #12]
 800f064:	7bfb      	ldrb	r3, [r7, #15]
 800f066:	4a07      	ldr	r2, [pc, #28]	@ (800f084 <disk_write+0x3c>)
 800f068:	4413      	add	r3, r2
 800f06a:	7a18      	ldrb	r0, [r3, #8]
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	687a      	ldr	r2, [r7, #4]
 800f070:	68b9      	ldr	r1, [r7, #8]
 800f072:	47a0      	blx	r4
 800f074:	4603      	mov	r3, r0
 800f076:	75fb      	strb	r3, [r7, #23]
  return res;
 800f078:	7dfb      	ldrb	r3, [r7, #23]
}
 800f07a:	4618      	mov	r0, r3
 800f07c:	371c      	adds	r7, #28
 800f07e:	46bd      	mov	sp, r7
 800f080:	bd90      	pop	{r4, r7, pc}
 800f082:	bf00      	nop
 800f084:	20002988 	.word	0x20002988

0800f088 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f088:	b580      	push	{r7, lr}
 800f08a:	b084      	sub	sp, #16
 800f08c:	af00      	add	r7, sp, #0
 800f08e:	4603      	mov	r3, r0
 800f090:	603a      	str	r2, [r7, #0]
 800f092:	71fb      	strb	r3, [r7, #7]
 800f094:	460b      	mov	r3, r1
 800f096:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f098:	79fb      	ldrb	r3, [r7, #7]
 800f09a:	4a09      	ldr	r2, [pc, #36]	@ (800f0c0 <disk_ioctl+0x38>)
 800f09c:	009b      	lsls	r3, r3, #2
 800f09e:	4413      	add	r3, r2
 800f0a0:	685b      	ldr	r3, [r3, #4]
 800f0a2:	691b      	ldr	r3, [r3, #16]
 800f0a4:	79fa      	ldrb	r2, [r7, #7]
 800f0a6:	4906      	ldr	r1, [pc, #24]	@ (800f0c0 <disk_ioctl+0x38>)
 800f0a8:	440a      	add	r2, r1
 800f0aa:	7a10      	ldrb	r0, [r2, #8]
 800f0ac:	79b9      	ldrb	r1, [r7, #6]
 800f0ae:	683a      	ldr	r2, [r7, #0]
 800f0b0:	4798      	blx	r3
 800f0b2:	4603      	mov	r3, r0
 800f0b4:	73fb      	strb	r3, [r7, #15]
  return res;
 800f0b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0b8:	4618      	mov	r0, r3
 800f0ba:	3710      	adds	r7, #16
 800f0bc:	46bd      	mov	sp, r7
 800f0be:	bd80      	pop	{r7, pc}
 800f0c0:	20002988 	.word	0x20002988

0800f0c4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f0c4:	b480      	push	{r7}
 800f0c6:	b085      	sub	sp, #20
 800f0c8:	af00      	add	r7, sp, #0
 800f0ca:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	3301      	adds	r3, #1
 800f0d0:	781b      	ldrb	r3, [r3, #0]
 800f0d2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f0d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800f0d8:	021b      	lsls	r3, r3, #8
 800f0da:	b21a      	sxth	r2, r3
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	781b      	ldrb	r3, [r3, #0]
 800f0e0:	b21b      	sxth	r3, r3
 800f0e2:	4313      	orrs	r3, r2
 800f0e4:	b21b      	sxth	r3, r3
 800f0e6:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f0e8:	89fb      	ldrh	r3, [r7, #14]
}
 800f0ea:	4618      	mov	r0, r3
 800f0ec:	3714      	adds	r7, #20
 800f0ee:	46bd      	mov	sp, r7
 800f0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f4:	4770      	bx	lr

0800f0f6 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f0f6:	b480      	push	{r7}
 800f0f8:	b085      	sub	sp, #20
 800f0fa:	af00      	add	r7, sp, #0
 800f0fc:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	3303      	adds	r3, #3
 800f102:	781b      	ldrb	r3, [r3, #0]
 800f104:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	021b      	lsls	r3, r3, #8
 800f10a:	687a      	ldr	r2, [r7, #4]
 800f10c:	3202      	adds	r2, #2
 800f10e:	7812      	ldrb	r2, [r2, #0]
 800f110:	4313      	orrs	r3, r2
 800f112:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	021b      	lsls	r3, r3, #8
 800f118:	687a      	ldr	r2, [r7, #4]
 800f11a:	3201      	adds	r2, #1
 800f11c:	7812      	ldrb	r2, [r2, #0]
 800f11e:	4313      	orrs	r3, r2
 800f120:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	021b      	lsls	r3, r3, #8
 800f126:	687a      	ldr	r2, [r7, #4]
 800f128:	7812      	ldrb	r2, [r2, #0]
 800f12a:	4313      	orrs	r3, r2
 800f12c:	60fb      	str	r3, [r7, #12]
	return rv;
 800f12e:	68fb      	ldr	r3, [r7, #12]
}
 800f130:	4618      	mov	r0, r3
 800f132:	3714      	adds	r7, #20
 800f134:	46bd      	mov	sp, r7
 800f136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f13a:	4770      	bx	lr

0800f13c <ld_qword>:

#if _FS_EXFAT
static
QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 800f13c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800f140:	b09d      	sub	sp, #116	@ 0x74
 800f142:	af00      	add	r7, sp, #0
 800f144:	6678      	str	r0, [r7, #100]	@ 0x64
	QWORD rv;

	rv = ptr[7];
 800f146:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f148:	3307      	adds	r3, #7
 800f14a:	781b      	ldrb	r3, [r3, #0]
 800f14c:	b2db      	uxtb	r3, r3
 800f14e:	2200      	movs	r2, #0
 800f150:	469a      	mov	sl, r3
 800f152:	4693      	mov	fp, r2
 800f154:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[6];
 800f158:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800f15c:	f04f 0000 	mov.w	r0, #0
 800f160:	f04f 0100 	mov.w	r1, #0
 800f164:	0219      	lsls	r1, r3, #8
 800f166:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800f16a:	0210      	lsls	r0, r2, #8
 800f16c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f16e:	3306      	adds	r3, #6
 800f170:	781b      	ldrb	r3, [r3, #0]
 800f172:	b2db      	uxtb	r3, r3
 800f174:	2200      	movs	r2, #0
 800f176:	461c      	mov	r4, r3
 800f178:	4615      	mov	r5, r2
 800f17a:	ea40 0804 	orr.w	r8, r0, r4
 800f17e:	ea41 0905 	orr.w	r9, r1, r5
 800f182:	e9c7 891a 	strd	r8, r9, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[5];
 800f186:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800f18a:	f04f 0000 	mov.w	r0, #0
 800f18e:	f04f 0100 	mov.w	r1, #0
 800f192:	0219      	lsls	r1, r3, #8
 800f194:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800f198:	0210      	lsls	r0, r2, #8
 800f19a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f19c:	3305      	adds	r3, #5
 800f19e:	781b      	ldrb	r3, [r3, #0]
 800f1a0:	b2db      	uxtb	r3, r3
 800f1a2:	2200      	movs	r2, #0
 800f1a4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f1a6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800f1a8:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 800f1ac:	4623      	mov	r3, r4
 800f1ae:	4303      	orrs	r3, r0
 800f1b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f1b2:	462b      	mov	r3, r5
 800f1b4:	430b      	orrs	r3, r1
 800f1b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f1b8:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800f1bc:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[4];
 800f1c0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800f1c4:	f04f 0000 	mov.w	r0, #0
 800f1c8:	f04f 0100 	mov.w	r1, #0
 800f1cc:	0219      	lsls	r1, r3, #8
 800f1ce:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800f1d2:	0210      	lsls	r0, r2, #8
 800f1d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f1d6:	3304      	adds	r3, #4
 800f1d8:	781b      	ldrb	r3, [r3, #0]
 800f1da:	b2db      	uxtb	r3, r3
 800f1dc:	2200      	movs	r2, #0
 800f1de:	653b      	str	r3, [r7, #80]	@ 0x50
 800f1e0:	657a      	str	r2, [r7, #84]	@ 0x54
 800f1e2:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 800f1e6:	4623      	mov	r3, r4
 800f1e8:	4303      	orrs	r3, r0
 800f1ea:	623b      	str	r3, [r7, #32]
 800f1ec:	462b      	mov	r3, r5
 800f1ee:	430b      	orrs	r3, r1
 800f1f0:	627b      	str	r3, [r7, #36]	@ 0x24
 800f1f2:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800f1f6:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[3];
 800f1fa:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800f1fe:	f04f 0000 	mov.w	r0, #0
 800f202:	f04f 0100 	mov.w	r1, #0
 800f206:	0219      	lsls	r1, r3, #8
 800f208:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800f20c:	0210      	lsls	r0, r2, #8
 800f20e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f210:	3303      	adds	r3, #3
 800f212:	781b      	ldrb	r3, [r3, #0]
 800f214:	b2db      	uxtb	r3, r3
 800f216:	2200      	movs	r2, #0
 800f218:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f21a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800f21c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800f220:	4623      	mov	r3, r4
 800f222:	4303      	orrs	r3, r0
 800f224:	61bb      	str	r3, [r7, #24]
 800f226:	462b      	mov	r3, r5
 800f228:	430b      	orrs	r3, r1
 800f22a:	61fb      	str	r3, [r7, #28]
 800f22c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800f230:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[2];
 800f234:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800f238:	f04f 0000 	mov.w	r0, #0
 800f23c:	f04f 0100 	mov.w	r1, #0
 800f240:	0219      	lsls	r1, r3, #8
 800f242:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 800f246:	0210      	lsls	r0, r2, #8
 800f248:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f24a:	3302      	adds	r3, #2
 800f24c:	781b      	ldrb	r3, [r3, #0]
 800f24e:	b2db      	uxtb	r3, r3
 800f250:	2200      	movs	r2, #0
 800f252:	643b      	str	r3, [r7, #64]	@ 0x40
 800f254:	647a      	str	r2, [r7, #68]	@ 0x44
 800f256:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800f25a:	4623      	mov	r3, r4
 800f25c:	4303      	orrs	r3, r0
 800f25e:	613b      	str	r3, [r7, #16]
 800f260:	462b      	mov	r3, r5
 800f262:	430b      	orrs	r3, r1
 800f264:	617b      	str	r3, [r7, #20]
 800f266:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800f26a:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[1];
 800f26e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800f272:	f04f 0200 	mov.w	r2, #0
 800f276:	f04f 0300 	mov.w	r3, #0
 800f27a:	020b      	lsls	r3, r1, #8
 800f27c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f280:	0202      	lsls	r2, r0, #8
 800f282:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800f284:	3101      	adds	r1, #1
 800f286:	7809      	ldrb	r1, [r1, #0]
 800f288:	b2c9      	uxtb	r1, r1
 800f28a:	2000      	movs	r0, #0
 800f28c:	63b9      	str	r1, [r7, #56]	@ 0x38
 800f28e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 800f290:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 800f294:	4621      	mov	r1, r4
 800f296:	4311      	orrs	r1, r2
 800f298:	60b9      	str	r1, [r7, #8]
 800f29a:	4629      	mov	r1, r5
 800f29c:	4319      	orrs	r1, r3
 800f29e:	60f9      	str	r1, [r7, #12]
 800f2a0:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800f2a4:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[0];
 800f2a8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800f2ac:	f04f 0200 	mov.w	r2, #0
 800f2b0:	f04f 0300 	mov.w	r3, #0
 800f2b4:	020b      	lsls	r3, r1, #8
 800f2b6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f2ba:	0202      	lsls	r2, r0, #8
 800f2bc:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800f2be:	7809      	ldrb	r1, [r1, #0]
 800f2c0:	b2c9      	uxtb	r1, r1
 800f2c2:	2000      	movs	r0, #0
 800f2c4:	6339      	str	r1, [r7, #48]	@ 0x30
 800f2c6:	6378      	str	r0, [r7, #52]	@ 0x34
 800f2c8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800f2cc:	4621      	mov	r1, r4
 800f2ce:	4311      	orrs	r1, r2
 800f2d0:	6039      	str	r1, [r7, #0]
 800f2d2:	4629      	mov	r1, r5
 800f2d4:	4319      	orrs	r1, r3
 800f2d6:	6079      	str	r1, [r7, #4]
 800f2d8:	e9d7 3400 	ldrd	r3, r4, [r7]
 800f2dc:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	return rv;
 800f2e0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 800f2e4:	4610      	mov	r0, r2
 800f2e6:	4619      	mov	r1, r3
 800f2e8:	3774      	adds	r7, #116	@ 0x74
 800f2ea:	46bd      	mov	sp, r7
 800f2ec:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800f2f0:	4770      	bx	lr

0800f2f2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f2f2:	b480      	push	{r7}
 800f2f4:	b083      	sub	sp, #12
 800f2f6:	af00      	add	r7, sp, #0
 800f2f8:	6078      	str	r0, [r7, #4]
 800f2fa:	460b      	mov	r3, r1
 800f2fc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	1c5a      	adds	r2, r3, #1
 800f302:	607a      	str	r2, [r7, #4]
 800f304:	887a      	ldrh	r2, [r7, #2]
 800f306:	b2d2      	uxtb	r2, r2
 800f308:	701a      	strb	r2, [r3, #0]
 800f30a:	887b      	ldrh	r3, [r7, #2]
 800f30c:	0a1b      	lsrs	r3, r3, #8
 800f30e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	1c5a      	adds	r2, r3, #1
 800f314:	607a      	str	r2, [r7, #4]
 800f316:	887a      	ldrh	r2, [r7, #2]
 800f318:	b2d2      	uxtb	r2, r2
 800f31a:	701a      	strb	r2, [r3, #0]
}
 800f31c:	bf00      	nop
 800f31e:	370c      	adds	r7, #12
 800f320:	46bd      	mov	sp, r7
 800f322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f326:	4770      	bx	lr

0800f328 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f328:	b480      	push	{r7}
 800f32a:	b083      	sub	sp, #12
 800f32c:	af00      	add	r7, sp, #0
 800f32e:	6078      	str	r0, [r7, #4]
 800f330:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	1c5a      	adds	r2, r3, #1
 800f336:	607a      	str	r2, [r7, #4]
 800f338:	683a      	ldr	r2, [r7, #0]
 800f33a:	b2d2      	uxtb	r2, r2
 800f33c:	701a      	strb	r2, [r3, #0]
 800f33e:	683b      	ldr	r3, [r7, #0]
 800f340:	0a1b      	lsrs	r3, r3, #8
 800f342:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f344:	687b      	ldr	r3, [r7, #4]
 800f346:	1c5a      	adds	r2, r3, #1
 800f348:	607a      	str	r2, [r7, #4]
 800f34a:	683a      	ldr	r2, [r7, #0]
 800f34c:	b2d2      	uxtb	r2, r2
 800f34e:	701a      	strb	r2, [r3, #0]
 800f350:	683b      	ldr	r3, [r7, #0]
 800f352:	0a1b      	lsrs	r3, r3, #8
 800f354:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	1c5a      	adds	r2, r3, #1
 800f35a:	607a      	str	r2, [r7, #4]
 800f35c:	683a      	ldr	r2, [r7, #0]
 800f35e:	b2d2      	uxtb	r2, r2
 800f360:	701a      	strb	r2, [r3, #0]
 800f362:	683b      	ldr	r3, [r7, #0]
 800f364:	0a1b      	lsrs	r3, r3, #8
 800f366:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	1c5a      	adds	r2, r3, #1
 800f36c:	607a      	str	r2, [r7, #4]
 800f36e:	683a      	ldr	r2, [r7, #0]
 800f370:	b2d2      	uxtb	r2, r2
 800f372:	701a      	strb	r2, [r3, #0]
}
 800f374:	bf00      	nop
 800f376:	370c      	adds	r7, #12
 800f378:	46bd      	mov	sp, r7
 800f37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f37e:	4770      	bx	lr

0800f380 <st_qword>:

#if _FS_EXFAT
static
void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 800f380:	b480      	push	{r7}
 800f382:	b085      	sub	sp, #20
 800f384:	af00      	add	r7, sp, #0
 800f386:	60f8      	str	r0, [r7, #12]
 800f388:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f38c:	68fb      	ldr	r3, [r7, #12]
 800f38e:	1c5a      	adds	r2, r3, #1
 800f390:	60fa      	str	r2, [r7, #12]
 800f392:	783a      	ldrb	r2, [r7, #0]
 800f394:	701a      	strb	r2, [r3, #0]
 800f396:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f39a:	f04f 0200 	mov.w	r2, #0
 800f39e:	f04f 0300 	mov.w	r3, #0
 800f3a2:	0a02      	lsrs	r2, r0, #8
 800f3a4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f3a8:	0a0b      	lsrs	r3, r1, #8
 800f3aa:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f3ae:	68fb      	ldr	r3, [r7, #12]
 800f3b0:	1c5a      	adds	r2, r3, #1
 800f3b2:	60fa      	str	r2, [r7, #12]
 800f3b4:	783a      	ldrb	r2, [r7, #0]
 800f3b6:	701a      	strb	r2, [r3, #0]
 800f3b8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f3bc:	f04f 0200 	mov.w	r2, #0
 800f3c0:	f04f 0300 	mov.w	r3, #0
 800f3c4:	0a02      	lsrs	r2, r0, #8
 800f3c6:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f3ca:	0a0b      	lsrs	r3, r1, #8
 800f3cc:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f3d0:	68fb      	ldr	r3, [r7, #12]
 800f3d2:	1c5a      	adds	r2, r3, #1
 800f3d4:	60fa      	str	r2, [r7, #12]
 800f3d6:	783a      	ldrb	r2, [r7, #0]
 800f3d8:	701a      	strb	r2, [r3, #0]
 800f3da:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f3de:	f04f 0200 	mov.w	r2, #0
 800f3e2:	f04f 0300 	mov.w	r3, #0
 800f3e6:	0a02      	lsrs	r2, r0, #8
 800f3e8:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f3ec:	0a0b      	lsrs	r3, r1, #8
 800f3ee:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f3f2:	68fb      	ldr	r3, [r7, #12]
 800f3f4:	1c5a      	adds	r2, r3, #1
 800f3f6:	60fa      	str	r2, [r7, #12]
 800f3f8:	783a      	ldrb	r2, [r7, #0]
 800f3fa:	701a      	strb	r2, [r3, #0]
 800f3fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f400:	f04f 0200 	mov.w	r2, #0
 800f404:	f04f 0300 	mov.w	r3, #0
 800f408:	0a02      	lsrs	r2, r0, #8
 800f40a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f40e:	0a0b      	lsrs	r3, r1, #8
 800f410:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	1c5a      	adds	r2, r3, #1
 800f418:	60fa      	str	r2, [r7, #12]
 800f41a:	783a      	ldrb	r2, [r7, #0]
 800f41c:	701a      	strb	r2, [r3, #0]
 800f41e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f422:	f04f 0200 	mov.w	r2, #0
 800f426:	f04f 0300 	mov.w	r3, #0
 800f42a:	0a02      	lsrs	r2, r0, #8
 800f42c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f430:	0a0b      	lsrs	r3, r1, #8
 800f432:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	1c5a      	adds	r2, r3, #1
 800f43a:	60fa      	str	r2, [r7, #12]
 800f43c:	783a      	ldrb	r2, [r7, #0]
 800f43e:	701a      	strb	r2, [r3, #0]
 800f440:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f444:	f04f 0200 	mov.w	r2, #0
 800f448:	f04f 0300 	mov.w	r3, #0
 800f44c:	0a02      	lsrs	r2, r0, #8
 800f44e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f452:	0a0b      	lsrs	r3, r1, #8
 800f454:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	1c5a      	adds	r2, r3, #1
 800f45c:	60fa      	str	r2, [r7, #12]
 800f45e:	783a      	ldrb	r2, [r7, #0]
 800f460:	701a      	strb	r2, [r3, #0]
 800f462:	e9d7 0100 	ldrd	r0, r1, [r7]
 800f466:	f04f 0200 	mov.w	r2, #0
 800f46a:	f04f 0300 	mov.w	r3, #0
 800f46e:	0a02      	lsrs	r2, r0, #8
 800f470:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800f474:	0a0b      	lsrs	r3, r1, #8
 800f476:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 800f47a:	68fb      	ldr	r3, [r7, #12]
 800f47c:	1c5a      	adds	r2, r3, #1
 800f47e:	60fa      	str	r2, [r7, #12]
 800f480:	783a      	ldrb	r2, [r7, #0]
 800f482:	701a      	strb	r2, [r3, #0]
}
 800f484:	bf00      	nop
 800f486:	3714      	adds	r7, #20
 800f488:	46bd      	mov	sp, r7
 800f48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f48e:	4770      	bx	lr

0800f490 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f490:	b480      	push	{r7}
 800f492:	b087      	sub	sp, #28
 800f494:	af00      	add	r7, sp, #0
 800f496:	60f8      	str	r0, [r7, #12]
 800f498:	60b9      	str	r1, [r7, #8]
 800f49a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f49c:	68fb      	ldr	r3, [r7, #12]
 800f49e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f4a0:	68bb      	ldr	r3, [r7, #8]
 800f4a2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d00d      	beq.n	800f4c6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f4aa:	693a      	ldr	r2, [r7, #16]
 800f4ac:	1c53      	adds	r3, r2, #1
 800f4ae:	613b      	str	r3, [r7, #16]
 800f4b0:	697b      	ldr	r3, [r7, #20]
 800f4b2:	1c59      	adds	r1, r3, #1
 800f4b4:	6179      	str	r1, [r7, #20]
 800f4b6:	7812      	ldrb	r2, [r2, #0]
 800f4b8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	3b01      	subs	r3, #1
 800f4be:	607b      	str	r3, [r7, #4]
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	2b00      	cmp	r3, #0
 800f4c4:	d1f1      	bne.n	800f4aa <mem_cpy+0x1a>
	}
}
 800f4c6:	bf00      	nop
 800f4c8:	371c      	adds	r7, #28
 800f4ca:	46bd      	mov	sp, r7
 800f4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d0:	4770      	bx	lr

0800f4d2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f4d2:	b480      	push	{r7}
 800f4d4:	b087      	sub	sp, #28
 800f4d6:	af00      	add	r7, sp, #0
 800f4d8:	60f8      	str	r0, [r7, #12]
 800f4da:	60b9      	str	r1, [r7, #8]
 800f4dc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f4e2:	697b      	ldr	r3, [r7, #20]
 800f4e4:	1c5a      	adds	r2, r3, #1
 800f4e6:	617a      	str	r2, [r7, #20]
 800f4e8:	68ba      	ldr	r2, [r7, #8]
 800f4ea:	b2d2      	uxtb	r2, r2
 800f4ec:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	3b01      	subs	r3, #1
 800f4f2:	607b      	str	r3, [r7, #4]
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d1f3      	bne.n	800f4e2 <mem_set+0x10>
}
 800f4fa:	bf00      	nop
 800f4fc:	bf00      	nop
 800f4fe:	371c      	adds	r7, #28
 800f500:	46bd      	mov	sp, r7
 800f502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f506:	4770      	bx	lr

0800f508 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f508:	b480      	push	{r7}
 800f50a:	b089      	sub	sp, #36	@ 0x24
 800f50c:	af00      	add	r7, sp, #0
 800f50e:	60f8      	str	r0, [r7, #12]
 800f510:	60b9      	str	r1, [r7, #8]
 800f512:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f514:	68fb      	ldr	r3, [r7, #12]
 800f516:	61fb      	str	r3, [r7, #28]
 800f518:	68bb      	ldr	r3, [r7, #8]
 800f51a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f51c:	2300      	movs	r3, #0
 800f51e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f520:	69fb      	ldr	r3, [r7, #28]
 800f522:	1c5a      	adds	r2, r3, #1
 800f524:	61fa      	str	r2, [r7, #28]
 800f526:	781b      	ldrb	r3, [r3, #0]
 800f528:	4619      	mov	r1, r3
 800f52a:	69bb      	ldr	r3, [r7, #24]
 800f52c:	1c5a      	adds	r2, r3, #1
 800f52e:	61ba      	str	r2, [r7, #24]
 800f530:	781b      	ldrb	r3, [r3, #0]
 800f532:	1acb      	subs	r3, r1, r3
 800f534:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	3b01      	subs	r3, #1
 800f53a:	607b      	str	r3, [r7, #4]
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	2b00      	cmp	r3, #0
 800f540:	d002      	beq.n	800f548 <mem_cmp+0x40>
 800f542:	697b      	ldr	r3, [r7, #20]
 800f544:	2b00      	cmp	r3, #0
 800f546:	d0eb      	beq.n	800f520 <mem_cmp+0x18>

	return r;
 800f548:	697b      	ldr	r3, [r7, #20]
}
 800f54a:	4618      	mov	r0, r3
 800f54c:	3724      	adds	r7, #36	@ 0x24
 800f54e:	46bd      	mov	sp, r7
 800f550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f554:	4770      	bx	lr

0800f556 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f556:	b480      	push	{r7}
 800f558:	b083      	sub	sp, #12
 800f55a:	af00      	add	r7, sp, #0
 800f55c:	6078      	str	r0, [r7, #4]
 800f55e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f560:	e002      	b.n	800f568 <chk_chr+0x12>
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	3301      	adds	r3, #1
 800f566:	607b      	str	r3, [r7, #4]
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	781b      	ldrb	r3, [r3, #0]
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d005      	beq.n	800f57c <chk_chr+0x26>
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	781b      	ldrb	r3, [r3, #0]
 800f574:	461a      	mov	r2, r3
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	4293      	cmp	r3, r2
 800f57a:	d1f2      	bne.n	800f562 <chk_chr+0xc>
	return *str;
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	781b      	ldrb	r3, [r3, #0]
}
 800f580:	4618      	mov	r0, r3
 800f582:	370c      	adds	r7, #12
 800f584:	46bd      	mov	sp, r7
 800f586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f58a:	4770      	bx	lr

0800f58c <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800f58c:	b580      	push	{r7, lr}
 800f58e:	b082      	sub	sp, #8
 800f590:	af00      	add	r7, sp, #0
 800f592:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	2b00      	cmp	r3, #0
 800f598:	d009      	beq.n	800f5ae <lock_fs+0x22>
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	695b      	ldr	r3, [r3, #20]
 800f59e:	4618      	mov	r0, r3
 800f5a0:	f004 fdb7 	bl	8014112 <ff_req_grant>
 800f5a4:	4603      	mov	r3, r0
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d001      	beq.n	800f5ae <lock_fs+0x22>
 800f5aa:	2301      	movs	r3, #1
 800f5ac:	e000      	b.n	800f5b0 <lock_fs+0x24>
 800f5ae:	2300      	movs	r3, #0
}
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	3708      	adds	r7, #8
 800f5b4:	46bd      	mov	sp, r7
 800f5b6:	bd80      	pop	{r7, pc}

0800f5b8 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	b082      	sub	sp, #8
 800f5bc:	af00      	add	r7, sp, #0
 800f5be:	6078      	str	r0, [r7, #4]
 800f5c0:	460b      	mov	r3, r1
 800f5c2:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d00d      	beq.n	800f5e6 <unlock_fs+0x2e>
 800f5ca:	78fb      	ldrb	r3, [r7, #3]
 800f5cc:	2b0c      	cmp	r3, #12
 800f5ce:	d00a      	beq.n	800f5e6 <unlock_fs+0x2e>
 800f5d0:	78fb      	ldrb	r3, [r7, #3]
 800f5d2:	2b0b      	cmp	r3, #11
 800f5d4:	d007      	beq.n	800f5e6 <unlock_fs+0x2e>
 800f5d6:	78fb      	ldrb	r3, [r7, #3]
 800f5d8:	2b0f      	cmp	r3, #15
 800f5da:	d004      	beq.n	800f5e6 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	695b      	ldr	r3, [r3, #20]
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	f004 fdab 	bl	801413c <ff_rel_grant>
	}
}
 800f5e6:	bf00      	nop
 800f5e8:	3708      	adds	r7, #8
 800f5ea:	46bd      	mov	sp, r7
 800f5ec:	bd80      	pop	{r7, pc}
	...

0800f5f0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f5f0:	b480      	push	{r7}
 800f5f2:	b085      	sub	sp, #20
 800f5f4:	af00      	add	r7, sp, #0
 800f5f6:	6078      	str	r0, [r7, #4]
 800f5f8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f5fa:	2300      	movs	r3, #0
 800f5fc:	60bb      	str	r3, [r7, #8]
 800f5fe:	68bb      	ldr	r3, [r7, #8]
 800f600:	60fb      	str	r3, [r7, #12]
 800f602:	e029      	b.n	800f658 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f604:	4a27      	ldr	r2, [pc, #156]	@ (800f6a4 <chk_lock+0xb4>)
 800f606:	68fb      	ldr	r3, [r7, #12]
 800f608:	011b      	lsls	r3, r3, #4
 800f60a:	4413      	add	r3, r2
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d01d      	beq.n	800f64e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f612:	4a24      	ldr	r2, [pc, #144]	@ (800f6a4 <chk_lock+0xb4>)
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	011b      	lsls	r3, r3, #4
 800f618:	4413      	add	r3, r2
 800f61a:	681a      	ldr	r2, [r3, #0]
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	429a      	cmp	r2, r3
 800f622:	d116      	bne.n	800f652 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f624:	4a1f      	ldr	r2, [pc, #124]	@ (800f6a4 <chk_lock+0xb4>)
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	011b      	lsls	r3, r3, #4
 800f62a:	4413      	add	r3, r2
 800f62c:	3304      	adds	r3, #4
 800f62e:	681a      	ldr	r2, [r3, #0]
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f634:	429a      	cmp	r2, r3
 800f636:	d10c      	bne.n	800f652 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f638:	4a1a      	ldr	r2, [pc, #104]	@ (800f6a4 <chk_lock+0xb4>)
 800f63a:	68fb      	ldr	r3, [r7, #12]
 800f63c:	011b      	lsls	r3, r3, #4
 800f63e:	4413      	add	r3, r2
 800f640:	3308      	adds	r3, #8
 800f642:	681a      	ldr	r2, [r3, #0]
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
				Files[i].clu == dp->obj.sclust &&
 800f648:	429a      	cmp	r2, r3
 800f64a:	d102      	bne.n	800f652 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f64c:	e007      	b.n	800f65e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f64e:	2301      	movs	r3, #1
 800f650:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	3301      	adds	r3, #1
 800f656:	60fb      	str	r3, [r7, #12]
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	2b01      	cmp	r3, #1
 800f65c:	d9d2      	bls.n	800f604 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	2b02      	cmp	r3, #2
 800f662:	d109      	bne.n	800f678 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f664:	68bb      	ldr	r3, [r7, #8]
 800f666:	2b00      	cmp	r3, #0
 800f668:	d102      	bne.n	800f670 <chk_lock+0x80>
 800f66a:	683b      	ldr	r3, [r7, #0]
 800f66c:	2b02      	cmp	r3, #2
 800f66e:	d101      	bne.n	800f674 <chk_lock+0x84>
 800f670:	2300      	movs	r3, #0
 800f672:	e010      	b.n	800f696 <chk_lock+0xa6>
 800f674:	2312      	movs	r3, #18
 800f676:	e00e      	b.n	800f696 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f678:	683b      	ldr	r3, [r7, #0]
 800f67a:	2b00      	cmp	r3, #0
 800f67c:	d108      	bne.n	800f690 <chk_lock+0xa0>
 800f67e:	4a09      	ldr	r2, [pc, #36]	@ (800f6a4 <chk_lock+0xb4>)
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	011b      	lsls	r3, r3, #4
 800f684:	4413      	add	r3, r2
 800f686:	330c      	adds	r3, #12
 800f688:	881b      	ldrh	r3, [r3, #0]
 800f68a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f68e:	d101      	bne.n	800f694 <chk_lock+0xa4>
 800f690:	2310      	movs	r3, #16
 800f692:	e000      	b.n	800f696 <chk_lock+0xa6>
 800f694:	2300      	movs	r3, #0
}
 800f696:	4618      	mov	r0, r3
 800f698:	3714      	adds	r7, #20
 800f69a:	46bd      	mov	sp, r7
 800f69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6a0:	4770      	bx	lr
 800f6a2:	bf00      	nop
 800f6a4:	20002968 	.word	0x20002968

0800f6a8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f6a8:	b480      	push	{r7}
 800f6aa:	b083      	sub	sp, #12
 800f6ac:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f6ae:	2300      	movs	r3, #0
 800f6b0:	607b      	str	r3, [r7, #4]
 800f6b2:	e002      	b.n	800f6ba <enq_lock+0x12>
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	3301      	adds	r3, #1
 800f6b8:	607b      	str	r3, [r7, #4]
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	2b01      	cmp	r3, #1
 800f6be:	d806      	bhi.n	800f6ce <enq_lock+0x26>
 800f6c0:	4a09      	ldr	r2, [pc, #36]	@ (800f6e8 <enq_lock+0x40>)
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	011b      	lsls	r3, r3, #4
 800f6c6:	4413      	add	r3, r2
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d1f2      	bne.n	800f6b4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	2b02      	cmp	r3, #2
 800f6d2:	bf14      	ite	ne
 800f6d4:	2301      	movne	r3, #1
 800f6d6:	2300      	moveq	r3, #0
 800f6d8:	b2db      	uxtb	r3, r3
}
 800f6da:	4618      	mov	r0, r3
 800f6dc:	370c      	adds	r7, #12
 800f6de:	46bd      	mov	sp, r7
 800f6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6e4:	4770      	bx	lr
 800f6e6:	bf00      	nop
 800f6e8:	20002968 	.word	0x20002968

0800f6ec <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f6ec:	b480      	push	{r7}
 800f6ee:	b085      	sub	sp, #20
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	6078      	str	r0, [r7, #4]
 800f6f4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f6f6:	2300      	movs	r3, #0
 800f6f8:	60fb      	str	r3, [r7, #12]
 800f6fa:	e01f      	b.n	800f73c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f6fc:	4a41      	ldr	r2, [pc, #260]	@ (800f804 <inc_lock+0x118>)
 800f6fe:	68fb      	ldr	r3, [r7, #12]
 800f700:	011b      	lsls	r3, r3, #4
 800f702:	4413      	add	r3, r2
 800f704:	681a      	ldr	r2, [r3, #0]
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	681b      	ldr	r3, [r3, #0]
 800f70a:	429a      	cmp	r2, r3
 800f70c:	d113      	bne.n	800f736 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f70e:	4a3d      	ldr	r2, [pc, #244]	@ (800f804 <inc_lock+0x118>)
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	011b      	lsls	r3, r3, #4
 800f714:	4413      	add	r3, r2
 800f716:	3304      	adds	r3, #4
 800f718:	681a      	ldr	r2, [r3, #0]
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f71e:	429a      	cmp	r2, r3
 800f720:	d109      	bne.n	800f736 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f722:	4a38      	ldr	r2, [pc, #224]	@ (800f804 <inc_lock+0x118>)
 800f724:	68fb      	ldr	r3, [r7, #12]
 800f726:	011b      	lsls	r3, r3, #4
 800f728:	4413      	add	r3, r2
 800f72a:	3308      	adds	r3, #8
 800f72c:	681a      	ldr	r2, [r3, #0]
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			Files[i].clu == dp->obj.sclust &&
 800f732:	429a      	cmp	r2, r3
 800f734:	d006      	beq.n	800f744 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	3301      	adds	r3, #1
 800f73a:	60fb      	str	r3, [r7, #12]
 800f73c:	68fb      	ldr	r3, [r7, #12]
 800f73e:	2b01      	cmp	r3, #1
 800f740:	d9dc      	bls.n	800f6fc <inc_lock+0x10>
 800f742:	e000      	b.n	800f746 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f744:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	2b02      	cmp	r3, #2
 800f74a:	d132      	bne.n	800f7b2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f74c:	2300      	movs	r3, #0
 800f74e:	60fb      	str	r3, [r7, #12]
 800f750:	e002      	b.n	800f758 <inc_lock+0x6c>
 800f752:	68fb      	ldr	r3, [r7, #12]
 800f754:	3301      	adds	r3, #1
 800f756:	60fb      	str	r3, [r7, #12]
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	2b01      	cmp	r3, #1
 800f75c:	d806      	bhi.n	800f76c <inc_lock+0x80>
 800f75e:	4a29      	ldr	r2, [pc, #164]	@ (800f804 <inc_lock+0x118>)
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	011b      	lsls	r3, r3, #4
 800f764:	4413      	add	r3, r2
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	2b00      	cmp	r3, #0
 800f76a:	d1f2      	bne.n	800f752 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	2b02      	cmp	r3, #2
 800f770:	d101      	bne.n	800f776 <inc_lock+0x8a>
 800f772:	2300      	movs	r3, #0
 800f774:	e040      	b.n	800f7f8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	681a      	ldr	r2, [r3, #0]
 800f77a:	4922      	ldr	r1, [pc, #136]	@ (800f804 <inc_lock+0x118>)
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	011b      	lsls	r3, r3, #4
 800f780:	440b      	add	r3, r1
 800f782:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	689a      	ldr	r2, [r3, #8]
 800f788:	491e      	ldr	r1, [pc, #120]	@ (800f804 <inc_lock+0x118>)
 800f78a:	68fb      	ldr	r3, [r7, #12]
 800f78c:	011b      	lsls	r3, r3, #4
 800f78e:	440b      	add	r3, r1
 800f790:	3304      	adds	r3, #4
 800f792:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f798:	491a      	ldr	r1, [pc, #104]	@ (800f804 <inc_lock+0x118>)
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	011b      	lsls	r3, r3, #4
 800f79e:	440b      	add	r3, r1
 800f7a0:	3308      	adds	r3, #8
 800f7a2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800f7a4:	4a17      	ldr	r2, [pc, #92]	@ (800f804 <inc_lock+0x118>)
 800f7a6:	68fb      	ldr	r3, [r7, #12]
 800f7a8:	011b      	lsls	r3, r3, #4
 800f7aa:	4413      	add	r3, r2
 800f7ac:	330c      	adds	r3, #12
 800f7ae:	2200      	movs	r2, #0
 800f7b0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f7b2:	683b      	ldr	r3, [r7, #0]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d009      	beq.n	800f7cc <inc_lock+0xe0>
 800f7b8:	4a12      	ldr	r2, [pc, #72]	@ (800f804 <inc_lock+0x118>)
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	011b      	lsls	r3, r3, #4
 800f7be:	4413      	add	r3, r2
 800f7c0:	330c      	adds	r3, #12
 800f7c2:	881b      	ldrh	r3, [r3, #0]
 800f7c4:	2b00      	cmp	r3, #0
 800f7c6:	d001      	beq.n	800f7cc <inc_lock+0xe0>
 800f7c8:	2300      	movs	r3, #0
 800f7ca:	e015      	b.n	800f7f8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f7cc:	683b      	ldr	r3, [r7, #0]
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d108      	bne.n	800f7e4 <inc_lock+0xf8>
 800f7d2:	4a0c      	ldr	r2, [pc, #48]	@ (800f804 <inc_lock+0x118>)
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	011b      	lsls	r3, r3, #4
 800f7d8:	4413      	add	r3, r2
 800f7da:	330c      	adds	r3, #12
 800f7dc:	881b      	ldrh	r3, [r3, #0]
 800f7de:	3301      	adds	r3, #1
 800f7e0:	b29a      	uxth	r2, r3
 800f7e2:	e001      	b.n	800f7e8 <inc_lock+0xfc>
 800f7e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f7e8:	4906      	ldr	r1, [pc, #24]	@ (800f804 <inc_lock+0x118>)
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	011b      	lsls	r3, r3, #4
 800f7ee:	440b      	add	r3, r1
 800f7f0:	330c      	adds	r3, #12
 800f7f2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f7f4:	68fb      	ldr	r3, [r7, #12]
 800f7f6:	3301      	adds	r3, #1
}
 800f7f8:	4618      	mov	r0, r3
 800f7fa:	3714      	adds	r7, #20
 800f7fc:	46bd      	mov	sp, r7
 800f7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f802:	4770      	bx	lr
 800f804:	20002968 	.word	0x20002968

0800f808 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f808:	b480      	push	{r7}
 800f80a:	b085      	sub	sp, #20
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	3b01      	subs	r3, #1
 800f814:	607b      	str	r3, [r7, #4]
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	2b01      	cmp	r3, #1
 800f81a:	d825      	bhi.n	800f868 <dec_lock+0x60>
		n = Files[i].ctr;
 800f81c:	4a17      	ldr	r2, [pc, #92]	@ (800f87c <dec_lock+0x74>)
 800f81e:	687b      	ldr	r3, [r7, #4]
 800f820:	011b      	lsls	r3, r3, #4
 800f822:	4413      	add	r3, r2
 800f824:	330c      	adds	r3, #12
 800f826:	881b      	ldrh	r3, [r3, #0]
 800f828:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f82a:	89fb      	ldrh	r3, [r7, #14]
 800f82c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f830:	d101      	bne.n	800f836 <dec_lock+0x2e>
 800f832:	2300      	movs	r3, #0
 800f834:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800f836:	89fb      	ldrh	r3, [r7, #14]
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d002      	beq.n	800f842 <dec_lock+0x3a>
 800f83c:	89fb      	ldrh	r3, [r7, #14]
 800f83e:	3b01      	subs	r3, #1
 800f840:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800f842:	4a0e      	ldr	r2, [pc, #56]	@ (800f87c <dec_lock+0x74>)
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	011b      	lsls	r3, r3, #4
 800f848:	4413      	add	r3, r2
 800f84a:	330c      	adds	r3, #12
 800f84c:	89fa      	ldrh	r2, [r7, #14]
 800f84e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f850:	89fb      	ldrh	r3, [r7, #14]
 800f852:	2b00      	cmp	r3, #0
 800f854:	d105      	bne.n	800f862 <dec_lock+0x5a>
 800f856:	4a09      	ldr	r2, [pc, #36]	@ (800f87c <dec_lock+0x74>)
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	011b      	lsls	r3, r3, #4
 800f85c:	4413      	add	r3, r2
 800f85e:	2200      	movs	r2, #0
 800f860:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800f862:	2300      	movs	r3, #0
 800f864:	737b      	strb	r3, [r7, #13]
 800f866:	e001      	b.n	800f86c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f868:	2302      	movs	r3, #2
 800f86a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800f86c:	7b7b      	ldrb	r3, [r7, #13]
}
 800f86e:	4618      	mov	r0, r3
 800f870:	3714      	adds	r7, #20
 800f872:	46bd      	mov	sp, r7
 800f874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f878:	4770      	bx	lr
 800f87a:	bf00      	nop
 800f87c:	20002968 	.word	0x20002968

0800f880 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800f880:	b480      	push	{r7}
 800f882:	b085      	sub	sp, #20
 800f884:	af00      	add	r7, sp, #0
 800f886:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800f888:	2300      	movs	r3, #0
 800f88a:	60fb      	str	r3, [r7, #12]
 800f88c:	e010      	b.n	800f8b0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f88e:	4a0d      	ldr	r2, [pc, #52]	@ (800f8c4 <clear_lock+0x44>)
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	011b      	lsls	r3, r3, #4
 800f894:	4413      	add	r3, r2
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	687a      	ldr	r2, [r7, #4]
 800f89a:	429a      	cmp	r2, r3
 800f89c:	d105      	bne.n	800f8aa <clear_lock+0x2a>
 800f89e:	4a09      	ldr	r2, [pc, #36]	@ (800f8c4 <clear_lock+0x44>)
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	011b      	lsls	r3, r3, #4
 800f8a4:	4413      	add	r3, r2
 800f8a6:	2200      	movs	r2, #0
 800f8a8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	3301      	adds	r3, #1
 800f8ae:	60fb      	str	r3, [r7, #12]
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	2b01      	cmp	r3, #1
 800f8b4:	d9eb      	bls.n	800f88e <clear_lock+0xe>
	}
}
 800f8b6:	bf00      	nop
 800f8b8:	bf00      	nop
 800f8ba:	3714      	adds	r7, #20
 800f8bc:	46bd      	mov	sp, r7
 800f8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c2:	4770      	bx	lr
 800f8c4:	20002968 	.word	0x20002968

0800f8c8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800f8c8:	b580      	push	{r7, lr}
 800f8ca:	b086      	sub	sp, #24
 800f8cc:	af00      	add	r7, sp, #0
 800f8ce:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	78db      	ldrb	r3, [r3, #3]
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d034      	beq.n	800f946 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8e0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	7858      	ldrb	r0, [r3, #1]
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800f8ec:	2301      	movs	r3, #1
 800f8ee:	697a      	ldr	r2, [r7, #20]
 800f8f0:	f7ff fbaa 	bl	800f048 <disk_write>
 800f8f4:	4603      	mov	r3, r0
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d002      	beq.n	800f900 <sync_window+0x38>
			res = FR_DISK_ERR;
 800f8fa:	2301      	movs	r3, #1
 800f8fc:	73fb      	strb	r3, [r7, #15]
 800f8fe:	e022      	b.n	800f946 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800f900:	687b      	ldr	r3, [r7, #4]
 800f902:	2200      	movs	r2, #0
 800f904:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f90a:	697a      	ldr	r2, [r7, #20]
 800f90c:	1ad2      	subs	r2, r2, r3
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f912:	429a      	cmp	r2, r3
 800f914:	d217      	bcs.n	800f946 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	789b      	ldrb	r3, [r3, #2]
 800f91a:	613b      	str	r3, [r7, #16]
 800f91c:	e010      	b.n	800f940 <sync_window+0x78>
					wsect += fs->fsize;
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f922:	697a      	ldr	r2, [r7, #20]
 800f924:	4413      	add	r3, r2
 800f926:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	7858      	ldrb	r0, [r3, #1]
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800f932:	2301      	movs	r3, #1
 800f934:	697a      	ldr	r2, [r7, #20]
 800f936:	f7ff fb87 	bl	800f048 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f93a:	693b      	ldr	r3, [r7, #16]
 800f93c:	3b01      	subs	r3, #1
 800f93e:	613b      	str	r3, [r7, #16]
 800f940:	693b      	ldr	r3, [r7, #16]
 800f942:	2b01      	cmp	r3, #1
 800f944:	d8eb      	bhi.n	800f91e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800f946:	7bfb      	ldrb	r3, [r7, #15]
}
 800f948:	4618      	mov	r0, r3
 800f94a:	3718      	adds	r7, #24
 800f94c:	46bd      	mov	sp, r7
 800f94e:	bd80      	pop	{r7, pc}

0800f950 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800f950:	b580      	push	{r7, lr}
 800f952:	b084      	sub	sp, #16
 800f954:	af00      	add	r7, sp, #0
 800f956:	6078      	str	r0, [r7, #4]
 800f958:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f95a:	2300      	movs	r3, #0
 800f95c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f962:	683a      	ldr	r2, [r7, #0]
 800f964:	429a      	cmp	r2, r3
 800f966:	d01b      	beq.n	800f9a0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f968:	6878      	ldr	r0, [r7, #4]
 800f96a:	f7ff ffad 	bl	800f8c8 <sync_window>
 800f96e:	4603      	mov	r3, r0
 800f970:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f972:	7bfb      	ldrb	r3, [r7, #15]
 800f974:	2b00      	cmp	r3, #0
 800f976:	d113      	bne.n	800f9a0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	7858      	ldrb	r0, [r3, #1]
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800f982:	2301      	movs	r3, #1
 800f984:	683a      	ldr	r2, [r7, #0]
 800f986:	f7ff fb3f 	bl	800f008 <disk_read>
 800f98a:	4603      	mov	r3, r0
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d004      	beq.n	800f99a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f990:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f994:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f996:	2301      	movs	r3, #1
 800f998:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	683a      	ldr	r2, [r7, #0]
 800f99e:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
	return res;
 800f9a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9a2:	4618      	mov	r0, r3
 800f9a4:	3710      	adds	r7, #16
 800f9a6:	46bd      	mov	sp, r7
 800f9a8:	bd80      	pop	{r7, pc}
	...

0800f9ac <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f9ac:	b580      	push	{r7, lr}
 800f9ae:	b084      	sub	sp, #16
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f9b4:	6878      	ldr	r0, [r7, #4]
 800f9b6:	f7ff ff87 	bl	800f8c8 <sync_window>
 800f9ba:	4603      	mov	r3, r0
 800f9bc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f9be:	7bfb      	ldrb	r3, [r7, #15]
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	d158      	bne.n	800fa76 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	781b      	ldrb	r3, [r3, #0]
 800f9c8:	2b03      	cmp	r3, #3
 800f9ca:	d148      	bne.n	800fa5e <sync_fs+0xb2>
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	791b      	ldrb	r3, [r3, #4]
 800f9d0:	2b01      	cmp	r3, #1
 800f9d2:	d144      	bne.n	800fa5e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	333c      	adds	r3, #60	@ 0x3c
 800f9d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f9dc:	2100      	movs	r1, #0
 800f9de:	4618      	mov	r0, r3
 800f9e0:	f7ff fd77 	bl	800f4d2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	333c      	adds	r3, #60	@ 0x3c
 800f9e8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f9ec:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	f7ff fc7e 	bl	800f2f2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	333c      	adds	r3, #60	@ 0x3c
 800f9fa:	4921      	ldr	r1, [pc, #132]	@ (800fa80 <sync_fs+0xd4>)
 800f9fc:	4618      	mov	r0, r3
 800f9fe:	f7ff fc93 	bl	800f328 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	333c      	adds	r3, #60	@ 0x3c
 800fa06:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800fa0a:	491e      	ldr	r1, [pc, #120]	@ (800fa84 <sync_fs+0xd8>)
 800fa0c:	4618      	mov	r0, r3
 800fa0e:	f7ff fc8b 	bl	800f328 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	333c      	adds	r3, #60	@ 0x3c
 800fa16:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	69db      	ldr	r3, [r3, #28]
 800fa1e:	4619      	mov	r1, r3
 800fa20:	4610      	mov	r0, r2
 800fa22:	f7ff fc81 	bl	800f328 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	333c      	adds	r3, #60	@ 0x3c
 800fa2a:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	699b      	ldr	r3, [r3, #24]
 800fa32:	4619      	mov	r1, r3
 800fa34:	4610      	mov	r0, r2
 800fa36:	f7ff fc77 	bl	800f328 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa3e:	1c5a      	adds	r2, r3, #1
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	639a      	str	r2, [r3, #56]	@ 0x38
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	7858      	ldrb	r0, [r3, #1]
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	f103 013c 	add.w	r1, r3, #60	@ 0x3c
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fa52:	2301      	movs	r3, #1
 800fa54:	f7ff faf8 	bl	800f048 <disk_write>
			fs->fsi_flag = 0;
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2200      	movs	r2, #0
 800fa5c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	785b      	ldrb	r3, [r3, #1]
 800fa62:	2200      	movs	r2, #0
 800fa64:	2100      	movs	r1, #0
 800fa66:	4618      	mov	r0, r3
 800fa68:	f7ff fb0e 	bl	800f088 <disk_ioctl>
 800fa6c:	4603      	mov	r3, r0
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d001      	beq.n	800fa76 <sync_fs+0xca>
 800fa72:	2301      	movs	r3, #1
 800fa74:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800fa76:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa78:	4618      	mov	r0, r3
 800fa7a:	3710      	adds	r7, #16
 800fa7c:	46bd      	mov	sp, r7
 800fa7e:	bd80      	pop	{r7, pc}
 800fa80:	41615252 	.word	0x41615252
 800fa84:	61417272 	.word	0x61417272

0800fa88 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800fa88:	b480      	push	{r7}
 800fa8a:	b083      	sub	sp, #12
 800fa8c:	af00      	add	r7, sp, #0
 800fa8e:	6078      	str	r0, [r7, #4]
 800fa90:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800fa92:	683b      	ldr	r3, [r7, #0]
 800fa94:	3b02      	subs	r3, #2
 800fa96:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	6a1b      	ldr	r3, [r3, #32]
 800fa9c:	3b02      	subs	r3, #2
 800fa9e:	683a      	ldr	r2, [r7, #0]
 800faa0:	429a      	cmp	r2, r3
 800faa2:	d301      	bcc.n	800faa8 <clust2sect+0x20>
 800faa4:	2300      	movs	r3, #0
 800faa6:	e008      	b.n	800faba <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	895b      	ldrh	r3, [r3, #10]
 800faac:	461a      	mov	r2, r3
 800faae:	683b      	ldr	r3, [r7, #0]
 800fab0:	fb03 f202 	mul.w	r2, r3, r2
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fab8:	4413      	add	r3, r2
}
 800faba:	4618      	mov	r0, r3
 800fabc:	370c      	adds	r7, #12
 800fabe:	46bd      	mov	sp, r7
 800fac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac4:	4770      	bx	lr
	...

0800fac8 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800fac8:	b580      	push	{r7, lr}
 800faca:	b088      	sub	sp, #32
 800facc:	af00      	add	r7, sp, #0
 800face:	6078      	str	r0, [r7, #4]
 800fad0:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800fad2:	6879      	ldr	r1, [r7, #4]
 800fad4:	6809      	ldr	r1, [r1, #0]
 800fad6:	61b9      	str	r1, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800fad8:	6839      	ldr	r1, [r7, #0]
 800fada:	2901      	cmp	r1, #1
 800fadc:	d904      	bls.n	800fae8 <get_fat+0x20>
 800fade:	69b9      	ldr	r1, [r7, #24]
 800fae0:	6a09      	ldr	r1, [r1, #32]
 800fae2:	6838      	ldr	r0, [r7, #0]
 800fae4:	4288      	cmp	r0, r1
 800fae6:	d302      	bcc.n	800faee <get_fat+0x26>
		val = 1;	/* Internal error */
 800fae8:	2301      	movs	r3, #1
 800faea:	61fb      	str	r3, [r7, #28]
 800faec:	e100      	b.n	800fcf0 <get_fat+0x228>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800faee:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800faf2:	61f9      	str	r1, [r7, #28]

		switch (fs->fs_type) {
 800faf4:	69b9      	ldr	r1, [r7, #24]
 800faf6:	7809      	ldrb	r1, [r1, #0]
 800faf8:	3901      	subs	r1, #1
 800fafa:	2903      	cmp	r1, #3
 800fafc:	f200 80ec 	bhi.w	800fcd8 <get_fat+0x210>
 800fb00:	a001      	add	r0, pc, #4	@ (adr r0, 800fb08 <get_fat+0x40>)
 800fb02:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800fb06:	bf00      	nop
 800fb08:	0800fb19 	.word	0x0800fb19
 800fb0c:	0800fb9f 	.word	0x0800fb9f
 800fb10:	0800fbd5 	.word	0x0800fbd5
 800fb14:	0800fc0d 	.word	0x0800fc0d
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800fb18:	683b      	ldr	r3, [r7, #0]
 800fb1a:	60fb      	str	r3, [r7, #12]
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	085b      	lsrs	r3, r3, #1
 800fb20:	68fa      	ldr	r2, [r7, #12]
 800fb22:	4413      	add	r3, r2
 800fb24:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fb26:	69bb      	ldr	r3, [r7, #24]
 800fb28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	0a5b      	lsrs	r3, r3, #9
 800fb2e:	4413      	add	r3, r2
 800fb30:	4619      	mov	r1, r3
 800fb32:	69b8      	ldr	r0, [r7, #24]
 800fb34:	f7ff ff0c 	bl	800f950 <move_window>
 800fb38:	4603      	mov	r3, r0
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	f040 80cf 	bne.w	800fcde <get_fat+0x216>
			wc = fs->win[bc++ % SS(fs)];
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	1c5a      	adds	r2, r3, #1
 800fb44:	60fa      	str	r2, [r7, #12]
 800fb46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fb4a:	69ba      	ldr	r2, [r7, #24]
 800fb4c:	4413      	add	r3, r2
 800fb4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fb52:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fb54:	69bb      	ldr	r3, [r7, #24]
 800fb56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	0a5b      	lsrs	r3, r3, #9
 800fb5c:	4413      	add	r3, r2
 800fb5e:	4619      	mov	r1, r3
 800fb60:	69b8      	ldr	r0, [r7, #24]
 800fb62:	f7ff fef5 	bl	800f950 <move_window>
 800fb66:	4603      	mov	r3, r0
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	f040 80ba 	bne.w	800fce2 <get_fat+0x21a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fb74:	69ba      	ldr	r2, [r7, #24]
 800fb76:	4413      	add	r3, r2
 800fb78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fb7c:	021b      	lsls	r3, r3, #8
 800fb7e:	68ba      	ldr	r2, [r7, #8]
 800fb80:	4313      	orrs	r3, r2
 800fb82:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800fb84:	683b      	ldr	r3, [r7, #0]
 800fb86:	f003 0301 	and.w	r3, r3, #1
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d002      	beq.n	800fb94 <get_fat+0xcc>
 800fb8e:	68bb      	ldr	r3, [r7, #8]
 800fb90:	091b      	lsrs	r3, r3, #4
 800fb92:	e002      	b.n	800fb9a <get_fat+0xd2>
 800fb94:	68bb      	ldr	r3, [r7, #8]
 800fb96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fb9a:	61fb      	str	r3, [r7, #28]
			break;
 800fb9c:	e0a8      	b.n	800fcf0 <get_fat+0x228>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fb9e:	69bb      	ldr	r3, [r7, #24]
 800fba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fba2:	683b      	ldr	r3, [r7, #0]
 800fba4:	0a1b      	lsrs	r3, r3, #8
 800fba6:	4413      	add	r3, r2
 800fba8:	4619      	mov	r1, r3
 800fbaa:	69b8      	ldr	r0, [r7, #24]
 800fbac:	f7ff fed0 	bl	800f950 <move_window>
 800fbb0:	4603      	mov	r3, r0
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	f040 8097 	bne.w	800fce6 <get_fat+0x21e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800fbb8:	69bb      	ldr	r3, [r7, #24]
 800fbba:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fbbe:	683b      	ldr	r3, [r7, #0]
 800fbc0:	005b      	lsls	r3, r3, #1
 800fbc2:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800fbc6:	4413      	add	r3, r2
 800fbc8:	4618      	mov	r0, r3
 800fbca:	f7ff fa7b 	bl	800f0c4 <ld_word>
 800fbce:	4603      	mov	r3, r0
 800fbd0:	61fb      	str	r3, [r7, #28]
			break;
 800fbd2:	e08d      	b.n	800fcf0 <get_fat+0x228>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fbd4:	69bb      	ldr	r3, [r7, #24]
 800fbd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbd8:	683b      	ldr	r3, [r7, #0]
 800fbda:	09db      	lsrs	r3, r3, #7
 800fbdc:	4413      	add	r3, r2
 800fbde:	4619      	mov	r1, r3
 800fbe0:	69b8      	ldr	r0, [r7, #24]
 800fbe2:	f7ff feb5 	bl	800f950 <move_window>
 800fbe6:	4603      	mov	r3, r0
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d17e      	bne.n	800fcea <get_fat+0x222>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800fbec:	69bb      	ldr	r3, [r7, #24]
 800fbee:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fbf2:	683b      	ldr	r3, [r7, #0]
 800fbf4:	009b      	lsls	r3, r3, #2
 800fbf6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800fbfa:	4413      	add	r3, r2
 800fbfc:	4618      	mov	r0, r3
 800fbfe:	f7ff fa7a 	bl	800f0f6 <ld_dword>
 800fc02:	4603      	mov	r3, r0
 800fc04:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800fc08:	61fb      	str	r3, [r7, #28]
			break;
 800fc0a:	e071      	b.n	800fcf0 <get_fat+0x228>
#if _FS_EXFAT
		case FS_EXFAT :
			if (obj->objsize) {
 800fc0c:	6879      	ldr	r1, [r7, #4]
 800fc0e:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800fc12:	4301      	orrs	r1, r0
 800fc14:	d060      	beq.n	800fcd8 <get_fat+0x210>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 800fc16:	6879      	ldr	r1, [r7, #4]
 800fc18:	6889      	ldr	r1, [r1, #8]
 800fc1a:	6838      	ldr	r0, [r7, #0]
 800fc1c:	1a41      	subs	r1, r0, r1
 800fc1e:	6179      	str	r1, [r7, #20]
				DWORD clen = (DWORD)((obj->objsize - 1) / SS(fs)) / fs->csize;	/* Number of clusters - 1 */
 800fc20:	6879      	ldr	r1, [r7, #4]
 800fc22:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800fc26:	1e42      	subs	r2, r0, #1
 800fc28:	f141 33ff 	adc.w	r3, r1, #4294967295	@ 0xffffffff
 800fc2c:	f04f 0000 	mov.w	r0, #0
 800fc30:	f04f 0100 	mov.w	r1, #0
 800fc34:	0a50      	lsrs	r0, r2, #9
 800fc36:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 800fc3a:	0a59      	lsrs	r1, r3, #9
 800fc3c:	4602      	mov	r2, r0
 800fc3e:	69bb      	ldr	r3, [r7, #24]
 800fc40:	895b      	ldrh	r3, [r3, #10]
 800fc42:	fbb2 f3f3 	udiv	r3, r2, r3
 800fc46:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2) {	/* Is there no valid chain on the FAT? */
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	79db      	ldrb	r3, [r3, #7]
 800fc4c:	2b02      	cmp	r3, #2
 800fc4e:	d10e      	bne.n	800fc6e <get_fat+0x1a6>
					if (cofs <= clen) {
 800fc50:	697a      	ldr	r2, [r7, #20]
 800fc52:	693b      	ldr	r3, [r7, #16]
 800fc54:	429a      	cmp	r2, r3
 800fc56:	d80a      	bhi.n	800fc6e <get_fat+0x1a6>
						val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* Generate the value */
 800fc58:	697a      	ldr	r2, [r7, #20]
 800fc5a:	693b      	ldr	r3, [r7, #16]
 800fc5c:	429a      	cmp	r2, r3
 800fc5e:	d002      	beq.n	800fc66 <get_fat+0x19e>
 800fc60:	683b      	ldr	r3, [r7, #0]
 800fc62:	3301      	adds	r3, #1
 800fc64:	e001      	b.n	800fc6a <get_fat+0x1a2>
 800fc66:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800fc6a:	61fb      	str	r3, [r7, #28]
						break;
 800fc6c:	e040      	b.n	800fcf0 <get_fat+0x228>
					}
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	79db      	ldrb	r3, [r3, #7]
 800fc72:	2b03      	cmp	r3, #3
 800fc74:	d108      	bne.n	800fc88 <get_fat+0x1c0>
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	699b      	ldr	r3, [r3, #24]
 800fc7a:	697a      	ldr	r2, [r7, #20]
 800fc7c:	429a      	cmp	r2, r3
 800fc7e:	d203      	bcs.n	800fc88 <get_fat+0x1c0>
					val = clst + 1; 	/* Generate the value */
 800fc80:	683b      	ldr	r3, [r7, #0]
 800fc82:	3301      	adds	r3, #1
 800fc84:	61fb      	str	r3, [r7, #28]
					break;
 800fc86:	e033      	b.n	800fcf0 <get_fat+0x228>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	79db      	ldrb	r3, [r3, #7]
 800fc8c:	2b02      	cmp	r3, #2
 800fc8e:	d023      	beq.n	800fcd8 <get_fat+0x210>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	69db      	ldr	r3, [r3, #28]
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d003      	beq.n	800fca0 <get_fat+0x1d8>
						val = 0x7FFFFFFF;	/* Generate EOC */
 800fc98:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800fc9c:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 800fc9e:	e027      	b.n	800fcf0 <get_fat+0x228>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fca0:	69bb      	ldr	r3, [r7, #24]
 800fca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fca4:	683b      	ldr	r3, [r7, #0]
 800fca6:	09db      	lsrs	r3, r3, #7
 800fca8:	4413      	add	r3, r2
 800fcaa:	4619      	mov	r1, r3
 800fcac:	69b8      	ldr	r0, [r7, #24]
 800fcae:	f7ff fe4f 	bl	800f950 <move_window>
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d11a      	bne.n	800fcee <get_fat+0x226>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 800fcb8:	69bb      	ldr	r3, [r7, #24]
 800fcba:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fcbe:	683b      	ldr	r3, [r7, #0]
 800fcc0:	009b      	lsls	r3, r3, #2
 800fcc2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800fcc6:	4413      	add	r3, r2
 800fcc8:	4618      	mov	r0, r3
 800fcca:	f7ff fa14 	bl	800f0f6 <ld_dword>
 800fcce:	4603      	mov	r3, r0
 800fcd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fcd4:	61fb      	str	r3, [r7, #28]
					break;
 800fcd6:	e00b      	b.n	800fcf0 <get_fat+0x228>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800fcd8:	2301      	movs	r3, #1
 800fcda:	61fb      	str	r3, [r7, #28]
 800fcdc:	e008      	b.n	800fcf0 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fcde:	bf00      	nop
 800fce0:	e006      	b.n	800fcf0 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fce2:	bf00      	nop
 800fce4:	e004      	b.n	800fcf0 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fce6:	bf00      	nop
 800fce8:	e002      	b.n	800fcf0 <get_fat+0x228>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fcea:	bf00      	nop
 800fcec:	e000      	b.n	800fcf0 <get_fat+0x228>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fcee:	bf00      	nop
		}
	}

	return val;
 800fcf0:	69fb      	ldr	r3, [r7, #28]
}
 800fcf2:	4618      	mov	r0, r3
 800fcf4:	3720      	adds	r7, #32
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	bd80      	pop	{r7, pc}
 800fcfa:	bf00      	nop

0800fcfc <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800fcfc:	b590      	push	{r4, r7, lr}
 800fcfe:	b089      	sub	sp, #36	@ 0x24
 800fd00:	af00      	add	r7, sp, #0
 800fd02:	60f8      	str	r0, [r7, #12]
 800fd04:	60b9      	str	r1, [r7, #8]
 800fd06:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800fd08:	2302      	movs	r3, #2
 800fd0a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800fd0c:	68bb      	ldr	r3, [r7, #8]
 800fd0e:	2b01      	cmp	r3, #1
 800fd10:	f240 80dd 	bls.w	800fece <put_fat+0x1d2>
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	6a1b      	ldr	r3, [r3, #32]
 800fd18:	68ba      	ldr	r2, [r7, #8]
 800fd1a:	429a      	cmp	r2, r3
 800fd1c:	f080 80d7 	bcs.w	800fece <put_fat+0x1d2>
		switch (fs->fs_type) {
 800fd20:	68fb      	ldr	r3, [r7, #12]
 800fd22:	781b      	ldrb	r3, [r3, #0]
 800fd24:	2b04      	cmp	r3, #4
 800fd26:	f300 80d2 	bgt.w	800fece <put_fat+0x1d2>
 800fd2a:	2b03      	cmp	r3, #3
 800fd2c:	f280 8093 	bge.w	800fe56 <put_fat+0x15a>
 800fd30:	2b01      	cmp	r3, #1
 800fd32:	d002      	beq.n	800fd3a <put_fat+0x3e>
 800fd34:	2b02      	cmp	r3, #2
 800fd36:	d06e      	beq.n	800fe16 <put_fat+0x11a>
 800fd38:	e0c9      	b.n	800fece <put_fat+0x1d2>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800fd3a:	68bb      	ldr	r3, [r7, #8]
 800fd3c:	61bb      	str	r3, [r7, #24]
 800fd3e:	69bb      	ldr	r3, [r7, #24]
 800fd40:	085b      	lsrs	r3, r3, #1
 800fd42:	69ba      	ldr	r2, [r7, #24]
 800fd44:	4413      	add	r3, r2
 800fd46:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fd48:	68fb      	ldr	r3, [r7, #12]
 800fd4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fd4c:	69bb      	ldr	r3, [r7, #24]
 800fd4e:	0a5b      	lsrs	r3, r3, #9
 800fd50:	4413      	add	r3, r2
 800fd52:	4619      	mov	r1, r3
 800fd54:	68f8      	ldr	r0, [r7, #12]
 800fd56:	f7ff fdfb 	bl	800f950 <move_window>
 800fd5a:	4603      	mov	r3, r0
 800fd5c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fd5e:	7ffb      	ldrb	r3, [r7, #31]
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	f040 80ad 	bne.w	800fec0 <put_fat+0x1c4>
			p = fs->win + bc++ % SS(fs);
 800fd66:	68fb      	ldr	r3, [r7, #12]
 800fd68:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fd6c:	69bb      	ldr	r3, [r7, #24]
 800fd6e:	1c59      	adds	r1, r3, #1
 800fd70:	61b9      	str	r1, [r7, #24]
 800fd72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd76:	4413      	add	r3, r2
 800fd78:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800fd7a:	68bb      	ldr	r3, [r7, #8]
 800fd7c:	f003 0301 	and.w	r3, r3, #1
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	d00d      	beq.n	800fda0 <put_fat+0xa4>
 800fd84:	697b      	ldr	r3, [r7, #20]
 800fd86:	781b      	ldrb	r3, [r3, #0]
 800fd88:	b25b      	sxtb	r3, r3
 800fd8a:	f003 030f 	and.w	r3, r3, #15
 800fd8e:	b25a      	sxtb	r2, r3
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	b25b      	sxtb	r3, r3
 800fd94:	011b      	lsls	r3, r3, #4
 800fd96:	b25b      	sxtb	r3, r3
 800fd98:	4313      	orrs	r3, r2
 800fd9a:	b25b      	sxtb	r3, r3
 800fd9c:	b2db      	uxtb	r3, r3
 800fd9e:	e001      	b.n	800fda4 <put_fat+0xa8>
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	b2db      	uxtb	r3, r3
 800fda4:	697a      	ldr	r2, [r7, #20]
 800fda6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	2201      	movs	r2, #1
 800fdac:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fdb2:	69bb      	ldr	r3, [r7, #24]
 800fdb4:	0a5b      	lsrs	r3, r3, #9
 800fdb6:	4413      	add	r3, r2
 800fdb8:	4619      	mov	r1, r3
 800fdba:	68f8      	ldr	r0, [r7, #12]
 800fdbc:	f7ff fdc8 	bl	800f950 <move_window>
 800fdc0:	4603      	mov	r3, r0
 800fdc2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fdc4:	7ffb      	ldrb	r3, [r7, #31]
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d17c      	bne.n	800fec4 <put_fat+0x1c8>
			p = fs->win + bc % SS(fs);
 800fdca:	68fb      	ldr	r3, [r7, #12]
 800fdcc:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fdd0:	69bb      	ldr	r3, [r7, #24]
 800fdd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fdd6:	4413      	add	r3, r2
 800fdd8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800fdda:	68bb      	ldr	r3, [r7, #8]
 800fddc:	f003 0301 	and.w	r3, r3, #1
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d003      	beq.n	800fdec <put_fat+0xf0>
 800fde4:	687b      	ldr	r3, [r7, #4]
 800fde6:	091b      	lsrs	r3, r3, #4
 800fde8:	b2db      	uxtb	r3, r3
 800fdea:	e00e      	b.n	800fe0a <put_fat+0x10e>
 800fdec:	697b      	ldr	r3, [r7, #20]
 800fdee:	781b      	ldrb	r3, [r3, #0]
 800fdf0:	b25b      	sxtb	r3, r3
 800fdf2:	f023 030f 	bic.w	r3, r3, #15
 800fdf6:	b25a      	sxtb	r2, r3
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	0a1b      	lsrs	r3, r3, #8
 800fdfc:	b25b      	sxtb	r3, r3
 800fdfe:	f003 030f 	and.w	r3, r3, #15
 800fe02:	b25b      	sxtb	r3, r3
 800fe04:	4313      	orrs	r3, r2
 800fe06:	b25b      	sxtb	r3, r3
 800fe08:	b2db      	uxtb	r3, r3
 800fe0a:	697a      	ldr	r2, [r7, #20]
 800fe0c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	2201      	movs	r2, #1
 800fe12:	70da      	strb	r2, [r3, #3]
			break;
 800fe14:	e05b      	b.n	800fece <put_fat+0x1d2>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe1a:	68bb      	ldr	r3, [r7, #8]
 800fe1c:	0a1b      	lsrs	r3, r3, #8
 800fe1e:	4413      	add	r3, r2
 800fe20:	4619      	mov	r1, r3
 800fe22:	68f8      	ldr	r0, [r7, #12]
 800fe24:	f7ff fd94 	bl	800f950 <move_window>
 800fe28:	4603      	mov	r3, r0
 800fe2a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fe2c:	7ffb      	ldrb	r3, [r7, #31]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d14a      	bne.n	800fec8 <put_fat+0x1cc>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800fe32:	68fb      	ldr	r3, [r7, #12]
 800fe34:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fe38:	68bb      	ldr	r3, [r7, #8]
 800fe3a:	005b      	lsls	r3, r3, #1
 800fe3c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800fe40:	4413      	add	r3, r2
 800fe42:	687a      	ldr	r2, [r7, #4]
 800fe44:	b292      	uxth	r2, r2
 800fe46:	4611      	mov	r1, r2
 800fe48:	4618      	mov	r0, r3
 800fe4a:	f7ff fa52 	bl	800f2f2 <st_word>
			fs->wflag = 1;
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	2201      	movs	r2, #1
 800fe52:	70da      	strb	r2, [r3, #3]
			break;
 800fe54:	e03b      	b.n	800fece <put_fat+0x1d2>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800fe56:	68fb      	ldr	r3, [r7, #12]
 800fe58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe5a:	68bb      	ldr	r3, [r7, #8]
 800fe5c:	09db      	lsrs	r3, r3, #7
 800fe5e:	4413      	add	r3, r2
 800fe60:	4619      	mov	r1, r3
 800fe62:	68f8      	ldr	r0, [r7, #12]
 800fe64:	f7ff fd74 	bl	800f950 <move_window>
 800fe68:	4603      	mov	r3, r0
 800fe6a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fe6c:	7ffb      	ldrb	r3, [r7, #31]
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d12c      	bne.n	800fecc <put_fat+0x1d0>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	781b      	ldrb	r3, [r3, #0]
 800fe76:	2b04      	cmp	r3, #4
 800fe78:	d012      	beq.n	800fea0 <put_fat+0x1a4>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fe86:	68bb      	ldr	r3, [r7, #8]
 800fe88:	009b      	lsls	r3, r3, #2
 800fe8a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800fe8e:	4413      	add	r3, r2
 800fe90:	4618      	mov	r0, r3
 800fe92:	f7ff f930 	bl	800f0f6 <ld_dword>
 800fe96:	4603      	mov	r3, r0
 800fe98:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800fe9c:	4323      	orrs	r3, r4
 800fe9e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 800fea6:	68bb      	ldr	r3, [r7, #8]
 800fea8:	009b      	lsls	r3, r3, #2
 800feaa:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800feae:	4413      	add	r3, r2
 800feb0:	6879      	ldr	r1, [r7, #4]
 800feb2:	4618      	mov	r0, r3
 800feb4:	f7ff fa38 	bl	800f328 <st_dword>
			fs->wflag = 1;
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	2201      	movs	r2, #1
 800febc:	70da      	strb	r2, [r3, #3]
			break;
 800febe:	e006      	b.n	800fece <put_fat+0x1d2>
			if (res != FR_OK) break;
 800fec0:	bf00      	nop
 800fec2:	e004      	b.n	800fece <put_fat+0x1d2>
			if (res != FR_OK) break;
 800fec4:	bf00      	nop
 800fec6:	e002      	b.n	800fece <put_fat+0x1d2>
			if (res != FR_OK) break;
 800fec8:	bf00      	nop
 800feca:	e000      	b.n	800fece <put_fat+0x1d2>
			if (res != FR_OK) break;
 800fecc:	bf00      	nop
		}
	}
	return res;
 800fece:	7ffb      	ldrb	r3, [r7, #31]
}
 800fed0:	4618      	mov	r0, r3
 800fed2:	3724      	adds	r7, #36	@ 0x24
 800fed4:	46bd      	mov	sp, r7
 800fed6:	bd90      	pop	{r4, r7, pc}

0800fed8 <find_bitmap>:
DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 800fed8:	b580      	push	{r7, lr}
 800feda:	b08a      	sub	sp, #40	@ 0x28
 800fedc:	af00      	add	r7, sp, #0
 800fede:	60f8      	str	r0, [r7, #12]
 800fee0:	60b9      	str	r1, [r7, #8]
 800fee2:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 800fee4:	68bb      	ldr	r3, [r7, #8]
 800fee6:	3b02      	subs	r3, #2
 800fee8:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 800feea:	68fb      	ldr	r3, [r7, #12]
 800feec:	6a1b      	ldr	r3, [r3, #32]
 800feee:	3b02      	subs	r3, #2
 800fef0:	68ba      	ldr	r2, [r7, #8]
 800fef2:	429a      	cmp	r2, r3
 800fef4:	d301      	bcc.n	800fefa <find_bitmap+0x22>
 800fef6:	2300      	movs	r3, #0
 800fef8:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 800fefa:	68bb      	ldr	r3, [r7, #8]
 800fefc:	61fb      	str	r3, [r7, #28]
 800fefe:	69fb      	ldr	r3, [r7, #28]
 800ff00:	61bb      	str	r3, [r7, #24]
 800ff02:	2300      	movs	r3, #0
 800ff04:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800ff06:	68fb      	ldr	r3, [r7, #12]
 800ff08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ff0a:	69fb      	ldr	r3, [r7, #28]
 800ff0c:	0b1b      	lsrs	r3, r3, #12
 800ff0e:	4413      	add	r3, r2
 800ff10:	4619      	mov	r1, r3
 800ff12:	68f8      	ldr	r0, [r7, #12]
 800ff14:	f7ff fd1c 	bl	800f950 <move_window>
 800ff18:	4603      	mov	r3, r0
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d002      	beq.n	800ff24 <find_bitmap+0x4c>
 800ff1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ff22:	e051      	b.n	800ffc8 <find_bitmap+0xf0>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 800ff24:	69fb      	ldr	r3, [r7, #28]
 800ff26:	08db      	lsrs	r3, r3, #3
 800ff28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ff2c:	623b      	str	r3, [r7, #32]
 800ff2e:	69fb      	ldr	r3, [r7, #28]
 800ff30:	f003 0307 	and.w	r3, r3, #7
 800ff34:	2201      	movs	r2, #1
 800ff36:	fa02 f303 	lsl.w	r3, r2, r3
 800ff3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 800ff3e:	68fa      	ldr	r2, [r7, #12]
 800ff40:	6a3b      	ldr	r3, [r7, #32]
 800ff42:	4413      	add	r3, r2
 800ff44:	333c      	adds	r3, #60	@ 0x3c
 800ff46:	781a      	ldrb	r2, [r3, #0]
 800ff48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ff4c:	4013      	ands	r3, r2
 800ff4e:	74fb      	strb	r3, [r7, #19]
 800ff50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ff54:	005b      	lsls	r3, r3, #1
 800ff56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 800ff5a:	69fb      	ldr	r3, [r7, #28]
 800ff5c:	3301      	adds	r3, #1
 800ff5e:	61fb      	str	r3, [r7, #28]
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	6a1b      	ldr	r3, [r3, #32]
 800ff64:	3b02      	subs	r3, #2
 800ff66:	69fa      	ldr	r2, [r7, #28]
 800ff68:	429a      	cmp	r2, r3
 800ff6a:	d307      	bcc.n	800ff7c <find_bitmap+0xa4>
					val = 0; bm = 0; i = SS(fs);
 800ff6c:	2300      	movs	r3, #0
 800ff6e:	61fb      	str	r3, [r7, #28]
 800ff70:	2300      	movs	r3, #0
 800ff72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ff76:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ff7a:	623b      	str	r3, [r7, #32]
				}
				if (!bv) {	/* Is it a free cluster? */
 800ff7c:	7cfb      	ldrb	r3, [r7, #19]
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	d109      	bne.n	800ff96 <find_bitmap+0xbe>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 800ff82:	697b      	ldr	r3, [r7, #20]
 800ff84:	3301      	adds	r3, #1
 800ff86:	617b      	str	r3, [r7, #20]
 800ff88:	697a      	ldr	r2, [r7, #20]
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	429a      	cmp	r2, r3
 800ff8e:	d106      	bne.n	800ff9e <find_bitmap+0xc6>
 800ff90:	69bb      	ldr	r3, [r7, #24]
 800ff92:	3302      	adds	r3, #2
 800ff94:	e018      	b.n	800ffc8 <find_bitmap+0xf0>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 800ff96:	69fb      	ldr	r3, [r7, #28]
 800ff98:	61bb      	str	r3, [r7, #24]
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 800ff9e:	69fa      	ldr	r2, [r7, #28]
 800ffa0:	68bb      	ldr	r3, [r7, #8]
 800ffa2:	429a      	cmp	r2, r3
 800ffa4:	d101      	bne.n	800ffaa <find_bitmap+0xd2>
 800ffa6:	2300      	movs	r3, #0
 800ffa8:	e00e      	b.n	800ffc8 <find_bitmap+0xf0>
			} while (bm);
 800ffaa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d1c5      	bne.n	800ff3e <find_bitmap+0x66>
			bm = 1;
 800ffb2:	2301      	movs	r3, #1
 800ffb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		} while (++i < SS(fs));
 800ffb8:	6a3b      	ldr	r3, [r7, #32]
 800ffba:	3301      	adds	r3, #1
 800ffbc:	623b      	str	r3, [r7, #32]
 800ffbe:	6a3b      	ldr	r3, [r7, #32]
 800ffc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ffc4:	d3bb      	bcc.n	800ff3e <find_bitmap+0x66>
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800ffc6:	e79e      	b.n	800ff06 <find_bitmap+0x2e>
	}
}
 800ffc8:	4618      	mov	r0, r3
 800ffca:	3728      	adds	r7, #40	@ 0x28
 800ffcc:	46bd      	mov	sp, r7
 800ffce:	bd80      	pop	{r7, pc}

0800ffd0 <change_bitmap>:
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 800ffd0:	b580      	push	{r7, lr}
 800ffd2:	b088      	sub	sp, #32
 800ffd4:	af00      	add	r7, sp, #0
 800ffd6:	60f8      	str	r0, [r7, #12]
 800ffd8:	60b9      	str	r1, [r7, #8]
 800ffda:	607a      	str	r2, [r7, #4]
 800ffdc:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	DWORD sect;

	clst -= 2;	/* The first bit corresponds to cluster #2 */
 800ffde:	68bb      	ldr	r3, [r7, #8]
 800ffe0:	3b02      	subs	r3, #2
 800ffe2:	60bb      	str	r3, [r7, #8]
	sect = fs->database + clst / 8 / SS(fs);	/* Sector address (assuming bitmap is located top of the cluster heap) */
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ffe8:	68bb      	ldr	r3, [r7, #8]
 800ffea:	0b1b      	lsrs	r3, r3, #12
 800ffec:	4413      	add	r3, r2
 800ffee:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);						/* Byte offset in the sector */
 800fff0:	68bb      	ldr	r3, [r7, #8]
 800fff2:	08db      	lsrs	r3, r3, #3
 800fff4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fff8:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);						/* Bit mask in the byte */
 800fffa:	68bb      	ldr	r3, [r7, #8]
 800fffc:	f003 0307 	and.w	r3, r3, #7
 8010000:	2201      	movs	r2, #1
 8010002:	fa02 f303 	lsl.w	r3, r2, r3
 8010006:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 8010008:	697b      	ldr	r3, [r7, #20]
 801000a:	1c5a      	adds	r2, r3, #1
 801000c:	617a      	str	r2, [r7, #20]
 801000e:	4619      	mov	r1, r3
 8010010:	68f8      	ldr	r0, [r7, #12]
 8010012:	f7ff fc9d 	bl	800f950 <move_window>
 8010016:	4603      	mov	r3, r0
 8010018:	2b00      	cmp	r3, #0
 801001a:	d001      	beq.n	8010020 <change_bitmap+0x50>
 801001c:	2301      	movs	r3, #1
 801001e:	e03d      	b.n	801009c <change_bitmap+0xcc>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 8010020:	68fa      	ldr	r2, [r7, #12]
 8010022:	69bb      	ldr	r3, [r7, #24]
 8010024:	4413      	add	r3, r2
 8010026:	333c      	adds	r3, #60	@ 0x3c
 8010028:	781a      	ldrb	r2, [r3, #0]
 801002a:	7ffb      	ldrb	r3, [r7, #31]
 801002c:	4013      	ands	r3, r2
 801002e:	b2db      	uxtb	r3, r3
 8010030:	2b00      	cmp	r3, #0
 8010032:	bf14      	ite	ne
 8010034:	2301      	movne	r3, #1
 8010036:	2300      	moveq	r3, #0
 8010038:	b2db      	uxtb	r3, r3
 801003a:	461a      	mov	r2, r3
 801003c:	683b      	ldr	r3, [r7, #0]
 801003e:	4293      	cmp	r3, r2
 8010040:	d101      	bne.n	8010046 <change_bitmap+0x76>
 8010042:	2302      	movs	r3, #2
 8010044:	e02a      	b.n	801009c <change_bitmap+0xcc>
				fs->win[i] ^= bm;	/* Flip the bit */
 8010046:	68fa      	ldr	r2, [r7, #12]
 8010048:	69bb      	ldr	r3, [r7, #24]
 801004a:	4413      	add	r3, r2
 801004c:	333c      	adds	r3, #60	@ 0x3c
 801004e:	781a      	ldrb	r2, [r3, #0]
 8010050:	7ffb      	ldrb	r3, [r7, #31]
 8010052:	4053      	eors	r3, r2
 8010054:	b2d9      	uxtb	r1, r3
 8010056:	68fa      	ldr	r2, [r7, #12]
 8010058:	69bb      	ldr	r3, [r7, #24]
 801005a:	4413      	add	r3, r2
 801005c:	333c      	adds	r3, #60	@ 0x3c
 801005e:	460a      	mov	r2, r1
 8010060:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 8010062:	68fb      	ldr	r3, [r7, #12]
 8010064:	2201      	movs	r2, #1
 8010066:	70da      	strb	r2, [r3, #3]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	3b01      	subs	r3, #1
 801006c:	607b      	str	r3, [r7, #4]
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	2b00      	cmp	r3, #0
 8010072:	d101      	bne.n	8010078 <change_bitmap+0xa8>
 8010074:	2300      	movs	r3, #0
 8010076:	e011      	b.n	801009c <change_bitmap+0xcc>
			} while (bm <<= 1);		/* Next bit */
 8010078:	7ffb      	ldrb	r3, [r7, #31]
 801007a:	005b      	lsls	r3, r3, #1
 801007c:	77fb      	strb	r3, [r7, #31]
 801007e:	7ffb      	ldrb	r3, [r7, #31]
 8010080:	2b00      	cmp	r3, #0
 8010082:	d1cd      	bne.n	8010020 <change_bitmap+0x50>
			bm = 1;
 8010084:	2301      	movs	r3, #1
 8010086:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 8010088:	69bb      	ldr	r3, [r7, #24]
 801008a:	3301      	adds	r3, #1
 801008c:	61bb      	str	r3, [r7, #24]
 801008e:	69bb      	ldr	r3, [r7, #24]
 8010090:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010094:	d3c4      	bcc.n	8010020 <change_bitmap+0x50>
		i = 0;
 8010096:	2300      	movs	r3, #0
 8010098:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 801009a:	e7b5      	b.n	8010008 <change_bitmap+0x38>
	}
}
 801009c:	4618      	mov	r0, r3
 801009e:	3720      	adds	r7, #32
 80100a0:	46bd      	mov	sp, r7
 80100a2:	bd80      	pop	{r7, pc}

080100a4 <fill_first_frag>:

static
FRESULT fill_first_frag (
	_FDID* obj	/* Pointer to the corresponding object */
)
{
 80100a4:	b580      	push	{r7, lr}
 80100a6:	b086      	sub	sp, #24
 80100a8:	af00      	add	r7, sp, #0
 80100aa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;

	if (obj->stat == 3) {	/* Has the object been changed 'fragmented'? */
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	79db      	ldrb	r3, [r3, #7]
 80100b0:	2b03      	cmp	r3, #3
 80100b2:	d121      	bne.n	80100f8 <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	689b      	ldr	r3, [r3, #8]
 80100b8:	617b      	str	r3, [r7, #20]
 80100ba:	687b      	ldr	r3, [r7, #4]
 80100bc:	699b      	ldr	r3, [r3, #24]
 80100be:	613b      	str	r3, [r7, #16]
 80100c0:	e014      	b.n	80100ec <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	6818      	ldr	r0, [r3, #0]
 80100c6:	697b      	ldr	r3, [r7, #20]
 80100c8:	3301      	adds	r3, #1
 80100ca:	461a      	mov	r2, r3
 80100cc:	6979      	ldr	r1, [r7, #20]
 80100ce:	f7ff fe15 	bl	800fcfc <put_fat>
 80100d2:	4603      	mov	r3, r0
 80100d4:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 80100d6:	7bfb      	ldrb	r3, [r7, #15]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d001      	beq.n	80100e0 <fill_first_frag+0x3c>
 80100dc:	7bfb      	ldrb	r3, [r7, #15]
 80100de:	e00c      	b.n	80100fa <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 80100e0:	697b      	ldr	r3, [r7, #20]
 80100e2:	3301      	adds	r3, #1
 80100e4:	617b      	str	r3, [r7, #20]
 80100e6:	693b      	ldr	r3, [r7, #16]
 80100e8:	3b01      	subs	r3, #1
 80100ea:	613b      	str	r3, [r7, #16]
 80100ec:	693b      	ldr	r3, [r7, #16]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d1e7      	bne.n	80100c2 <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	2200      	movs	r2, #0
 80100f6:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 80100f8:	2300      	movs	r3, #0
}
 80100fa:	4618      	mov	r0, r3
 80100fc:	3718      	adds	r7, #24
 80100fe:	46bd      	mov	sp, r7
 8010100:	bd80      	pop	{r7, pc}

08010102 <fill_last_frag>:
FRESULT fill_last_frag (
	_FDID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,	/* Last cluster of the fragment */
	DWORD term	/* Value to set the last FAT entry */
)
{
 8010102:	b580      	push	{r7, lr}
 8010104:	b086      	sub	sp, #24
 8010106:	af00      	add	r7, sp, #0
 8010108:	60f8      	str	r0, [r7, #12]
 801010a:	60b9      	str	r1, [r7, #8]
 801010c:	607a      	str	r2, [r7, #4]
	FRESULT res;

	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 801010e:	e020      	b.n	8010152 <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 8010110:	68fb      	ldr	r3, [r7, #12]
 8010112:	6818      	ldr	r0, [r3, #0]
 8010114:	68fb      	ldr	r3, [r7, #12]
 8010116:	69db      	ldr	r3, [r3, #28]
 8010118:	68ba      	ldr	r2, [r7, #8]
 801011a:	1ad3      	subs	r3, r2, r3
 801011c:	1c59      	adds	r1, r3, #1
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	69db      	ldr	r3, [r3, #28]
 8010122:	2b01      	cmp	r3, #1
 8010124:	d905      	bls.n	8010132 <fill_last_frag+0x30>
 8010126:	68fb      	ldr	r3, [r7, #12]
 8010128:	69db      	ldr	r3, [r3, #28]
 801012a:	68ba      	ldr	r2, [r7, #8]
 801012c:	1ad3      	subs	r3, r2, r3
 801012e:	3302      	adds	r3, #2
 8010130:	e000      	b.n	8010134 <fill_last_frag+0x32>
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	461a      	mov	r2, r3
 8010136:	f7ff fde1 	bl	800fcfc <put_fat>
 801013a:	4603      	mov	r3, r0
 801013c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 801013e:	7dfb      	ldrb	r3, [r7, #23]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d001      	beq.n	8010148 <fill_last_frag+0x46>
 8010144:	7dfb      	ldrb	r3, [r7, #23]
 8010146:	e009      	b.n	801015c <fill_last_frag+0x5a>
		obj->n_frag--;
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	69db      	ldr	r3, [r3, #28]
 801014c:	1e5a      	subs	r2, r3, #1
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	69db      	ldr	r3, [r3, #28]
 8010156:	2b00      	cmp	r3, #0
 8010158:	d1da      	bne.n	8010110 <fill_last_frag+0xe>
	}
	return FR_OK;
 801015a:	2300      	movs	r3, #0
}
 801015c:	4618      	mov	r0, r3
 801015e:	3718      	adds	r7, #24
 8010160:	46bd      	mov	sp, r7
 8010162:	bd80      	pop	{r7, pc}

08010164 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8010164:	b580      	push	{r7, lr}
 8010166:	b08a      	sub	sp, #40	@ 0x28
 8010168:	af00      	add	r7, sp, #0
 801016a:	60f8      	str	r0, [r7, #12]
 801016c:	60b9      	str	r1, [r7, #8]
 801016e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8010170:	2300      	movs	r3, #0
 8010172:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	61bb      	str	r3, [r7, #24]
#if _FS_EXFAT || _USE_TRIM
	DWORD scl = clst, ecl = clst;
 801017a:	68bb      	ldr	r3, [r7, #8]
 801017c:	627b      	str	r3, [r7, #36]	@ 0x24
 801017e:	68bb      	ldr	r3, [r7, #8]
 8010180:	623b      	str	r3, [r7, #32]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8010182:	68bb      	ldr	r3, [r7, #8]
 8010184:	2b01      	cmp	r3, #1
 8010186:	d904      	bls.n	8010192 <remove_chain+0x2e>
 8010188:	69bb      	ldr	r3, [r7, #24]
 801018a:	6a1b      	ldr	r3, [r3, #32]
 801018c:	68ba      	ldr	r2, [r7, #8]
 801018e:	429a      	cmp	r2, r3
 8010190:	d301      	bcc.n	8010196 <remove_chain+0x32>
 8010192:	2302      	movs	r3, #2
 8010194:	e096      	b.n	80102c4 <remove_chain+0x160>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	2b00      	cmp	r3, #0
 801019a:	d014      	beq.n	80101c6 <remove_chain+0x62>
 801019c:	69bb      	ldr	r3, [r7, #24]
 801019e:	781b      	ldrb	r3, [r3, #0]
 80101a0:	2b04      	cmp	r3, #4
 80101a2:	d103      	bne.n	80101ac <remove_chain+0x48>
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	79db      	ldrb	r3, [r3, #7]
 80101a8:	2b02      	cmp	r3, #2
 80101aa:	d00c      	beq.n	80101c6 <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80101ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80101b0:	6879      	ldr	r1, [r7, #4]
 80101b2:	69b8      	ldr	r0, [r7, #24]
 80101b4:	f7ff fda2 	bl	800fcfc <put_fat>
 80101b8:	4603      	mov	r3, r0
 80101ba:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80101bc:	7ffb      	ldrb	r3, [r7, #31]
 80101be:	2b00      	cmp	r3, #0
 80101c0:	d001      	beq.n	80101c6 <remove_chain+0x62>
 80101c2:	7ffb      	ldrb	r3, [r7, #31]
 80101c4:	e07e      	b.n	80102c4 <remove_chain+0x160>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80101c6:	68b9      	ldr	r1, [r7, #8]
 80101c8:	68f8      	ldr	r0, [r7, #12]
 80101ca:	f7ff fc7d 	bl	800fac8 <get_fat>
 80101ce:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80101d0:	697b      	ldr	r3, [r7, #20]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d055      	beq.n	8010282 <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80101d6:	697b      	ldr	r3, [r7, #20]
 80101d8:	2b01      	cmp	r3, #1
 80101da:	d101      	bne.n	80101e0 <remove_chain+0x7c>
 80101dc:	2302      	movs	r3, #2
 80101de:	e071      	b.n	80102c4 <remove_chain+0x160>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80101e0:	697b      	ldr	r3, [r7, #20]
 80101e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80101e6:	d101      	bne.n	80101ec <remove_chain+0x88>
 80101e8:	2301      	movs	r3, #1
 80101ea:	e06b      	b.n	80102c4 <remove_chain+0x160>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 80101ec:	69bb      	ldr	r3, [r7, #24]
 80101ee:	781b      	ldrb	r3, [r3, #0]
 80101f0:	2b04      	cmp	r3, #4
 80101f2:	d00b      	beq.n	801020c <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80101f4:	2200      	movs	r2, #0
 80101f6:	68b9      	ldr	r1, [r7, #8]
 80101f8:	69b8      	ldr	r0, [r7, #24]
 80101fa:	f7ff fd7f 	bl	800fcfc <put_fat>
 80101fe:	4603      	mov	r3, r0
 8010200:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8010202:	7ffb      	ldrb	r3, [r7, #31]
 8010204:	2b00      	cmp	r3, #0
 8010206:	d001      	beq.n	801020c <remove_chain+0xa8>
 8010208:	7ffb      	ldrb	r3, [r7, #31]
 801020a:	e05b      	b.n	80102c4 <remove_chain+0x160>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801020c:	69bb      	ldr	r3, [r7, #24]
 801020e:	69da      	ldr	r2, [r3, #28]
 8010210:	69bb      	ldr	r3, [r7, #24]
 8010212:	6a1b      	ldr	r3, [r3, #32]
 8010214:	3b02      	subs	r3, #2
 8010216:	429a      	cmp	r2, r3
 8010218:	d20b      	bcs.n	8010232 <remove_chain+0xce>
			fs->free_clst++;
 801021a:	69bb      	ldr	r3, [r7, #24]
 801021c:	69db      	ldr	r3, [r3, #28]
 801021e:	1c5a      	adds	r2, r3, #1
 8010220:	69bb      	ldr	r3, [r7, #24]
 8010222:	61da      	str	r2, [r3, #28]
			fs->fsi_flag |= 1;
 8010224:	69bb      	ldr	r3, [r7, #24]
 8010226:	791b      	ldrb	r3, [r3, #4]
 8010228:	f043 0301 	orr.w	r3, r3, #1
 801022c:	b2da      	uxtb	r2, r3
 801022e:	69bb      	ldr	r3, [r7, #24]
 8010230:	711a      	strb	r2, [r3, #4]
		}
#if _FS_EXFAT || _USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 8010232:	6a3b      	ldr	r3, [r7, #32]
 8010234:	3301      	adds	r3, #1
 8010236:	697a      	ldr	r2, [r7, #20]
 8010238:	429a      	cmp	r2, r3
 801023a:	d102      	bne.n	8010242 <remove_chain+0xde>
			ecl = nxt;
 801023c:	697b      	ldr	r3, [r7, #20]
 801023e:	623b      	str	r3, [r7, #32]
 8010240:	e017      	b.n	8010272 <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8010242:	69bb      	ldr	r3, [r7, #24]
 8010244:	781b      	ldrb	r3, [r3, #0]
 8010246:	2b04      	cmp	r3, #4
 8010248:	d10f      	bne.n	801026a <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 801024a:	6a3a      	ldr	r2, [r7, #32]
 801024c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801024e:	1ad3      	subs	r3, r2, r3
 8010250:	1c5a      	adds	r2, r3, #1
 8010252:	2300      	movs	r3, #0
 8010254:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010256:	69b8      	ldr	r0, [r7, #24]
 8010258:	f7ff feba 	bl	800ffd0 <change_bitmap>
 801025c:	4603      	mov	r3, r0
 801025e:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 8010260:	7ffb      	ldrb	r3, [r7, #31]
 8010262:	2b00      	cmp	r3, #0
 8010264:	d001      	beq.n	801026a <remove_chain+0x106>
 8010266:	7ffb      	ldrb	r3, [r7, #31]
 8010268:	e02c      	b.n	80102c4 <remove_chain+0x160>
#if _USE_TRIM
			rt[0] = clust2sect(fs, scl);					/* Start sector */
			rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
 801026a:	697b      	ldr	r3, [r7, #20]
 801026c:	623b      	str	r3, [r7, #32]
 801026e:	6a3b      	ldr	r3, [r7, #32]
 8010270:	627b      	str	r3, [r7, #36]	@ 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 8010272:	697b      	ldr	r3, [r7, #20]
 8010274:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8010276:	69bb      	ldr	r3, [r7, #24]
 8010278:	6a1b      	ldr	r3, [r3, #32]
 801027a:	68ba      	ldr	r2, [r7, #8]
 801027c:	429a      	cmp	r2, r3
 801027e:	d3a2      	bcc.n	80101c6 <remove_chain+0x62>
 8010280:	e000      	b.n	8010284 <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 8010282:	bf00      	nop

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {
 8010284:	69bb      	ldr	r3, [r7, #24]
 8010286:	781b      	ldrb	r3, [r3, #0]
 8010288:	2b04      	cmp	r3, #4
 801028a:	d11a      	bne.n	80102c2 <remove_chain+0x15e>
		if (pclst == 0) {	/* Does the object have no chain? */
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	2b00      	cmp	r3, #0
 8010290:	d103      	bne.n	801029a <remove_chain+0x136>
			obj->stat = 0;		/* Change the object status 'initial' */
 8010292:	68fb      	ldr	r3, [r7, #12]
 8010294:	2200      	movs	r2, #0
 8010296:	71da      	strb	r2, [r3, #7]
 8010298:	e013      	b.n	80102c2 <remove_chain+0x15e>
		} else {
			if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Did the chain get contiguous? */
 801029a:	68fb      	ldr	r3, [r7, #12]
 801029c:	79db      	ldrb	r3, [r3, #7]
 801029e:	2b03      	cmp	r3, #3
 80102a0:	d10f      	bne.n	80102c2 <remove_chain+0x15e>
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	689b      	ldr	r3, [r3, #8]
 80102a6:	687a      	ldr	r2, [r7, #4]
 80102a8:	429a      	cmp	r2, r3
 80102aa:	d30a      	bcc.n	80102c2 <remove_chain+0x15e>
 80102ac:	68fb      	ldr	r3, [r7, #12]
 80102ae:	689a      	ldr	r2, [r3, #8]
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	699b      	ldr	r3, [r3, #24]
 80102b4:	4413      	add	r3, r2
 80102b6:	687a      	ldr	r2, [r7, #4]
 80102b8:	429a      	cmp	r2, r3
 80102ba:	d802      	bhi.n	80102c2 <remove_chain+0x15e>
				obj->stat = 2;	/* Change the object status 'contiguous' */
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	2202      	movs	r2, #2
 80102c0:	71da      	strb	r2, [r3, #7]
			}
		}
	}
#endif
	return FR_OK;
 80102c2:	2300      	movs	r3, #0
}
 80102c4:	4618      	mov	r0, r3
 80102c6:	3728      	adds	r7, #40	@ 0x28
 80102c8:	46bd      	mov	sp, r7
 80102ca:	bd80      	pop	{r7, pc}

080102cc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80102cc:	b580      	push	{r7, lr}
 80102ce:	b088      	sub	sp, #32
 80102d0:	af00      	add	r7, sp, #0
 80102d2:	6078      	str	r0, [r7, #4]
 80102d4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80102dc:	683b      	ldr	r3, [r7, #0]
 80102de:	2b00      	cmp	r3, #0
 80102e0:	d10d      	bne.n	80102fe <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80102e2:	693b      	ldr	r3, [r7, #16]
 80102e4:	699b      	ldr	r3, [r3, #24]
 80102e6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80102e8:	69bb      	ldr	r3, [r7, #24]
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d004      	beq.n	80102f8 <create_chain+0x2c>
 80102ee:	693b      	ldr	r3, [r7, #16]
 80102f0:	6a1b      	ldr	r3, [r3, #32]
 80102f2:	69ba      	ldr	r2, [r7, #24]
 80102f4:	429a      	cmp	r2, r3
 80102f6:	d31b      	bcc.n	8010330 <create_chain+0x64>
 80102f8:	2301      	movs	r3, #1
 80102fa:	61bb      	str	r3, [r7, #24]
 80102fc:	e018      	b.n	8010330 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80102fe:	6839      	ldr	r1, [r7, #0]
 8010300:	6878      	ldr	r0, [r7, #4]
 8010302:	f7ff fbe1 	bl	800fac8 <get_fat>
 8010306:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	2b01      	cmp	r3, #1
 801030c:	d801      	bhi.n	8010312 <create_chain+0x46>
 801030e:	2301      	movs	r3, #1
 8010310:	e0d9      	b.n	80104c6 <create_chain+0x1fa>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010318:	d101      	bne.n	801031e <create_chain+0x52>
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	e0d3      	b.n	80104c6 <create_chain+0x1fa>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 801031e:	693b      	ldr	r3, [r7, #16]
 8010320:	6a1b      	ldr	r3, [r3, #32]
 8010322:	68fa      	ldr	r2, [r7, #12]
 8010324:	429a      	cmp	r2, r3
 8010326:	d201      	bcs.n	801032c <create_chain+0x60>
 8010328:	68fb      	ldr	r3, [r7, #12]
 801032a:	e0cc      	b.n	80104c6 <create_chain+0x1fa>
		scl = clst;
 801032c:	683b      	ldr	r3, [r7, #0]
 801032e:	61bb      	str	r3, [r7, #24]
	}

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 8010330:	693b      	ldr	r3, [r7, #16]
 8010332:	781b      	ldrb	r3, [r3, #0]
 8010334:	2b04      	cmp	r3, #4
 8010336:	d164      	bne.n	8010402 <create_chain+0x136>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 8010338:	2201      	movs	r2, #1
 801033a:	69b9      	ldr	r1, [r7, #24]
 801033c:	6938      	ldr	r0, [r7, #16]
 801033e:	f7ff fdcb 	bl	800fed8 <find_bitmap>
 8010342:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 8010344:	69fb      	ldr	r3, [r7, #28]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d003      	beq.n	8010352 <create_chain+0x86>
 801034a:	69fb      	ldr	r3, [r7, #28]
 801034c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010350:	d101      	bne.n	8010356 <create_chain+0x8a>
 8010352:	69fb      	ldr	r3, [r7, #28]
 8010354:	e0b7      	b.n	80104c6 <create_chain+0x1fa>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 8010356:	2301      	movs	r3, #1
 8010358:	2201      	movs	r2, #1
 801035a:	69f9      	ldr	r1, [r7, #28]
 801035c:	6938      	ldr	r0, [r7, #16]
 801035e:	f7ff fe37 	bl	800ffd0 <change_bitmap>
 8010362:	4603      	mov	r3, r0
 8010364:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 8010366:	7dfb      	ldrb	r3, [r7, #23]
 8010368:	2b02      	cmp	r3, #2
 801036a:	d101      	bne.n	8010370 <create_chain+0xa4>
 801036c:	2301      	movs	r3, #1
 801036e:	e0aa      	b.n	80104c6 <create_chain+0x1fa>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 8010370:	7dfb      	ldrb	r3, [r7, #23]
 8010372:	2b01      	cmp	r3, #1
 8010374:	d102      	bne.n	801037c <create_chain+0xb0>
 8010376:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801037a:	e0a4      	b.n	80104c6 <create_chain+0x1fa>
		if (clst == 0) {							/* Is it a new chain? */
 801037c:	683b      	ldr	r3, [r7, #0]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d103      	bne.n	801038a <create_chain+0xbe>
			obj->stat = 2;							/* Set status 'contiguous' */
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	2202      	movs	r2, #2
 8010386:	71da      	strb	r2, [r3, #7]
 8010388:	e011      	b.n	80103ae <create_chain+0xe2>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	79db      	ldrb	r3, [r3, #7]
 801038e:	2b02      	cmp	r3, #2
 8010390:	d10d      	bne.n	80103ae <create_chain+0xe2>
 8010392:	69bb      	ldr	r3, [r7, #24]
 8010394:	3301      	adds	r3, #1
 8010396:	69fa      	ldr	r2, [r7, #28]
 8010398:	429a      	cmp	r2, r3
 801039a:	d008      	beq.n	80103ae <create_chain+0xe2>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	689b      	ldr	r3, [r3, #8]
 80103a0:	69ba      	ldr	r2, [r7, #24]
 80103a2:	1ad2      	subs	r2, r2, r3
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	2203      	movs	r2, #3
 80103ac:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	79db      	ldrb	r3, [r3, #7]
 80103b2:	2b02      	cmp	r3, #2
 80103b4:	d064      	beq.n	8010480 <create_chain+0x1b4>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 80103b6:	683b      	ldr	r3, [r7, #0]
 80103b8:	3301      	adds	r3, #1
 80103ba:	69fa      	ldr	r2, [r7, #28]
 80103bc:	429a      	cmp	r2, r3
 80103be:	d10b      	bne.n	80103d8 <create_chain+0x10c>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	69db      	ldr	r3, [r3, #28]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d003      	beq.n	80103d0 <create_chain+0x104>
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	69db      	ldr	r3, [r3, #28]
 80103cc:	3301      	adds	r3, #1
 80103ce:	e000      	b.n	80103d2 <create_chain+0x106>
 80103d0:	2302      	movs	r3, #2
 80103d2:	687a      	ldr	r2, [r7, #4]
 80103d4:	61d3      	str	r3, [r2, #28]
 80103d6:	e053      	b.n	8010480 <create_chain+0x1b4>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 80103d8:	687b      	ldr	r3, [r7, #4]
 80103da:	69db      	ldr	r3, [r3, #28]
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d102      	bne.n	80103e6 <create_chain+0x11a>
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	2201      	movs	r2, #1
 80103e4:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 80103e6:	69fa      	ldr	r2, [r7, #28]
 80103e8:	6839      	ldr	r1, [r7, #0]
 80103ea:	6878      	ldr	r0, [r7, #4]
 80103ec:	f7ff fe89 	bl	8010102 <fill_last_frag>
 80103f0:	4603      	mov	r3, r0
 80103f2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 80103f4:	7dfb      	ldrb	r3, [r7, #23]
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d142      	bne.n	8010480 <create_chain+0x1b4>
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	2201      	movs	r2, #1
 80103fe:	61da      	str	r2, [r3, #28]
 8010400:	e03e      	b.n	8010480 <create_chain+0x1b4>
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8010402:	69bb      	ldr	r3, [r7, #24]
 8010404:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8010406:	69fb      	ldr	r3, [r7, #28]
 8010408:	3301      	adds	r3, #1
 801040a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 801040c:	693b      	ldr	r3, [r7, #16]
 801040e:	6a1b      	ldr	r3, [r3, #32]
 8010410:	69fa      	ldr	r2, [r7, #28]
 8010412:	429a      	cmp	r2, r3
 8010414:	d307      	bcc.n	8010426 <create_chain+0x15a>
				ncl = 2;
 8010416:	2302      	movs	r3, #2
 8010418:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 801041a:	69fa      	ldr	r2, [r7, #28]
 801041c:	69bb      	ldr	r3, [r7, #24]
 801041e:	429a      	cmp	r2, r3
 8010420:	d901      	bls.n	8010426 <create_chain+0x15a>
 8010422:	2300      	movs	r3, #0
 8010424:	e04f      	b.n	80104c6 <create_chain+0x1fa>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8010426:	69f9      	ldr	r1, [r7, #28]
 8010428:	6878      	ldr	r0, [r7, #4]
 801042a:	f7ff fb4d 	bl	800fac8 <get_fat>
 801042e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	2b00      	cmp	r3, #0
 8010434:	d00e      	beq.n	8010454 <create_chain+0x188>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	2b01      	cmp	r3, #1
 801043a:	d003      	beq.n	8010444 <create_chain+0x178>
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010442:	d101      	bne.n	8010448 <create_chain+0x17c>
 8010444:	68fb      	ldr	r3, [r7, #12]
 8010446:	e03e      	b.n	80104c6 <create_chain+0x1fa>
			if (ncl == scl) return 0;		/* No free cluster */
 8010448:	69fa      	ldr	r2, [r7, #28]
 801044a:	69bb      	ldr	r3, [r7, #24]
 801044c:	429a      	cmp	r2, r3
 801044e:	d1da      	bne.n	8010406 <create_chain+0x13a>
 8010450:	2300      	movs	r3, #0
 8010452:	e038      	b.n	80104c6 <create_chain+0x1fa>
			if (cs == 0) break;				/* Found a free cluster */
 8010454:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8010456:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801045a:	69f9      	ldr	r1, [r7, #28]
 801045c:	6938      	ldr	r0, [r7, #16]
 801045e:	f7ff fc4d 	bl	800fcfc <put_fat>
 8010462:	4603      	mov	r3, r0
 8010464:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8010466:	7dfb      	ldrb	r3, [r7, #23]
 8010468:	2b00      	cmp	r3, #0
 801046a:	d109      	bne.n	8010480 <create_chain+0x1b4>
 801046c:	683b      	ldr	r3, [r7, #0]
 801046e:	2b00      	cmp	r3, #0
 8010470:	d006      	beq.n	8010480 <create_chain+0x1b4>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8010472:	69fa      	ldr	r2, [r7, #28]
 8010474:	6839      	ldr	r1, [r7, #0]
 8010476:	6938      	ldr	r0, [r7, #16]
 8010478:	f7ff fc40 	bl	800fcfc <put_fat>
 801047c:	4603      	mov	r3, r0
 801047e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8010480:	7dfb      	ldrb	r3, [r7, #23]
 8010482:	2b00      	cmp	r3, #0
 8010484:	d116      	bne.n	80104b4 <create_chain+0x1e8>
		fs->last_clst = ncl;
 8010486:	693b      	ldr	r3, [r7, #16]
 8010488:	69fa      	ldr	r2, [r7, #28]
 801048a:	619a      	str	r2, [r3, #24]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801048c:	693b      	ldr	r3, [r7, #16]
 801048e:	69da      	ldr	r2, [r3, #28]
 8010490:	693b      	ldr	r3, [r7, #16]
 8010492:	6a1b      	ldr	r3, [r3, #32]
 8010494:	3b02      	subs	r3, #2
 8010496:	429a      	cmp	r2, r3
 8010498:	d804      	bhi.n	80104a4 <create_chain+0x1d8>
 801049a:	693b      	ldr	r3, [r7, #16]
 801049c:	69db      	ldr	r3, [r3, #28]
 801049e:	1e5a      	subs	r2, r3, #1
 80104a0:	693b      	ldr	r3, [r7, #16]
 80104a2:	61da      	str	r2, [r3, #28]
		fs->fsi_flag |= 1;
 80104a4:	693b      	ldr	r3, [r7, #16]
 80104a6:	791b      	ldrb	r3, [r3, #4]
 80104a8:	f043 0301 	orr.w	r3, r3, #1
 80104ac:	b2da      	uxtb	r2, r3
 80104ae:	693b      	ldr	r3, [r7, #16]
 80104b0:	711a      	strb	r2, [r3, #4]
 80104b2:	e007      	b.n	80104c4 <create_chain+0x1f8>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80104b4:	7dfb      	ldrb	r3, [r7, #23]
 80104b6:	2b01      	cmp	r3, #1
 80104b8:	d102      	bne.n	80104c0 <create_chain+0x1f4>
 80104ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80104be:	e000      	b.n	80104c2 <create_chain+0x1f6>
 80104c0:	2301      	movs	r3, #1
 80104c2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80104c4:	69fb      	ldr	r3, [r7, #28]
}
 80104c6:	4618      	mov	r0, r3
 80104c8:	3720      	adds	r7, #32
 80104ca:	46bd      	mov	sp, r7
 80104cc:	bd80      	pop	{r7, pc}

080104ce <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80104ce:	b5b0      	push	{r4, r5, r7, lr}
 80104d0:	b088      	sub	sp, #32
 80104d2:	af00      	add	r7, sp, #0
 80104d4:	60f8      	str	r0, [r7, #12]
 80104d6:	e9c7 2300 	strd	r2, r3, [r7]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80104da:	68fb      	ldr	r3, [r7, #12]
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	617b      	str	r3, [r7, #20]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80104e4:	3304      	adds	r3, #4
 80104e6:	61bb      	str	r3, [r7, #24]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80104e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80104ec:	f04f 0000 	mov.w	r0, #0
 80104f0:	f04f 0100 	mov.w	r1, #0
 80104f4:	0a50      	lsrs	r0, r2, #9
 80104f6:	ea40 50c3 	orr.w	r0, r0, r3, lsl #23
 80104fa:	0a59      	lsrs	r1, r3, #9
 80104fc:	697b      	ldr	r3, [r7, #20]
 80104fe:	895b      	ldrh	r3, [r3, #10]
 8010500:	b29b      	uxth	r3, r3
 8010502:	2200      	movs	r2, #0
 8010504:	461c      	mov	r4, r3
 8010506:	4615      	mov	r5, r2
 8010508:	4622      	mov	r2, r4
 801050a:	462b      	mov	r3, r5
 801050c:	f7ef fec0 	bl	8000290 <__aeabi_uldivmod>
 8010510:	4602      	mov	r2, r0
 8010512:	460b      	mov	r3, r1
 8010514:	4613      	mov	r3, r2
 8010516:	61fb      	str	r3, [r7, #28]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010518:	69bb      	ldr	r3, [r7, #24]
 801051a:	1d1a      	adds	r2, r3, #4
 801051c:	61ba      	str	r2, [r7, #24]
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	613b      	str	r3, [r7, #16]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8010522:	693b      	ldr	r3, [r7, #16]
 8010524:	2b00      	cmp	r3, #0
 8010526:	d101      	bne.n	801052c <clmt_clust+0x5e>
 8010528:	2300      	movs	r3, #0
 801052a:	e010      	b.n	801054e <clmt_clust+0x80>
		if (cl < ncl) break;	/* In this fragment? */
 801052c:	69fa      	ldr	r2, [r7, #28]
 801052e:	693b      	ldr	r3, [r7, #16]
 8010530:	429a      	cmp	r2, r3
 8010532:	d307      	bcc.n	8010544 <clmt_clust+0x76>
		cl -= ncl; tbl++;		/* Next fragment */
 8010534:	69fa      	ldr	r2, [r7, #28]
 8010536:	693b      	ldr	r3, [r7, #16]
 8010538:	1ad3      	subs	r3, r2, r3
 801053a:	61fb      	str	r3, [r7, #28]
 801053c:	69bb      	ldr	r3, [r7, #24]
 801053e:	3304      	adds	r3, #4
 8010540:	61bb      	str	r3, [r7, #24]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010542:	e7e9      	b.n	8010518 <clmt_clust+0x4a>
		if (cl < ncl) break;	/* In this fragment? */
 8010544:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8010546:	69bb      	ldr	r3, [r7, #24]
 8010548:	681a      	ldr	r2, [r3, #0]
 801054a:	69fb      	ldr	r3, [r7, #28]
 801054c:	4413      	add	r3, r2
}
 801054e:	4618      	mov	r0, r3
 8010550:	3720      	adds	r7, #32
 8010552:	46bd      	mov	sp, r7
 8010554:	bdb0      	pop	{r4, r5, r7, pc}

08010556 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8010556:	b580      	push	{r7, lr}
 8010558:	b086      	sub	sp, #24
 801055a:	af00      	add	r7, sp, #0
 801055c:	6078      	str	r0, [r7, #4]
 801055e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8010566:	693b      	ldr	r3, [r7, #16]
 8010568:	781b      	ldrb	r3, [r3, #0]
 801056a:	2b04      	cmp	r3, #4
 801056c:	d102      	bne.n	8010574 <dir_sdi+0x1e>
 801056e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010572:	e001      	b.n	8010578 <dir_sdi+0x22>
 8010574:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8010578:	683b      	ldr	r3, [r7, #0]
 801057a:	429a      	cmp	r2, r3
 801057c:	d904      	bls.n	8010588 <dir_sdi+0x32>
 801057e:	683b      	ldr	r3, [r7, #0]
 8010580:	f003 031f 	and.w	r3, r3, #31
 8010584:	2b00      	cmp	r3, #0
 8010586:	d001      	beq.n	801058c <dir_sdi+0x36>
		return FR_INT_ERR;
 8010588:	2302      	movs	r3, #2
 801058a:	e066      	b.n	801065a <dir_sdi+0x104>
	}
	dp->dptr = ofs;				/* Set current offset */
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	683a      	ldr	r2, [r7, #0]
 8010590:	631a      	str	r2, [r3, #48]	@ 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	689b      	ldr	r3, [r3, #8]
 8010596:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8010598:	697b      	ldr	r3, [r7, #20]
 801059a:	2b00      	cmp	r3, #0
 801059c:	d109      	bne.n	80105b2 <dir_sdi+0x5c>
 801059e:	693b      	ldr	r3, [r7, #16]
 80105a0:	781b      	ldrb	r3, [r3, #0]
 80105a2:	2b02      	cmp	r3, #2
 80105a4:	d905      	bls.n	80105b2 <dir_sdi+0x5c>
		clst = fs->dirbase;
 80105a6:	693b      	ldr	r3, [r7, #16]
 80105a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80105aa:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	2200      	movs	r2, #0
 80105b0:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80105b2:	697b      	ldr	r3, [r7, #20]
 80105b4:	2b00      	cmp	r3, #0
 80105b6:	d10c      	bne.n	80105d2 <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80105b8:	683b      	ldr	r3, [r7, #0]
 80105ba:	095b      	lsrs	r3, r3, #5
 80105bc:	693a      	ldr	r2, [r7, #16]
 80105be:	8912      	ldrh	r2, [r2, #8]
 80105c0:	4293      	cmp	r3, r2
 80105c2:	d301      	bcc.n	80105c8 <dir_sdi+0x72>
 80105c4:	2302      	movs	r3, #2
 80105c6:	e048      	b.n	801065a <dir_sdi+0x104>
		dp->sect = fs->dirbase;
 80105c8:	693b      	ldr	r3, [r7, #16]
 80105ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80105d0:	e029      	b.n	8010626 <dir_sdi+0xd0>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80105d2:	693b      	ldr	r3, [r7, #16]
 80105d4:	895b      	ldrh	r3, [r3, #10]
 80105d6:	025b      	lsls	r3, r3, #9
 80105d8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80105da:	e019      	b.n	8010610 <dir_sdi+0xba>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	6979      	ldr	r1, [r7, #20]
 80105e0:	4618      	mov	r0, r3
 80105e2:	f7ff fa71 	bl	800fac8 <get_fat>
 80105e6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80105e8:	697b      	ldr	r3, [r7, #20]
 80105ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80105ee:	d101      	bne.n	80105f4 <dir_sdi+0x9e>
 80105f0:	2301      	movs	r3, #1
 80105f2:	e032      	b.n	801065a <dir_sdi+0x104>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80105f4:	697b      	ldr	r3, [r7, #20]
 80105f6:	2b01      	cmp	r3, #1
 80105f8:	d904      	bls.n	8010604 <dir_sdi+0xae>
 80105fa:	693b      	ldr	r3, [r7, #16]
 80105fc:	6a1b      	ldr	r3, [r3, #32]
 80105fe:	697a      	ldr	r2, [r7, #20]
 8010600:	429a      	cmp	r2, r3
 8010602:	d301      	bcc.n	8010608 <dir_sdi+0xb2>
 8010604:	2302      	movs	r3, #2
 8010606:	e028      	b.n	801065a <dir_sdi+0x104>
			ofs -= csz;
 8010608:	683a      	ldr	r2, [r7, #0]
 801060a:	68fb      	ldr	r3, [r7, #12]
 801060c:	1ad3      	subs	r3, r2, r3
 801060e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8010610:	683a      	ldr	r2, [r7, #0]
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	429a      	cmp	r2, r3
 8010616:	d2e1      	bcs.n	80105dc <dir_sdi+0x86>
		}
		dp->sect = clust2sect(fs, clst);
 8010618:	6979      	ldr	r1, [r7, #20]
 801061a:	6938      	ldr	r0, [r7, #16]
 801061c:	f7ff fa34 	bl	800fa88 <clust2sect>
 8010620:	4602      	mov	r2, r0
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	697a      	ldr	r2, [r7, #20]
 801062a:	635a      	str	r2, [r3, #52]	@ 0x34
	if (!dp->sect) return FR_INT_ERR;
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010630:	2b00      	cmp	r3, #0
 8010632:	d101      	bne.n	8010638 <dir_sdi+0xe2>
 8010634:	2302      	movs	r3, #2
 8010636:	e010      	b.n	801065a <dir_sdi+0x104>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801063c:	683b      	ldr	r3, [r7, #0]
 801063e:	0a5b      	lsrs	r3, r3, #9
 8010640:	441a      	add	r2, r3
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	639a      	str	r2, [r3, #56]	@ 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8010646:	693b      	ldr	r3, [r7, #16]
 8010648:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 801064c:	683b      	ldr	r3, [r7, #0]
 801064e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010652:	441a      	add	r2, r3
 8010654:	687b      	ldr	r3, [r7, #4]
 8010656:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 8010658:	2300      	movs	r3, #0
}
 801065a:	4618      	mov	r0, r3
 801065c:	3718      	adds	r7, #24
 801065e:	46bd      	mov	sp, r7
 8010660:	bd80      	pop	{r7, pc}

08010662 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8010662:	b580      	push	{r7, lr}
 8010664:	b086      	sub	sp, #24
 8010666:	af00      	add	r7, sp, #0
 8010668:	6078      	str	r0, [r7, #4]
 801066a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010676:	3320      	adds	r3, #32
 8010678:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801067e:	2b00      	cmp	r3, #0
 8010680:	d00b      	beq.n	801069a <dir_next+0x38>
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	781b      	ldrb	r3, [r3, #0]
 8010686:	2b04      	cmp	r3, #4
 8010688:	d102      	bne.n	8010690 <dir_next+0x2e>
 801068a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801068e:	e001      	b.n	8010694 <dir_next+0x32>
 8010690:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8010694:	68bb      	ldr	r3, [r7, #8]
 8010696:	429a      	cmp	r2, r3
 8010698:	d801      	bhi.n	801069e <dir_next+0x3c>
 801069a:	2304      	movs	r3, #4
 801069c:	e0b2      	b.n	8010804 <dir_next+0x1a2>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801069e:	68bb      	ldr	r3, [r7, #8]
 80106a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	f040 80a0 	bne.w	80107ea <dir_next+0x188>
		dp->sect++;				/* Next sector */
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106ae:	1c5a      	adds	r2, r3, #1
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	639a      	str	r2, [r3, #56]	@ 0x38

		if (!dp->clust) {		/* Static table */
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d10b      	bne.n	80106d4 <dir_next+0x72>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80106bc:	68bb      	ldr	r3, [r7, #8]
 80106be:	095b      	lsrs	r3, r3, #5
 80106c0:	68fa      	ldr	r2, [r7, #12]
 80106c2:	8912      	ldrh	r2, [r2, #8]
 80106c4:	4293      	cmp	r3, r2
 80106c6:	f0c0 8090 	bcc.w	80107ea <dir_next+0x188>
				dp->sect = 0; return FR_NO_FILE;
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	2200      	movs	r2, #0
 80106ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80106d0:	2304      	movs	r3, #4
 80106d2:	e097      	b.n	8010804 <dir_next+0x1a2>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80106d4:	68bb      	ldr	r3, [r7, #8]
 80106d6:	0a5b      	lsrs	r3, r3, #9
 80106d8:	68fa      	ldr	r2, [r7, #12]
 80106da:	8952      	ldrh	r2, [r2, #10]
 80106dc:	3a01      	subs	r2, #1
 80106de:	4013      	ands	r3, r2
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	f040 8082 	bne.w	80107ea <dir_next+0x188>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80106e6:	687a      	ldr	r2, [r7, #4]
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80106ec:	4619      	mov	r1, r3
 80106ee:	4610      	mov	r0, r2
 80106f0:	f7ff f9ea 	bl	800fac8 <get_fat>
 80106f4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80106f6:	697b      	ldr	r3, [r7, #20]
 80106f8:	2b01      	cmp	r3, #1
 80106fa:	d801      	bhi.n	8010700 <dir_next+0x9e>
 80106fc:	2302      	movs	r3, #2
 80106fe:	e081      	b.n	8010804 <dir_next+0x1a2>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8010700:	697b      	ldr	r3, [r7, #20]
 8010702:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010706:	d101      	bne.n	801070c <dir_next+0xaa>
 8010708:	2301      	movs	r3, #1
 801070a:	e07b      	b.n	8010804 <dir_next+0x1a2>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 801070c:	68fb      	ldr	r3, [r7, #12]
 801070e:	6a1b      	ldr	r3, [r3, #32]
 8010710:	697a      	ldr	r2, [r7, #20]
 8010712:	429a      	cmp	r2, r3
 8010714:	d35f      	bcc.n	80107d6 <dir_next+0x174>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8010716:	683b      	ldr	r3, [r7, #0]
 8010718:	2b00      	cmp	r3, #0
 801071a:	d104      	bne.n	8010726 <dir_next+0xc4>
						dp->sect = 0; return FR_NO_FILE;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	2200      	movs	r2, #0
 8010720:	639a      	str	r2, [r3, #56]	@ 0x38
 8010722:	2304      	movs	r3, #4
 8010724:	e06e      	b.n	8010804 <dir_next+0x1a2>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8010726:	687a      	ldr	r2, [r7, #4]
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801072c:	4619      	mov	r1, r3
 801072e:	4610      	mov	r0, r2
 8010730:	f7ff fdcc 	bl	80102cc <create_chain>
 8010734:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8010736:	697b      	ldr	r3, [r7, #20]
 8010738:	2b00      	cmp	r3, #0
 801073a:	d101      	bne.n	8010740 <dir_next+0xde>
 801073c:	2307      	movs	r3, #7
 801073e:	e061      	b.n	8010804 <dir_next+0x1a2>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8010740:	697b      	ldr	r3, [r7, #20]
 8010742:	2b01      	cmp	r3, #1
 8010744:	d101      	bne.n	801074a <dir_next+0xe8>
 8010746:	2302      	movs	r3, #2
 8010748:	e05c      	b.n	8010804 <dir_next+0x1a2>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 801074a:	697b      	ldr	r3, [r7, #20]
 801074c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010750:	d101      	bne.n	8010756 <dir_next+0xf4>
 8010752:	2301      	movs	r3, #1
 8010754:	e056      	b.n	8010804 <dir_next+0x1a2>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	79db      	ldrb	r3, [r3, #7]
 801075a:	f043 0304 	orr.w	r3, r3, #4
 801075e:	b2da      	uxtb	r2, r3
 8010760:	687b      	ldr	r3, [r7, #4]
 8010762:	71da      	strb	r2, [r3, #7]
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8010764:	68f8      	ldr	r0, [r7, #12]
 8010766:	f7ff f8af 	bl	800f8c8 <sync_window>
 801076a:	4603      	mov	r3, r0
 801076c:	2b00      	cmp	r3, #0
 801076e:	d001      	beq.n	8010774 <dir_next+0x112>
 8010770:	2301      	movs	r3, #1
 8010772:	e047      	b.n	8010804 <dir_next+0x1a2>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	333c      	adds	r3, #60	@ 0x3c
 8010778:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801077c:	2100      	movs	r1, #0
 801077e:	4618      	mov	r0, r3
 8010780:	f7fe fea7 	bl	800f4d2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010784:	2300      	movs	r3, #0
 8010786:	613b      	str	r3, [r7, #16]
 8010788:	6979      	ldr	r1, [r7, #20]
 801078a:	68f8      	ldr	r0, [r7, #12]
 801078c:	f7ff f97c 	bl	800fa88 <clust2sect>
 8010790:	4602      	mov	r2, r0
 8010792:	68fb      	ldr	r3, [r7, #12]
 8010794:	639a      	str	r2, [r3, #56]	@ 0x38
 8010796:	e012      	b.n	80107be <dir_next+0x15c>
						fs->wflag = 1;
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	2201      	movs	r2, #1
 801079c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801079e:	68f8      	ldr	r0, [r7, #12]
 80107a0:	f7ff f892 	bl	800f8c8 <sync_window>
 80107a4:	4603      	mov	r3, r0
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d001      	beq.n	80107ae <dir_next+0x14c>
 80107aa:	2301      	movs	r3, #1
 80107ac:	e02a      	b.n	8010804 <dir_next+0x1a2>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80107ae:	693b      	ldr	r3, [r7, #16]
 80107b0:	3301      	adds	r3, #1
 80107b2:	613b      	str	r3, [r7, #16]
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80107b8:	1c5a      	adds	r2, r3, #1
 80107ba:	68fb      	ldr	r3, [r7, #12]
 80107bc:	639a      	str	r2, [r3, #56]	@ 0x38
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	895b      	ldrh	r3, [r3, #10]
 80107c2:	461a      	mov	r2, r3
 80107c4:	693b      	ldr	r3, [r7, #16]
 80107c6:	4293      	cmp	r3, r2
 80107c8:	d3e6      	bcc.n	8010798 <dir_next+0x136>
					}
					fs->winsect -= n;							/* Restore window offset */
 80107ca:	68fb      	ldr	r3, [r7, #12]
 80107cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80107ce:	693b      	ldr	r3, [r7, #16]
 80107d0:	1ad2      	subs	r2, r2, r3
 80107d2:	68fb      	ldr	r3, [r7, #12]
 80107d4:	639a      	str	r2, [r3, #56]	@ 0x38
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	697a      	ldr	r2, [r7, #20]
 80107da:	635a      	str	r2, [r3, #52]	@ 0x34
				dp->sect = clust2sect(fs, clst);
 80107dc:	6979      	ldr	r1, [r7, #20]
 80107de:	68f8      	ldr	r0, [r7, #12]
 80107e0:	f7ff f952 	bl	800fa88 <clust2sect>
 80107e4:	4602      	mov	r2, r0
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	639a      	str	r2, [r3, #56]	@ 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	68ba      	ldr	r2, [r7, #8]
 80107ee:	631a      	str	r2, [r3, #48]	@ 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80107f0:	68fb      	ldr	r3, [r7, #12]
 80107f2:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 80107f6:	68bb      	ldr	r3, [r7, #8]
 80107f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80107fc:	441a      	add	r2, r3
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 8010802:	2300      	movs	r3, #0
}
 8010804:	4618      	mov	r0, r3
 8010806:	3718      	adds	r7, #24
 8010808:	46bd      	mov	sp, r7
 801080a:	bd80      	pop	{r7, pc}

0801080c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 801080c:	b580      	push	{r7, lr}
 801080e:	b086      	sub	sp, #24
 8010810:	af00      	add	r7, sp, #0
 8010812:	6078      	str	r0, [r7, #4]
 8010814:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	681b      	ldr	r3, [r3, #0]
 801081a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 801081c:	2100      	movs	r1, #0
 801081e:	6878      	ldr	r0, [r7, #4]
 8010820:	f7ff fe99 	bl	8010556 <dir_sdi>
 8010824:	4603      	mov	r3, r0
 8010826:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010828:	7dfb      	ldrb	r3, [r7, #23]
 801082a:	2b00      	cmp	r3, #0
 801082c:	d140      	bne.n	80108b0 <dir_alloc+0xa4>
		n = 0;
 801082e:	2300      	movs	r3, #0
 8010830:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010836:	4619      	mov	r1, r3
 8010838:	68f8      	ldr	r0, [r7, #12]
 801083a:	f7ff f889 	bl	800f950 <move_window>
 801083e:	4603      	mov	r3, r0
 8010840:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8010842:	7dfb      	ldrb	r3, [r7, #23]
 8010844:	2b00      	cmp	r3, #0
 8010846:	d132      	bne.n	80108ae <dir_alloc+0xa2>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	781b      	ldrb	r3, [r3, #0]
 801084c:	2b04      	cmp	r3, #4
 801084e:	d108      	bne.n	8010862 <dir_alloc+0x56>
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010854:	781b      	ldrb	r3, [r3, #0]
 8010856:	b25b      	sxtb	r3, r3
 8010858:	43db      	mvns	r3, r3
 801085a:	b2db      	uxtb	r3, r3
 801085c:	09db      	lsrs	r3, r3, #7
 801085e:	b2db      	uxtb	r3, r3
 8010860:	e00f      	b.n	8010882 <dir_alloc+0x76>
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010866:	781b      	ldrb	r3, [r3, #0]
 8010868:	2be5      	cmp	r3, #229	@ 0xe5
 801086a:	d004      	beq.n	8010876 <dir_alloc+0x6a>
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010870:	781b      	ldrb	r3, [r3, #0]
 8010872:	2b00      	cmp	r3, #0
 8010874:	d101      	bne.n	801087a <dir_alloc+0x6e>
 8010876:	2301      	movs	r3, #1
 8010878:	e000      	b.n	801087c <dir_alloc+0x70>
 801087a:	2300      	movs	r3, #0
 801087c:	f003 0301 	and.w	r3, r3, #1
 8010880:	b2db      	uxtb	r3, r3
 8010882:	2b00      	cmp	r3, #0
 8010884:	d007      	beq.n	8010896 <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8010886:	693b      	ldr	r3, [r7, #16]
 8010888:	3301      	adds	r3, #1
 801088a:	613b      	str	r3, [r7, #16]
 801088c:	693a      	ldr	r2, [r7, #16]
 801088e:	683b      	ldr	r3, [r7, #0]
 8010890:	429a      	cmp	r2, r3
 8010892:	d102      	bne.n	801089a <dir_alloc+0x8e>
 8010894:	e00c      	b.n	80108b0 <dir_alloc+0xa4>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8010896:	2300      	movs	r3, #0
 8010898:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801089a:	2101      	movs	r1, #1
 801089c:	6878      	ldr	r0, [r7, #4]
 801089e:	f7ff fee0 	bl	8010662 <dir_next>
 80108a2:	4603      	mov	r3, r0
 80108a4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80108a6:	7dfb      	ldrb	r3, [r7, #23]
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d0c2      	beq.n	8010832 <dir_alloc+0x26>
 80108ac:	e000      	b.n	80108b0 <dir_alloc+0xa4>
			if (res != FR_OK) break;
 80108ae:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80108b0:	7dfb      	ldrb	r3, [r7, #23]
 80108b2:	2b04      	cmp	r3, #4
 80108b4:	d101      	bne.n	80108ba <dir_alloc+0xae>
 80108b6:	2307      	movs	r3, #7
 80108b8:	75fb      	strb	r3, [r7, #23]
	return res;
 80108ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80108bc:	4618      	mov	r0, r3
 80108be:	3718      	adds	r7, #24
 80108c0:	46bd      	mov	sp, r7
 80108c2:	bd80      	pop	{r7, pc}

080108c4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80108c4:	b580      	push	{r7, lr}
 80108c6:	b084      	sub	sp, #16
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	6078      	str	r0, [r7, #4]
 80108cc:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80108ce:	683b      	ldr	r3, [r7, #0]
 80108d0:	331a      	adds	r3, #26
 80108d2:	4618      	mov	r0, r3
 80108d4:	f7fe fbf6 	bl	800f0c4 <ld_word>
 80108d8:	4603      	mov	r3, r0
 80108da:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	781b      	ldrb	r3, [r3, #0]
 80108e0:	2b03      	cmp	r3, #3
 80108e2:	d109      	bne.n	80108f8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80108e4:	683b      	ldr	r3, [r7, #0]
 80108e6:	3314      	adds	r3, #20
 80108e8:	4618      	mov	r0, r3
 80108ea:	f7fe fbeb 	bl	800f0c4 <ld_word>
 80108ee:	4603      	mov	r3, r0
 80108f0:	041b      	lsls	r3, r3, #16
 80108f2:	68fa      	ldr	r2, [r7, #12]
 80108f4:	4313      	orrs	r3, r2
 80108f6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80108f8:	68fb      	ldr	r3, [r7, #12]
}
 80108fa:	4618      	mov	r0, r3
 80108fc:	3710      	adds	r7, #16
 80108fe:	46bd      	mov	sp, r7
 8010900:	bd80      	pop	{r7, pc}

08010902 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8010902:	b580      	push	{r7, lr}
 8010904:	b084      	sub	sp, #16
 8010906:	af00      	add	r7, sp, #0
 8010908:	60f8      	str	r0, [r7, #12]
 801090a:	60b9      	str	r1, [r7, #8]
 801090c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 801090e:	68bb      	ldr	r3, [r7, #8]
 8010910:	331a      	adds	r3, #26
 8010912:	687a      	ldr	r2, [r7, #4]
 8010914:	b292      	uxth	r2, r2
 8010916:	4611      	mov	r1, r2
 8010918:	4618      	mov	r0, r3
 801091a:	f7fe fcea 	bl	800f2f2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 801091e:	68fb      	ldr	r3, [r7, #12]
 8010920:	781b      	ldrb	r3, [r3, #0]
 8010922:	2b03      	cmp	r3, #3
 8010924:	d109      	bne.n	801093a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8010926:	68bb      	ldr	r3, [r7, #8]
 8010928:	f103 0214 	add.w	r2, r3, #20
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	0c1b      	lsrs	r3, r3, #16
 8010930:	b29b      	uxth	r3, r3
 8010932:	4619      	mov	r1, r3
 8010934:	4610      	mov	r0, r2
 8010936:	f7fe fcdc 	bl	800f2f2 <st_word>
	}
}
 801093a:	bf00      	nop
 801093c:	3710      	adds	r7, #16
 801093e:	46bd      	mov	sp, r7
 8010940:	bd80      	pop	{r7, pc}
	...

08010944 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8010944:	b590      	push	{r4, r7, lr}
 8010946:	b087      	sub	sp, #28
 8010948:	af00      	add	r7, sp, #0
 801094a:	6078      	str	r0, [r7, #4]
 801094c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 801094e:	683b      	ldr	r3, [r7, #0]
 8010950:	331a      	adds	r3, #26
 8010952:	4618      	mov	r0, r3
 8010954:	f7fe fbb6 	bl	800f0c4 <ld_word>
 8010958:	4603      	mov	r3, r0
 801095a:	2b00      	cmp	r3, #0
 801095c:	d001      	beq.n	8010962 <cmp_lfn+0x1e>
 801095e:	2300      	movs	r3, #0
 8010960:	e059      	b.n	8010a16 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8010962:	683b      	ldr	r3, [r7, #0]
 8010964:	781b      	ldrb	r3, [r3, #0]
 8010966:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801096a:	1e5a      	subs	r2, r3, #1
 801096c:	4613      	mov	r3, r2
 801096e:	005b      	lsls	r3, r3, #1
 8010970:	4413      	add	r3, r2
 8010972:	009b      	lsls	r3, r3, #2
 8010974:	4413      	add	r3, r2
 8010976:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8010978:	2301      	movs	r3, #1
 801097a:	81fb      	strh	r3, [r7, #14]
 801097c:	2300      	movs	r3, #0
 801097e:	613b      	str	r3, [r7, #16]
 8010980:	e033      	b.n	80109ea <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8010982:	4a27      	ldr	r2, [pc, #156]	@ (8010a20 <cmp_lfn+0xdc>)
 8010984:	693b      	ldr	r3, [r7, #16]
 8010986:	4413      	add	r3, r2
 8010988:	781b      	ldrb	r3, [r3, #0]
 801098a:	461a      	mov	r2, r3
 801098c:	683b      	ldr	r3, [r7, #0]
 801098e:	4413      	add	r3, r2
 8010990:	4618      	mov	r0, r3
 8010992:	f7fe fb97 	bl	800f0c4 <ld_word>
 8010996:	4603      	mov	r3, r0
 8010998:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 801099a:	89fb      	ldrh	r3, [r7, #14]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d01a      	beq.n	80109d6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80109a0:	697b      	ldr	r3, [r7, #20]
 80109a2:	2bfe      	cmp	r3, #254	@ 0xfe
 80109a4:	d812      	bhi.n	80109cc <cmp_lfn+0x88>
 80109a6:	89bb      	ldrh	r3, [r7, #12]
 80109a8:	4618      	mov	r0, r3
 80109aa:	f003 fb01 	bl	8013fb0 <ff_wtoupper>
 80109ae:	4603      	mov	r3, r0
 80109b0:	461c      	mov	r4, r3
 80109b2:	697b      	ldr	r3, [r7, #20]
 80109b4:	1c5a      	adds	r2, r3, #1
 80109b6:	617a      	str	r2, [r7, #20]
 80109b8:	005b      	lsls	r3, r3, #1
 80109ba:	687a      	ldr	r2, [r7, #4]
 80109bc:	4413      	add	r3, r2
 80109be:	881b      	ldrh	r3, [r3, #0]
 80109c0:	4618      	mov	r0, r3
 80109c2:	f003 faf5 	bl	8013fb0 <ff_wtoupper>
 80109c6:	4603      	mov	r3, r0
 80109c8:	429c      	cmp	r4, r3
 80109ca:	d001      	beq.n	80109d0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80109cc:	2300      	movs	r3, #0
 80109ce:	e022      	b.n	8010a16 <cmp_lfn+0xd2>
			}
			wc = uc;
 80109d0:	89bb      	ldrh	r3, [r7, #12]
 80109d2:	81fb      	strh	r3, [r7, #14]
 80109d4:	e006      	b.n	80109e4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80109d6:	89bb      	ldrh	r3, [r7, #12]
 80109d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80109dc:	4293      	cmp	r3, r2
 80109de:	d001      	beq.n	80109e4 <cmp_lfn+0xa0>
 80109e0:	2300      	movs	r3, #0
 80109e2:	e018      	b.n	8010a16 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80109e4:	693b      	ldr	r3, [r7, #16]
 80109e6:	3301      	adds	r3, #1
 80109e8:	613b      	str	r3, [r7, #16]
 80109ea:	693b      	ldr	r3, [r7, #16]
 80109ec:	2b0c      	cmp	r3, #12
 80109ee:	d9c8      	bls.n	8010982 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80109f0:	683b      	ldr	r3, [r7, #0]
 80109f2:	781b      	ldrb	r3, [r3, #0]
 80109f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d00b      	beq.n	8010a14 <cmp_lfn+0xd0>
 80109fc:	89fb      	ldrh	r3, [r7, #14]
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d008      	beq.n	8010a14 <cmp_lfn+0xd0>
 8010a02:	697b      	ldr	r3, [r7, #20]
 8010a04:	005b      	lsls	r3, r3, #1
 8010a06:	687a      	ldr	r2, [r7, #4]
 8010a08:	4413      	add	r3, r2
 8010a0a:	881b      	ldrh	r3, [r3, #0]
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d001      	beq.n	8010a14 <cmp_lfn+0xd0>
 8010a10:	2300      	movs	r3, #0
 8010a12:	e000      	b.n	8010a16 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8010a14:	2301      	movs	r3, #1
}
 8010a16:	4618      	mov	r0, r3
 8010a18:	371c      	adds	r7, #28
 8010a1a:	46bd      	mov	sp, r7
 8010a1c:	bd90      	pop	{r4, r7, pc}
 8010a1e:	bf00      	nop
 8010a20:	0801a874 	.word	0x0801a874

08010a24 <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 8010a24:	b580      	push	{r7, lr}
 8010a26:	b086      	sub	sp, #24
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	6078      	str	r0, [r7, #4]
 8010a2c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 8010a2e:	683b      	ldr	r3, [r7, #0]
 8010a30:	331a      	adds	r3, #26
 8010a32:	4618      	mov	r0, r3
 8010a34:	f7fe fb46 	bl	800f0c4 <ld_word>
 8010a38:	4603      	mov	r3, r0
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d001      	beq.n	8010a42 <pick_lfn+0x1e>
 8010a3e:	2300      	movs	r3, #0
 8010a40:	e04d      	b.n	8010ade <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 8010a42:	683b      	ldr	r3, [r7, #0]
 8010a44:	781b      	ldrb	r3, [r3, #0]
 8010a46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010a4a:	1e5a      	subs	r2, r3, #1
 8010a4c:	4613      	mov	r3, r2
 8010a4e:	005b      	lsls	r3, r3, #1
 8010a50:	4413      	add	r3, r2
 8010a52:	009b      	lsls	r3, r3, #2
 8010a54:	4413      	add	r3, r2
 8010a56:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8010a58:	2301      	movs	r3, #1
 8010a5a:	81fb      	strh	r3, [r7, #14]
 8010a5c:	2300      	movs	r3, #0
 8010a5e:	613b      	str	r3, [r7, #16]
 8010a60:	e028      	b.n	8010ab4 <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8010a62:	4a21      	ldr	r2, [pc, #132]	@ (8010ae8 <pick_lfn+0xc4>)
 8010a64:	693b      	ldr	r3, [r7, #16]
 8010a66:	4413      	add	r3, r2
 8010a68:	781b      	ldrb	r3, [r3, #0]
 8010a6a:	461a      	mov	r2, r3
 8010a6c:	683b      	ldr	r3, [r7, #0]
 8010a6e:	4413      	add	r3, r2
 8010a70:	4618      	mov	r0, r3
 8010a72:	f7fe fb27 	bl	800f0c4 <ld_word>
 8010a76:	4603      	mov	r3, r0
 8010a78:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8010a7a:	89fb      	ldrh	r3, [r7, #14]
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d00f      	beq.n	8010aa0 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 8010a80:	697b      	ldr	r3, [r7, #20]
 8010a82:	2bfe      	cmp	r3, #254	@ 0xfe
 8010a84:	d901      	bls.n	8010a8a <pick_lfn+0x66>
 8010a86:	2300      	movs	r3, #0
 8010a88:	e029      	b.n	8010ade <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 8010a8a:	89bb      	ldrh	r3, [r7, #12]
 8010a8c:	81fb      	strh	r3, [r7, #14]
 8010a8e:	697b      	ldr	r3, [r7, #20]
 8010a90:	1c5a      	adds	r2, r3, #1
 8010a92:	617a      	str	r2, [r7, #20]
 8010a94:	005b      	lsls	r3, r3, #1
 8010a96:	687a      	ldr	r2, [r7, #4]
 8010a98:	4413      	add	r3, r2
 8010a9a:	89fa      	ldrh	r2, [r7, #14]
 8010a9c:	801a      	strh	r2, [r3, #0]
 8010a9e:	e006      	b.n	8010aae <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8010aa0:	89bb      	ldrh	r3, [r7, #12]
 8010aa2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010aa6:	4293      	cmp	r3, r2
 8010aa8:	d001      	beq.n	8010aae <pick_lfn+0x8a>
 8010aaa:	2300      	movs	r3, #0
 8010aac:	e017      	b.n	8010ade <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8010aae:	693b      	ldr	r3, [r7, #16]
 8010ab0:	3301      	adds	r3, #1
 8010ab2:	613b      	str	r3, [r7, #16]
 8010ab4:	693b      	ldr	r3, [r7, #16]
 8010ab6:	2b0c      	cmp	r3, #12
 8010ab8:	d9d3      	bls.n	8010a62 <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 8010aba:	683b      	ldr	r3, [r7, #0]
 8010abc:	781b      	ldrb	r3, [r3, #0]
 8010abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	d00a      	beq.n	8010adc <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 8010ac6:	697b      	ldr	r3, [r7, #20]
 8010ac8:	2bfe      	cmp	r3, #254	@ 0xfe
 8010aca:	d901      	bls.n	8010ad0 <pick_lfn+0xac>
 8010acc:	2300      	movs	r3, #0
 8010ace:	e006      	b.n	8010ade <pick_lfn+0xba>
		lfnbuf[i] = 0;
 8010ad0:	697b      	ldr	r3, [r7, #20]
 8010ad2:	005b      	lsls	r3, r3, #1
 8010ad4:	687a      	ldr	r2, [r7, #4]
 8010ad6:	4413      	add	r3, r2
 8010ad8:	2200      	movs	r2, #0
 8010ada:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8010adc:	2301      	movs	r3, #1
}
 8010ade:	4618      	mov	r0, r3
 8010ae0:	3718      	adds	r7, #24
 8010ae2:	46bd      	mov	sp, r7
 8010ae4:	bd80      	pop	{r7, pc}
 8010ae6:	bf00      	nop
 8010ae8:	0801a874 	.word	0x0801a874

08010aec <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	b088      	sub	sp, #32
 8010af0:	af00      	add	r7, sp, #0
 8010af2:	60f8      	str	r0, [r7, #12]
 8010af4:	60b9      	str	r1, [r7, #8]
 8010af6:	4611      	mov	r1, r2
 8010af8:	461a      	mov	r2, r3
 8010afa:	460b      	mov	r3, r1
 8010afc:	71fb      	strb	r3, [r7, #7]
 8010afe:	4613      	mov	r3, r2
 8010b00:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8010b02:	68bb      	ldr	r3, [r7, #8]
 8010b04:	330d      	adds	r3, #13
 8010b06:	79ba      	ldrb	r2, [r7, #6]
 8010b08:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8010b0a:	68bb      	ldr	r3, [r7, #8]
 8010b0c:	330b      	adds	r3, #11
 8010b0e:	220f      	movs	r2, #15
 8010b10:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8010b12:	68bb      	ldr	r3, [r7, #8]
 8010b14:	330c      	adds	r3, #12
 8010b16:	2200      	movs	r2, #0
 8010b18:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8010b1a:	68bb      	ldr	r3, [r7, #8]
 8010b1c:	331a      	adds	r3, #26
 8010b1e:	2100      	movs	r1, #0
 8010b20:	4618      	mov	r0, r3
 8010b22:	f7fe fbe6 	bl	800f2f2 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8010b26:	79fb      	ldrb	r3, [r7, #7]
 8010b28:	1e5a      	subs	r2, r3, #1
 8010b2a:	4613      	mov	r3, r2
 8010b2c:	005b      	lsls	r3, r3, #1
 8010b2e:	4413      	add	r3, r2
 8010b30:	009b      	lsls	r3, r3, #2
 8010b32:	4413      	add	r3, r2
 8010b34:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8010b36:	2300      	movs	r3, #0
 8010b38:	82fb      	strh	r3, [r7, #22]
 8010b3a:	2300      	movs	r3, #0
 8010b3c:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8010b3e:	8afb      	ldrh	r3, [r7, #22]
 8010b40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010b44:	4293      	cmp	r3, r2
 8010b46:	d007      	beq.n	8010b58 <put_lfn+0x6c>
 8010b48:	69fb      	ldr	r3, [r7, #28]
 8010b4a:	1c5a      	adds	r2, r3, #1
 8010b4c:	61fa      	str	r2, [r7, #28]
 8010b4e:	005b      	lsls	r3, r3, #1
 8010b50:	68fa      	ldr	r2, [r7, #12]
 8010b52:	4413      	add	r3, r2
 8010b54:	881b      	ldrh	r3, [r3, #0]
 8010b56:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8010b58:	4a17      	ldr	r2, [pc, #92]	@ (8010bb8 <put_lfn+0xcc>)
 8010b5a:	69bb      	ldr	r3, [r7, #24]
 8010b5c:	4413      	add	r3, r2
 8010b5e:	781b      	ldrb	r3, [r3, #0]
 8010b60:	461a      	mov	r2, r3
 8010b62:	68bb      	ldr	r3, [r7, #8]
 8010b64:	4413      	add	r3, r2
 8010b66:	8afa      	ldrh	r2, [r7, #22]
 8010b68:	4611      	mov	r1, r2
 8010b6a:	4618      	mov	r0, r3
 8010b6c:	f7fe fbc1 	bl	800f2f2 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8010b70:	8afb      	ldrh	r3, [r7, #22]
 8010b72:	2b00      	cmp	r3, #0
 8010b74:	d102      	bne.n	8010b7c <put_lfn+0x90>
 8010b76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8010b7a:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8010b7c:	69bb      	ldr	r3, [r7, #24]
 8010b7e:	3301      	adds	r3, #1
 8010b80:	61bb      	str	r3, [r7, #24]
 8010b82:	69bb      	ldr	r3, [r7, #24]
 8010b84:	2b0c      	cmp	r3, #12
 8010b86:	d9da      	bls.n	8010b3e <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8010b88:	8afb      	ldrh	r3, [r7, #22]
 8010b8a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8010b8e:	4293      	cmp	r3, r2
 8010b90:	d006      	beq.n	8010ba0 <put_lfn+0xb4>
 8010b92:	69fb      	ldr	r3, [r7, #28]
 8010b94:	005b      	lsls	r3, r3, #1
 8010b96:	68fa      	ldr	r2, [r7, #12]
 8010b98:	4413      	add	r3, r2
 8010b9a:	881b      	ldrh	r3, [r3, #0]
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d103      	bne.n	8010ba8 <put_lfn+0xbc>
 8010ba0:	79fb      	ldrb	r3, [r7, #7]
 8010ba2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ba6:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8010ba8:	68bb      	ldr	r3, [r7, #8]
 8010baa:	79fa      	ldrb	r2, [r7, #7]
 8010bac:	701a      	strb	r2, [r3, #0]
}
 8010bae:	bf00      	nop
 8010bb0:	3720      	adds	r7, #32
 8010bb2:	46bd      	mov	sp, r7
 8010bb4:	bd80      	pop	{r7, pc}
 8010bb6:	bf00      	nop
 8010bb8:	0801a874 	.word	0x0801a874

08010bbc <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8010bbc:	b580      	push	{r7, lr}
 8010bbe:	b08c      	sub	sp, #48	@ 0x30
 8010bc0:	af00      	add	r7, sp, #0
 8010bc2:	60f8      	str	r0, [r7, #12]
 8010bc4:	60b9      	str	r1, [r7, #8]
 8010bc6:	607a      	str	r2, [r7, #4]
 8010bc8:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8010bca:	220b      	movs	r2, #11
 8010bcc:	68b9      	ldr	r1, [r7, #8]
 8010bce:	68f8      	ldr	r0, [r7, #12]
 8010bd0:	f7fe fc5e 	bl	800f490 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8010bd4:	683b      	ldr	r3, [r7, #0]
 8010bd6:	2b05      	cmp	r3, #5
 8010bd8:	d92b      	bls.n	8010c32 <gen_numname+0x76>
		sr = seq;
 8010bda:	683b      	ldr	r3, [r7, #0]
 8010bdc:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8010bde:	e022      	b.n	8010c26 <gen_numname+0x6a>
			wc = *lfn++;
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	1c9a      	adds	r2, r3, #2
 8010be4:	607a      	str	r2, [r7, #4]
 8010be6:	881b      	ldrh	r3, [r3, #0]
 8010be8:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8010bea:	2300      	movs	r3, #0
 8010bec:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010bee:	e017      	b.n	8010c20 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8010bf0:	69fb      	ldr	r3, [r7, #28]
 8010bf2:	005a      	lsls	r2, r3, #1
 8010bf4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010bf6:	f003 0301 	and.w	r3, r3, #1
 8010bfa:	4413      	add	r3, r2
 8010bfc:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8010bfe:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010c00:	085b      	lsrs	r3, r3, #1
 8010c02:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8010c04:	69fb      	ldr	r3, [r7, #28]
 8010c06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d005      	beq.n	8010c1a <gen_numname+0x5e>
 8010c0e:	69fb      	ldr	r3, [r7, #28]
 8010c10:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8010c14:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8010c18:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8010c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c1c:	3301      	adds	r3, #1
 8010c1e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c22:	2b0f      	cmp	r3, #15
 8010c24:	d9e4      	bls.n	8010bf0 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	881b      	ldrh	r3, [r3, #0]
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d1d8      	bne.n	8010be0 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8010c2e:	69fb      	ldr	r3, [r7, #28]
 8010c30:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8010c32:	2307      	movs	r3, #7
 8010c34:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8010c36:	683b      	ldr	r3, [r7, #0]
 8010c38:	b2db      	uxtb	r3, r3
 8010c3a:	f003 030f 	and.w	r3, r3, #15
 8010c3e:	b2db      	uxtb	r3, r3
 8010c40:	3330      	adds	r3, #48	@ 0x30
 8010c42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8010c46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010c4a:	2b39      	cmp	r3, #57	@ 0x39
 8010c4c:	d904      	bls.n	8010c58 <gen_numname+0x9c>
 8010c4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010c52:	3307      	adds	r3, #7
 8010c54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8010c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c5a:	1e5a      	subs	r2, r3, #1
 8010c5c:	62ba      	str	r2, [r7, #40]	@ 0x28
 8010c5e:	3330      	adds	r3, #48	@ 0x30
 8010c60:	443b      	add	r3, r7
 8010c62:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8010c66:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8010c6a:	683b      	ldr	r3, [r7, #0]
 8010c6c:	091b      	lsrs	r3, r3, #4
 8010c6e:	603b      	str	r3, [r7, #0]
	} while (seq);
 8010c70:	683b      	ldr	r3, [r7, #0]
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d1df      	bne.n	8010c36 <gen_numname+0x7a>
	ns[i] = '~';
 8010c76:	f107 0214 	add.w	r2, r7, #20
 8010c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c7c:	4413      	add	r3, r2
 8010c7e:	227e      	movs	r2, #126	@ 0x7e
 8010c80:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8010c82:	2300      	movs	r3, #0
 8010c84:	627b      	str	r3, [r7, #36]	@ 0x24
 8010c86:	e002      	b.n	8010c8e <gen_numname+0xd2>
 8010c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c8a:	3301      	adds	r3, #1
 8010c8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8010c8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c92:	429a      	cmp	r2, r3
 8010c94:	d205      	bcs.n	8010ca2 <gen_numname+0xe6>
 8010c96:	68fa      	ldr	r2, [r7, #12]
 8010c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c9a:	4413      	add	r3, r2
 8010c9c:	781b      	ldrb	r3, [r3, #0]
 8010c9e:	2b20      	cmp	r3, #32
 8010ca0:	d1f2      	bne.n	8010c88 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8010ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ca4:	2b07      	cmp	r3, #7
 8010ca6:	d807      	bhi.n	8010cb8 <gen_numname+0xfc>
 8010ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010caa:	1c5a      	adds	r2, r3, #1
 8010cac:	62ba      	str	r2, [r7, #40]	@ 0x28
 8010cae:	3330      	adds	r3, #48	@ 0x30
 8010cb0:	443b      	add	r3, r7
 8010cb2:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8010cb6:	e000      	b.n	8010cba <gen_numname+0xfe>
 8010cb8:	2120      	movs	r1, #32
 8010cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cbc:	1c5a      	adds	r2, r3, #1
 8010cbe:	627a      	str	r2, [r7, #36]	@ 0x24
 8010cc0:	68fa      	ldr	r2, [r7, #12]
 8010cc2:	4413      	add	r3, r2
 8010cc4:	460a      	mov	r2, r1
 8010cc6:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8010cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010cca:	2b07      	cmp	r3, #7
 8010ccc:	d9e9      	bls.n	8010ca2 <gen_numname+0xe6>
}
 8010cce:	bf00      	nop
 8010cd0:	bf00      	nop
 8010cd2:	3730      	adds	r7, #48	@ 0x30
 8010cd4:	46bd      	mov	sp, r7
 8010cd6:	bd80      	pop	{r7, pc}

08010cd8 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8010cd8:	b480      	push	{r7}
 8010cda:	b085      	sub	sp, #20
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8010ce0:	2300      	movs	r3, #0
 8010ce2:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8010ce4:	230b      	movs	r3, #11
 8010ce6:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8010ce8:	7bfb      	ldrb	r3, [r7, #15]
 8010cea:	b2da      	uxtb	r2, r3
 8010cec:	0852      	lsrs	r2, r2, #1
 8010cee:	01db      	lsls	r3, r3, #7
 8010cf0:	4313      	orrs	r3, r2
 8010cf2:	b2da      	uxtb	r2, r3
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	1c59      	adds	r1, r3, #1
 8010cf8:	6079      	str	r1, [r7, #4]
 8010cfa:	781b      	ldrb	r3, [r3, #0]
 8010cfc:	4413      	add	r3, r2
 8010cfe:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8010d00:	68bb      	ldr	r3, [r7, #8]
 8010d02:	3b01      	subs	r3, #1
 8010d04:	60bb      	str	r3, [r7, #8]
 8010d06:	68bb      	ldr	r3, [r7, #8]
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d1ed      	bne.n	8010ce8 <sum_sfn+0x10>
	return sum;
 8010d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d0e:	4618      	mov	r0, r3
 8010d10:	3714      	adds	r7, #20
 8010d12:	46bd      	mov	sp, r7
 8010d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d18:	4770      	bx	lr

08010d1a <xdir_sum>:

static
WORD xdir_sum (			/* Get checksum of the directoly block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 8010d1a:	b480      	push	{r7}
 8010d1c:	b087      	sub	sp, #28
 8010d1e:	af00      	add	r7, sp, #0
 8010d20:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	3301      	adds	r3, #1
 8010d26:	781b      	ldrb	r3, [r3, #0]
 8010d28:	3301      	adds	r3, #1
 8010d2a:	015b      	lsls	r3, r3, #5
 8010d2c:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 8010d2e:	2300      	movs	r3, #0
 8010d30:	827b      	strh	r3, [r7, #18]
 8010d32:	2300      	movs	r3, #0
 8010d34:	617b      	str	r3, [r7, #20]
 8010d36:	e015      	b.n	8010d64 <xdir_sum+0x4a>
		if (i == XDIR_SetSum) {	/* Skip sum field */
 8010d38:	697b      	ldr	r3, [r7, #20]
 8010d3a:	2b02      	cmp	r3, #2
 8010d3c:	d103      	bne.n	8010d46 <xdir_sum+0x2c>
			i++;
 8010d3e:	697b      	ldr	r3, [r7, #20]
 8010d40:	3301      	adds	r3, #1
 8010d42:	617b      	str	r3, [r7, #20]
 8010d44:	e00b      	b.n	8010d5e <xdir_sum+0x44>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 8010d46:	8a7b      	ldrh	r3, [r7, #18]
 8010d48:	b29a      	uxth	r2, r3
 8010d4a:	0852      	lsrs	r2, r2, #1
 8010d4c:	03db      	lsls	r3, r3, #15
 8010d4e:	4313      	orrs	r3, r2
 8010d50:	b29b      	uxth	r3, r3
 8010d52:	6879      	ldr	r1, [r7, #4]
 8010d54:	697a      	ldr	r2, [r7, #20]
 8010d56:	440a      	add	r2, r1
 8010d58:	7812      	ldrb	r2, [r2, #0]
 8010d5a:	4413      	add	r3, r2
 8010d5c:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 8010d5e:	697b      	ldr	r3, [r7, #20]
 8010d60:	3301      	adds	r3, #1
 8010d62:	617b      	str	r3, [r7, #20]
 8010d64:	697a      	ldr	r2, [r7, #20]
 8010d66:	68fb      	ldr	r3, [r7, #12]
 8010d68:	429a      	cmp	r2, r3
 8010d6a:	d3e5      	bcc.n	8010d38 <xdir_sum+0x1e>
		}
	}
	return sum;
 8010d6c:	8a7b      	ldrh	r3, [r7, #18]
}
 8010d6e:	4618      	mov	r0, r3
 8010d70:	371c      	adds	r7, #28
 8010d72:	46bd      	mov	sp, r7
 8010d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d78:	4770      	bx	lr

08010d7a <xname_sum>:

static
WORD xname_sum (		/* Get check sum (to be used as hash) of the name */
	const WCHAR* name	/* File name to be calculated */
)
{
 8010d7a:	b580      	push	{r7, lr}
 8010d7c:	b084      	sub	sp, #16
 8010d7e:	af00      	add	r7, sp, #0
 8010d80:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 8010d82:	2300      	movs	r3, #0
 8010d84:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 8010d86:	e01b      	b.n	8010dc0 <xname_sum+0x46>
		chr = ff_wtoupper(chr);		/* File name needs to be ignored case */
 8010d88:	89bb      	ldrh	r3, [r7, #12]
 8010d8a:	4618      	mov	r0, r3
 8010d8c:	f003 f910 	bl	8013fb0 <ff_wtoupper>
 8010d90:	4603      	mov	r3, r0
 8010d92:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 8010d94:	89fb      	ldrh	r3, [r7, #14]
 8010d96:	b29a      	uxth	r2, r3
 8010d98:	0852      	lsrs	r2, r2, #1
 8010d9a:	03db      	lsls	r3, r3, #15
 8010d9c:	4313      	orrs	r3, r2
 8010d9e:	b29a      	uxth	r2, r3
 8010da0:	89bb      	ldrh	r3, [r7, #12]
 8010da2:	b2db      	uxtb	r3, r3
 8010da4:	b29b      	uxth	r3, r3
 8010da6:	4413      	add	r3, r2
 8010da8:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 8010daa:	89fb      	ldrh	r3, [r7, #14]
 8010dac:	b29a      	uxth	r2, r3
 8010dae:	0852      	lsrs	r2, r2, #1
 8010db0:	03db      	lsls	r3, r3, #15
 8010db2:	4313      	orrs	r3, r2
 8010db4:	b29a      	uxth	r2, r3
 8010db6:	89bb      	ldrh	r3, [r7, #12]
 8010db8:	0a1b      	lsrs	r3, r3, #8
 8010dba:	b29b      	uxth	r3, r3
 8010dbc:	4413      	add	r3, r2
 8010dbe:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 8010dc0:	687b      	ldr	r3, [r7, #4]
 8010dc2:	1c9a      	adds	r2, r3, #2
 8010dc4:	607a      	str	r2, [r7, #4]
 8010dc6:	881b      	ldrh	r3, [r3, #0]
 8010dc8:	81bb      	strh	r3, [r7, #12]
 8010dca:	89bb      	ldrh	r3, [r7, #12]
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	d1db      	bne.n	8010d88 <xname_sum+0xe>
	}
	return sum;
 8010dd0:	89fb      	ldrh	r3, [r7, #14]
}
 8010dd2:	4618      	mov	r0, r3
 8010dd4:	3710      	adds	r7, #16
 8010dd6:	46bd      	mov	sp, r7
 8010dd8:	bd80      	pop	{r7, pc}
	...

08010ddc <load_xdir>:

static
FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp			/* Pointer to the reading direcotry object pointing the 85 entry */
)
{
 8010ddc:	b590      	push	{r4, r7, lr}
 8010dde:	b087      	sub	sp, #28
 8010de0:	af00      	add	r7, sp, #0
 8010de2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory direcotry entry block 85+C0+C1s */
 8010de4:	687b      	ldr	r3, [r7, #4]
 8010de6:	681b      	ldr	r3, [r3, #0]
 8010de8:	691b      	ldr	r3, [r3, #16]
 8010dea:	613b      	str	r3, [r7, #16]


	/* Load 85 entry */
	res = move_window(dp->obj.fs, dp->sect);
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	681a      	ldr	r2, [r3, #0]
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010df4:	4619      	mov	r1, r3
 8010df6:	4610      	mov	r0, r2
 8010df8:	f7fe fdaa 	bl	800f950 <move_window>
 8010dfc:	4603      	mov	r3, r0
 8010dfe:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 8010e00:	7bfb      	ldrb	r3, [r7, #15]
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d001      	beq.n	8010e0a <load_xdir+0x2e>
 8010e06:	7bfb      	ldrb	r3, [r7, #15]
 8010e08:	e09f      	b.n	8010f4a <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0x85) return FR_INT_ERR;
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e0e:	781b      	ldrb	r3, [r3, #0]
 8010e10:	2b85      	cmp	r3, #133	@ 0x85
 8010e12:	d001      	beq.n	8010e18 <load_xdir+0x3c>
 8010e14:	2302      	movs	r3, #2
 8010e16:	e098      	b.n	8010f4a <load_xdir+0x16e>
	mem_cpy(dirb + 0, dp->dir, SZDIRE);
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e1c:	2220      	movs	r2, #32
 8010e1e:	4619      	mov	r1, r3
 8010e20:	6938      	ldr	r0, [r7, #16]
 8010e22:	f7fe fb35 	bl	800f490 <mem_cpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 8010e26:	693b      	ldr	r3, [r7, #16]
 8010e28:	3301      	adds	r3, #1
 8010e2a:	781b      	ldrb	r3, [r3, #0]
 8010e2c:	3301      	adds	r3, #1
 8010e2e:	015b      	lsls	r3, r3, #5
 8010e30:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 8010e32:	68bb      	ldr	r3, [r7, #8]
 8010e34:	2b5f      	cmp	r3, #95	@ 0x5f
 8010e36:	d903      	bls.n	8010e40 <load_xdir+0x64>
 8010e38:	68bb      	ldr	r3, [r7, #8]
 8010e3a:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 8010e3e:	d901      	bls.n	8010e44 <load_xdir+0x68>
 8010e40:	2302      	movs	r3, #2
 8010e42:	e082      	b.n	8010f4a <load_xdir+0x16e>

	/* Load C0 entry */
	res = dir_next(dp, 0);
 8010e44:	2100      	movs	r1, #0
 8010e46:	6878      	ldr	r0, [r7, #4]
 8010e48:	f7ff fc0b 	bl	8010662 <dir_next>
 8010e4c:	4603      	mov	r3, r0
 8010e4e:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 8010e50:	7bfb      	ldrb	r3, [r7, #15]
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d001      	beq.n	8010e5a <load_xdir+0x7e>
 8010e56:	7bfb      	ldrb	r3, [r7, #15]
 8010e58:	e077      	b.n	8010f4a <load_xdir+0x16e>
	res = move_window(dp->obj.fs, dp->sect);
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	681a      	ldr	r2, [r3, #0]
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e62:	4619      	mov	r1, r3
 8010e64:	4610      	mov	r0, r2
 8010e66:	f7fe fd73 	bl	800f950 <move_window>
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 8010e6e:	7bfb      	ldrb	r3, [r7, #15]
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d001      	beq.n	8010e78 <load_xdir+0x9c>
 8010e74:	7bfb      	ldrb	r3, [r7, #15]
 8010e76:	e068      	b.n	8010f4a <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0xC0) return FR_INT_ERR;
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e7c:	781b      	ldrb	r3, [r3, #0]
 8010e7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8010e80:	d001      	beq.n	8010e86 <load_xdir+0xaa>
 8010e82:	2302      	movs	r3, #2
 8010e84:	e061      	b.n	8010f4a <load_xdir+0x16e>
	mem_cpy(dirb + SZDIRE, dp->dir, SZDIRE);
 8010e86:	693b      	ldr	r3, [r7, #16]
 8010e88:	f103 0020 	add.w	r0, r3, #32
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e90:	2220      	movs	r2, #32
 8010e92:	4619      	mov	r1, r3
 8010e94:	f7fe fafc 	bl	800f490 <mem_cpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 8010e98:	693b      	ldr	r3, [r7, #16]
 8010e9a:	3323      	adds	r3, #35	@ 0x23
 8010e9c:	781b      	ldrb	r3, [r3, #0]
 8010e9e:	332c      	adds	r3, #44	@ 0x2c
 8010ea0:	4a2c      	ldr	r2, [pc, #176]	@ (8010f54 <load_xdir+0x178>)
 8010ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8010ea6:	08db      	lsrs	r3, r3, #3
 8010ea8:	015b      	lsls	r3, r3, #5
 8010eaa:	68ba      	ldr	r2, [r7, #8]
 8010eac:	429a      	cmp	r2, r3
 8010eae:	d201      	bcs.n	8010eb4 <load_xdir+0xd8>
 8010eb0:	2302      	movs	r3, #2
 8010eb2:	e04a      	b.n	8010f4a <load_xdir+0x16e>

	/* Load C1 entries */
	i = SZDIRE * 2;	/* C1 offset */
 8010eb4:	2340      	movs	r3, #64	@ 0x40
 8010eb6:	617b      	str	r3, [r7, #20]
	do {
		res = dir_next(dp, 0);
 8010eb8:	2100      	movs	r1, #0
 8010eba:	6878      	ldr	r0, [r7, #4]
 8010ebc:	f7ff fbd1 	bl	8010662 <dir_next>
 8010ec0:	4603      	mov	r3, r0
 8010ec2:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 8010ec4:	7bfb      	ldrb	r3, [r7, #15]
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d001      	beq.n	8010ece <load_xdir+0xf2>
 8010eca:	7bfb      	ldrb	r3, [r7, #15]
 8010ecc:	e03d      	b.n	8010f4a <load_xdir+0x16e>
		res = move_window(dp->obj.fs, dp->sect);
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	681a      	ldr	r2, [r3, #0]
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010ed6:	4619      	mov	r1, r3
 8010ed8:	4610      	mov	r0, r2
 8010eda:	f7fe fd39 	bl	800f950 <move_window>
 8010ede:	4603      	mov	r3, r0
 8010ee0:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 8010ee2:	7bfb      	ldrb	r3, [r7, #15]
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	d001      	beq.n	8010eec <load_xdir+0x110>
 8010ee8:	7bfb      	ldrb	r3, [r7, #15]
 8010eea:	e02e      	b.n	8010f4a <load_xdir+0x16e>
		if (dp->dir[XDIR_Type] != 0xC1) return FR_INT_ERR;
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010ef0:	781b      	ldrb	r3, [r3, #0]
 8010ef2:	2bc1      	cmp	r3, #193	@ 0xc1
 8010ef4:	d001      	beq.n	8010efa <load_xdir+0x11e>
 8010ef6:	2302      	movs	r3, #2
 8010ef8:	e027      	b.n	8010f4a <load_xdir+0x16e>
		if (i < MAXDIRB(_MAX_LFN)) mem_cpy(dirb + i, dp->dir, SZDIRE);
 8010efa:	697b      	ldr	r3, [r7, #20]
 8010efc:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 8010f00:	d208      	bcs.n	8010f14 <load_xdir+0x138>
 8010f02:	693a      	ldr	r2, [r7, #16]
 8010f04:	697b      	ldr	r3, [r7, #20]
 8010f06:	18d0      	adds	r0, r2, r3
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010f0c:	2220      	movs	r2, #32
 8010f0e:	4619      	mov	r1, r3
 8010f10:	f7fe fabe 	bl	800f490 <mem_cpy>
	} while ((i += SZDIRE) < sz_ent);
 8010f14:	697b      	ldr	r3, [r7, #20]
 8010f16:	3320      	adds	r3, #32
 8010f18:	617b      	str	r3, [r7, #20]
 8010f1a:	697a      	ldr	r2, [r7, #20]
 8010f1c:	68bb      	ldr	r3, [r7, #8]
 8010f1e:	429a      	cmp	r2, r3
 8010f20:	d3ca      	bcc.n	8010eb8 <load_xdir+0xdc>

	/* Sanity check (do it when accessible object name) */
	if (i <= MAXDIRB(_MAX_LFN)) {
 8010f22:	697b      	ldr	r3, [r7, #20]
 8010f24:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 8010f28:	d80e      	bhi.n	8010f48 <load_xdir+0x16c>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 8010f2a:	6938      	ldr	r0, [r7, #16]
 8010f2c:	f7ff fef5 	bl	8010d1a <xdir_sum>
 8010f30:	4603      	mov	r3, r0
 8010f32:	461c      	mov	r4, r3
 8010f34:	693b      	ldr	r3, [r7, #16]
 8010f36:	3302      	adds	r3, #2
 8010f38:	4618      	mov	r0, r3
 8010f3a:	f7fe f8c3 	bl	800f0c4 <ld_word>
 8010f3e:	4603      	mov	r3, r0
 8010f40:	429c      	cmp	r4, r3
 8010f42:	d001      	beq.n	8010f48 <load_xdir+0x16c>
 8010f44:	2302      	movs	r3, #2
 8010f46:	e000      	b.n	8010f4a <load_xdir+0x16e>
	}
	return FR_OK;
 8010f48:	2300      	movs	r3, #0
}
 8010f4a:	4618      	mov	r0, r3
 8010f4c:	371c      	adds	r7, #28
 8010f4e:	46bd      	mov	sp, r7
 8010f50:	bd90      	pop	{r4, r7, pc}
 8010f52:	bf00      	nop
 8010f54:	88888889 	.word	0x88888889

08010f58 <load_obj_dir>:
static
FRESULT load_obj_dir (
	DIR* dp,			/* Blank directory object to be used to access containing direcotry */
	const _FDID* obj	/* Object with its containing directory information */
)
{
 8010f58:	b5b0      	push	{r4, r5, r7, lr}
 8010f5a:	b084      	sub	sp, #16
 8010f5c:	af00      	add	r7, sp, #0
 8010f5e:	6078      	str	r0, [r7, #4]
 8010f60:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 8010f62:	6839      	ldr	r1, [r7, #0]
 8010f64:	6808      	ldr	r0, [r1, #0]
 8010f66:	6879      	ldr	r1, [r7, #4]
 8010f68:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 8010f6a:	6839      	ldr	r1, [r7, #0]
 8010f6c:	6a08      	ldr	r0, [r1, #32]
 8010f6e:	6879      	ldr	r1, [r7, #4]
 8010f70:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 8010f72:	6839      	ldr	r1, [r7, #0]
 8010f74:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 8010f76:	b2c8      	uxtb	r0, r1
 8010f78:	6879      	ldr	r1, [r7, #4]
 8010f7a:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 8010f7c:	6839      	ldr	r1, [r7, #0]
 8010f7e:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 8010f80:	2000      	movs	r0, #0
 8010f82:	460c      	mov	r4, r1
 8010f84:	4605      	mov	r5, r0
 8010f86:	f024 02ff 	bic.w	r2, r4, #255	@ 0xff
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	6879      	ldr	r1, [r7, #4]
 8010f8e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->blk_ofs = obj->c_ofs;
 8010f92:	683b      	ldr	r3, [r7, #0]
 8010f94:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	64da      	str	r2, [r3, #76]	@ 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010f9e:	4619      	mov	r1, r3
 8010fa0:	6878      	ldr	r0, [r7, #4]
 8010fa2:	f7ff fad8 	bl	8010556 <dir_sdi>
 8010fa6:	4603      	mov	r3, r0
 8010fa8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010faa:	7bfb      	ldrb	r3, [r7, #15]
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d104      	bne.n	8010fba <load_obj_dir+0x62>
		res = load_xdir(dp);		/* Load the object's entry block */
 8010fb0:	6878      	ldr	r0, [r7, #4]
 8010fb2:	f7ff ff13 	bl	8010ddc <load_xdir>
 8010fb6:	4603      	mov	r3, r0
 8010fb8:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 8010fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8010fbc:	4618      	mov	r0, r3
 8010fbe:	3710      	adds	r7, #16
 8010fc0:	46bd      	mov	sp, r7
 8010fc2:	bdb0      	pop	{r4, r5, r7, pc}

08010fc4 <store_xdir>:
/*-----------------------------------------------*/
static
FRESULT store_xdir (
	DIR* dp				/* Pointer to the direcotry object */
)
{
 8010fc4:	b590      	push	{r4, r7, lr}
 8010fc6:	b087      	sub	sp, #28
 8010fc8:	af00      	add	r7, sp, #0
 8010fca:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the direcotry entry block 85+C0+C1s */
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	681b      	ldr	r3, [r3, #0]
 8010fd0:	691b      	ldr	r3, [r3, #16]
 8010fd2:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	1c9c      	adds	r4, r3, #2
 8010fd8:	68f8      	ldr	r0, [r7, #12]
 8010fda:	f7ff fe9e 	bl	8010d1a <xdir_sum>
 8010fde:	4603      	mov	r3, r0
 8010fe0:	4619      	mov	r1, r3
 8010fe2:	4620      	mov	r0, r4
 8010fe4:	f7fe f985 	bl	800f2f2 <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 8010fe8:	68fb      	ldr	r3, [r7, #12]
 8010fea:	3301      	adds	r3, #1
 8010fec:	781b      	ldrb	r3, [r3, #0]
 8010fee:	3301      	adds	r3, #1
 8010ff0:	613b      	str	r3, [r7, #16]

	/* Store the set of directory to the volume */
	res = dir_sdi(dp, dp->blk_ofs);
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010ff6:	4619      	mov	r1, r3
 8010ff8:	6878      	ldr	r0, [r7, #4]
 8010ffa:	f7ff faac 	bl	8010556 <dir_sdi>
 8010ffe:	4603      	mov	r3, r0
 8011000:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 8011002:	e026      	b.n	8011052 <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	681a      	ldr	r2, [r3, #0]
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801100c:	4619      	mov	r1, r3
 801100e:	4610      	mov	r0, r2
 8011010:	f7fe fc9e 	bl	800f950 <move_window>
 8011014:	4603      	mov	r3, r0
 8011016:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8011018:	7dfb      	ldrb	r3, [r7, #23]
 801101a:	2b00      	cmp	r3, #0
 801101c:	d11d      	bne.n	801105a <store_xdir+0x96>
		mem_cpy(dp->dir, dirb, SZDIRE);
 801101e:	687b      	ldr	r3, [r7, #4]
 8011020:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011022:	2220      	movs	r2, #32
 8011024:	68f9      	ldr	r1, [r7, #12]
 8011026:	4618      	mov	r0, r3
 8011028:	f7fe fa32 	bl	800f490 <mem_cpy>
		dp->obj.fs->wflag = 1;
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	681b      	ldr	r3, [r3, #0]
 8011030:	2201      	movs	r2, #1
 8011032:	70da      	strb	r2, [r3, #3]
		if (--nent == 0) break;
 8011034:	693b      	ldr	r3, [r7, #16]
 8011036:	3b01      	subs	r3, #1
 8011038:	613b      	str	r3, [r7, #16]
 801103a:	693b      	ldr	r3, [r7, #16]
 801103c:	2b00      	cmp	r3, #0
 801103e:	d00e      	beq.n	801105e <store_xdir+0x9a>
		dirb += SZDIRE;
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	3320      	adds	r3, #32
 8011044:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 8011046:	2100      	movs	r1, #0
 8011048:	6878      	ldr	r0, [r7, #4]
 801104a:	f7ff fb0a 	bl	8010662 <dir_next>
 801104e:	4603      	mov	r3, r0
 8011050:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 8011052:	7dfb      	ldrb	r3, [r7, #23]
 8011054:	2b00      	cmp	r3, #0
 8011056:	d0d5      	beq.n	8011004 <store_xdir+0x40>
 8011058:	e002      	b.n	8011060 <store_xdir+0x9c>
		if (res != FR_OK) break;
 801105a:	bf00      	nop
 801105c:	e000      	b.n	8011060 <store_xdir+0x9c>
		if (--nent == 0) break;
 801105e:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 8011060:	7dfb      	ldrb	r3, [r7, #23]
 8011062:	2b00      	cmp	r3, #0
 8011064:	d002      	beq.n	801106c <store_xdir+0xa8>
 8011066:	7dfb      	ldrb	r3, [r7, #23]
 8011068:	2b01      	cmp	r3, #1
 801106a:	d101      	bne.n	8011070 <store_xdir+0xac>
 801106c:	7dfb      	ldrb	r3, [r7, #23]
 801106e:	e000      	b.n	8011072 <store_xdir+0xae>
 8011070:	2302      	movs	r3, #2
}
 8011072:	4618      	mov	r0, r3
 8011074:	371c      	adds	r7, #28
 8011076:	46bd      	mov	sp, r7
 8011078:	bd90      	pop	{r4, r7, pc}

0801107a <create_xdir>:
static
void create_xdir (
	BYTE* dirb,			/* Pointer to the direcotry entry block buffer */
	const WCHAR* lfn	/* Pointer to the nul terminated file name */
)
{
 801107a:	b590      	push	{r4, r7, lr}
 801107c:	b085      	sub	sp, #20
 801107e:	af00      	add	r7, sp, #0
 8011080:	6078      	str	r0, [r7, #4]
 8011082:	6039      	str	r1, [r7, #0]
	BYTE nb, nc;
	WCHAR chr;


	/* Create 85+C0 entry */
	mem_set(dirb, 0, 2 * SZDIRE);
 8011084:	2240      	movs	r2, #64	@ 0x40
 8011086:	2100      	movs	r1, #0
 8011088:	6878      	ldr	r0, [r7, #4]
 801108a:	f7fe fa22 	bl	800f4d2 <mem_set>
	dirb[XDIR_Type] = 0x85;
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	2285      	movs	r2, #133	@ 0x85
 8011092:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_Type + SZDIRE] = 0xC0;
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	3320      	adds	r3, #32
 8011098:	22c0      	movs	r2, #192	@ 0xc0
 801109a:	701a      	strb	r2, [r3, #0]

	/* Create C1 entries */
	nc = 0; nb = 1; chr = 1; i = SZDIRE * 2;
 801109c:	2300      	movs	r3, #0
 801109e:	72bb      	strb	r3, [r7, #10]
 80110a0:	2301      	movs	r3, #1
 80110a2:	72fb      	strb	r3, [r7, #11]
 80110a4:	2301      	movs	r3, #1
 80110a6:	813b      	strh	r3, [r7, #8]
 80110a8:	2340      	movs	r3, #64	@ 0x40
 80110aa:	60fb      	str	r3, [r7, #12]
	do {
		dirb[i++] = 0xC1; dirb[i++] = 0;	/* Entry type C1 */
 80110ac:	68fb      	ldr	r3, [r7, #12]
 80110ae:	1c5a      	adds	r2, r3, #1
 80110b0:	60fa      	str	r2, [r7, #12]
 80110b2:	687a      	ldr	r2, [r7, #4]
 80110b4:	4413      	add	r3, r2
 80110b6:	22c1      	movs	r2, #193	@ 0xc1
 80110b8:	701a      	strb	r2, [r3, #0]
 80110ba:	68fb      	ldr	r3, [r7, #12]
 80110bc:	1c5a      	adds	r2, r3, #1
 80110be:	60fa      	str	r2, [r7, #12]
 80110c0:	687a      	ldr	r2, [r7, #4]
 80110c2:	4413      	add	r3, r2
 80110c4:	2200      	movs	r2, #0
 80110c6:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (chr && (chr = lfn[nc]) != 0) nc++;	/* Get a character if exist */
 80110c8:	893b      	ldrh	r3, [r7, #8]
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d00b      	beq.n	80110e6 <create_xdir+0x6c>
 80110ce:	7abb      	ldrb	r3, [r7, #10]
 80110d0:	005b      	lsls	r3, r3, #1
 80110d2:	683a      	ldr	r2, [r7, #0]
 80110d4:	4413      	add	r3, r2
 80110d6:	881b      	ldrh	r3, [r3, #0]
 80110d8:	813b      	strh	r3, [r7, #8]
 80110da:	893b      	ldrh	r3, [r7, #8]
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d002      	beq.n	80110e6 <create_xdir+0x6c>
 80110e0:	7abb      	ldrb	r3, [r7, #10]
 80110e2:	3301      	adds	r3, #1
 80110e4:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, chr); 		/* Store it */
 80110e6:	687a      	ldr	r2, [r7, #4]
 80110e8:	68fb      	ldr	r3, [r7, #12]
 80110ea:	4413      	add	r3, r2
 80110ec:	893a      	ldrh	r2, [r7, #8]
 80110ee:	4611      	mov	r1, r2
 80110f0:	4618      	mov	r0, r3
 80110f2:	f7fe f8fe 	bl	800f2f2 <st_word>
		} while ((i += 2) % SZDIRE != 0);
 80110f6:	68fb      	ldr	r3, [r7, #12]
 80110f8:	3302      	adds	r3, #2
 80110fa:	60fb      	str	r3, [r7, #12]
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	f003 031f 	and.w	r3, r3, #31
 8011102:	2b00      	cmp	r3, #0
 8011104:	d1e0      	bne.n	80110c8 <create_xdir+0x4e>
		nb++;
 8011106:	7afb      	ldrb	r3, [r7, #11]
 8011108:	3301      	adds	r3, #1
 801110a:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nc]);	/* Fill next entry if any char follows */
 801110c:	7abb      	ldrb	r3, [r7, #10]
 801110e:	005b      	lsls	r3, r3, #1
 8011110:	683a      	ldr	r2, [r7, #0]
 8011112:	4413      	add	r3, r2
 8011114:	881b      	ldrh	r3, [r3, #0]
 8011116:	2b00      	cmp	r3, #0
 8011118:	d1c8      	bne.n	80110ac <create_xdir+0x32>

	dirb[XDIR_NumName] = nc;	/* Set name length */
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	3323      	adds	r3, #35	@ 0x23
 801111e:	7aba      	ldrb	r2, [r7, #10]
 8011120:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = nb;		/* Set block length */
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	3301      	adds	r3, #1
 8011126:	7afa      	ldrb	r2, [r7, #11]
 8011128:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 8011130:	6838      	ldr	r0, [r7, #0]
 8011132:	f7ff fe22 	bl	8010d7a <xname_sum>
 8011136:	4603      	mov	r3, r0
 8011138:	4619      	mov	r1, r3
 801113a:	4620      	mov	r0, r4
 801113c:	f7fe f8d9 	bl	800f2f2 <st_word>
}
 8011140:	bf00      	nop
 8011142:	3714      	adds	r7, #20
 8011144:	46bd      	mov	sp, r7
 8011146:	bd90      	pop	{r4, r7, pc}

08011148 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8011148:	b580      	push	{r7, lr}
 801114a:	b086      	sub	sp, #24
 801114c:	af00      	add	r7, sp, #0
 801114e:	6078      	str	r0, [r7, #4]
 8011150:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8011152:	2304      	movs	r3, #4
 8011154:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 801115c:	23ff      	movs	r3, #255	@ 0xff
 801115e:	757b      	strb	r3, [r7, #21]
 8011160:	23ff      	movs	r3, #255	@ 0xff
 8011162:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 8011164:	e09f      	b.n	80112a6 <dir_read+0x15e>
		res = move_window(fs, dp->sect);
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801116a:	4619      	mov	r1, r3
 801116c:	6938      	ldr	r0, [r7, #16]
 801116e:	f7fe fbef 	bl	800f950 <move_window>
 8011172:	4603      	mov	r3, r0
 8011174:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8011176:	7dfb      	ldrb	r3, [r7, #23]
 8011178:	2b00      	cmp	r3, #0
 801117a:	f040 809a 	bne.w	80112b2 <dir_read+0x16a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011182:	781b      	ldrb	r3, [r3, #0]
 8011184:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 8011186:	7dbb      	ldrb	r3, [r7, #22]
 8011188:	2b00      	cmp	r3, #0
 801118a:	d102      	bne.n	8011192 <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 801118c:	2304      	movs	r3, #4
 801118e:	75fb      	strb	r3, [r7, #23]
 8011190:	e096      	b.n	80112c0 <dir_read+0x178>
		}
#if _FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 8011192:	693b      	ldr	r3, [r7, #16]
 8011194:	781b      	ldrb	r3, [r3, #0]
 8011196:	2b04      	cmp	r3, #4
 8011198:	d118      	bne.n	80111cc <dir_read+0x84>
			if (_USE_LABEL && vol) {
				if (c == 0x83) break;	/* Volume label entry? */
			} else {
				if (c == 0x85) {		/* Start of the file entry block? */
 801119a:	7dbb      	ldrb	r3, [r7, #22]
 801119c:	2b85      	cmp	r3, #133	@ 0x85
 801119e:	d179      	bne.n	8011294 <dir_read+0x14c>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	64da      	str	r2, [r3, #76]	@ 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 80111a8:	6878      	ldr	r0, [r7, #4]
 80111aa:	f7ff fe17 	bl	8010ddc <load_xdir>
 80111ae:	4603      	mov	r3, r0
 80111b0:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 80111b2:	7dfb      	ldrb	r3, [r7, #23]
 80111b4:	2b00      	cmp	r3, #0
 80111b6:	d17e      	bne.n	80112b6 <dir_read+0x16e>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 80111b8:	693b      	ldr	r3, [r7, #16]
 80111ba:	691b      	ldr	r3, [r3, #16]
 80111bc:	3304      	adds	r3, #4
 80111be:	781b      	ldrb	r3, [r3, #0]
 80111c0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80111c4:	b2da      	uxtb	r2, r3
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	719a      	strb	r2, [r3, #6]
					}
					break;
 80111ca:	e074      	b.n	80112b6 <dir_read+0x16e>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80111d0:	330b      	adds	r3, #11
 80111d2:	781b      	ldrb	r3, [r3, #0]
 80111d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80111d8:	73fb      	strb	r3, [r7, #15]
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	7bfa      	ldrb	r2, [r7, #15]
 80111de:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 80111e0:	7dbb      	ldrb	r3, [r7, #22]
 80111e2:	2be5      	cmp	r3, #229	@ 0xe5
 80111e4:	d00e      	beq.n	8011204 <dir_read+0xbc>
 80111e6:	7dbb      	ldrb	r3, [r7, #22]
 80111e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80111ea:	d00b      	beq.n	8011204 <dir_read+0xbc>
 80111ec:	7bfb      	ldrb	r3, [r7, #15]
 80111ee:	f023 0320 	bic.w	r3, r3, #32
 80111f2:	2b08      	cmp	r3, #8
 80111f4:	bf0c      	ite	eq
 80111f6:	2301      	moveq	r3, #1
 80111f8:	2300      	movne	r3, #0
 80111fa:	b2db      	uxtb	r3, r3
 80111fc:	461a      	mov	r2, r3
 80111fe:	683b      	ldr	r3, [r7, #0]
 8011200:	4293      	cmp	r3, r2
 8011202:	d002      	beq.n	801120a <dir_read+0xc2>
				ord = 0xFF;
 8011204:	23ff      	movs	r3, #255	@ 0xff
 8011206:	757b      	strb	r3, [r7, #21]
 8011208:	e044      	b.n	8011294 <dir_read+0x14c>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 801120a:	7bfb      	ldrb	r3, [r7, #15]
 801120c:	2b0f      	cmp	r3, #15
 801120e:	d12f      	bne.n	8011270 <dir_read+0x128>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 8011210:	7dbb      	ldrb	r3, [r7, #22]
 8011212:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011216:	2b00      	cmp	r3, #0
 8011218:	d00d      	beq.n	8011236 <dir_read+0xee>
						sum = dp->dir[LDIR_Chksum];
 801121a:	687b      	ldr	r3, [r7, #4]
 801121c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801121e:	7b5b      	ldrb	r3, [r3, #13]
 8011220:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 8011222:	7dbb      	ldrb	r3, [r7, #22]
 8011224:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011228:	75bb      	strb	r3, [r7, #22]
 801122a:	7dbb      	ldrb	r3, [r7, #22]
 801122c:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 801122e:	687b      	ldr	r3, [r7, #4]
 8011230:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8011236:	7dba      	ldrb	r2, [r7, #22]
 8011238:	7d7b      	ldrb	r3, [r7, #21]
 801123a:	429a      	cmp	r2, r3
 801123c:	d115      	bne.n	801126a <dir_read+0x122>
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011242:	330d      	adds	r3, #13
 8011244:	781b      	ldrb	r3, [r3, #0]
 8011246:	7d3a      	ldrb	r2, [r7, #20]
 8011248:	429a      	cmp	r2, r3
 801124a:	d10e      	bne.n	801126a <dir_read+0x122>
 801124c:	693b      	ldr	r3, [r7, #16]
 801124e:	68da      	ldr	r2, [r3, #12]
 8011250:	687b      	ldr	r3, [r7, #4]
 8011252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011254:	4619      	mov	r1, r3
 8011256:	4610      	mov	r0, r2
 8011258:	f7ff fbe4 	bl	8010a24 <pick_lfn>
 801125c:	4603      	mov	r3, r0
 801125e:	2b00      	cmp	r3, #0
 8011260:	d003      	beq.n	801126a <dir_read+0x122>
 8011262:	7d7b      	ldrb	r3, [r7, #21]
 8011264:	3b01      	subs	r3, #1
 8011266:	b2db      	uxtb	r3, r3
 8011268:	e000      	b.n	801126c <dir_read+0x124>
 801126a:	23ff      	movs	r3, #255	@ 0xff
 801126c:	757b      	strb	r3, [r7, #21]
 801126e:	e011      	b.n	8011294 <dir_read+0x14c>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 8011270:	7d7b      	ldrb	r3, [r7, #21]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d109      	bne.n	801128a <dir_read+0x142>
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801127a:	4618      	mov	r0, r3
 801127c:	f7ff fd2c 	bl	8010cd8 <sum_sfn>
 8011280:	4603      	mov	r3, r0
 8011282:	461a      	mov	r2, r3
 8011284:	7d3b      	ldrb	r3, [r7, #20]
 8011286:	4293      	cmp	r3, r2
 8011288:	d017      	beq.n	80112ba <dir_read+0x172>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 801128a:	687b      	ldr	r3, [r7, #4]
 801128c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011290:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					break;
 8011292:	e012      	b.n	80112ba <dir_read+0x172>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8011294:	2100      	movs	r1, #0
 8011296:	6878      	ldr	r0, [r7, #4]
 8011298:	f7ff f9e3 	bl	8010662 <dir_next>
 801129c:	4603      	mov	r3, r0
 801129e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80112a0:	7dfb      	ldrb	r3, [r7, #23]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d10b      	bne.n	80112be <dir_read+0x176>
	while (dp->sect) {
 80112a6:	687b      	ldr	r3, [r7, #4]
 80112a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	f47f af5b 	bne.w	8011166 <dir_read+0x1e>
 80112b0:	e006      	b.n	80112c0 <dir_read+0x178>
		if (res != FR_OK) break;
 80112b2:	bf00      	nop
 80112b4:	e004      	b.n	80112c0 <dir_read+0x178>
					break;
 80112b6:	bf00      	nop
 80112b8:	e002      	b.n	80112c0 <dir_read+0x178>
					break;
 80112ba:	bf00      	nop
 80112bc:	e000      	b.n	80112c0 <dir_read+0x178>
		if (res != FR_OK) break;
 80112be:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 80112c0:	7dfb      	ldrb	r3, [r7, #23]
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d002      	beq.n	80112cc <dir_read+0x184>
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	2200      	movs	r2, #0
 80112ca:	639a      	str	r2, [r3, #56]	@ 0x38
	return res;
 80112cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80112ce:	4618      	mov	r0, r3
 80112d0:	3718      	adds	r7, #24
 80112d2:	46bd      	mov	sp, r7
 80112d4:	bd80      	pop	{r7, pc}

080112d6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80112d6:	b590      	push	{r4, r7, lr}
 80112d8:	b089      	sub	sp, #36	@ 0x24
 80112da:	af00      	add	r7, sp, #0
 80112dc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80112e4:	2100      	movs	r1, #0
 80112e6:	6878      	ldr	r0, [r7, #4]
 80112e8:	f7ff f935 	bl	8010556 <dir_sdi>
 80112ec:	4603      	mov	r3, r0
 80112ee:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 80112f0:	7ffb      	ldrb	r3, [r7, #31]
 80112f2:	2b00      	cmp	r3, #0
 80112f4:	d001      	beq.n	80112fa <dir_find+0x24>
 80112f6:	7ffb      	ldrb	r3, [r7, #31]
 80112f8:	e113      	b.n	8011522 <dir_find+0x24c>
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 80112fa:	68fb      	ldr	r3, [r7, #12]
 80112fc:	781b      	ldrb	r3, [r3, #0]
 80112fe:	2b04      	cmp	r3, #4
 8011300:	d165      	bne.n	80113ce <dir_find+0xf8>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 8011302:	68fb      	ldr	r3, [r7, #12]
 8011304:	68db      	ldr	r3, [r3, #12]
 8011306:	4618      	mov	r0, r3
 8011308:	f7ff fd37 	bl	8010d7a <xname_sum>
 801130c:	4603      	mov	r3, r0
 801130e:	813b      	strh	r3, [r7, #8]

		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 8011310:	e050      	b.n	80113b4 <dir_find+0xde>
#if _MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > _MAX_LFN) continue;			/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	691b      	ldr	r3, [r3, #16]
 8011316:	3324      	adds	r3, #36	@ 0x24
 8011318:	4618      	mov	r0, r3
 801131a:	f7fd fed3 	bl	800f0c4 <ld_word>
 801131e:	4603      	mov	r3, r0
 8011320:	461a      	mov	r2, r3
 8011322:	893b      	ldrh	r3, [r7, #8]
 8011324:	4293      	cmp	r3, r2
 8011326:	d144      	bne.n	80113b2 <dir_find+0xdc>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 8011328:	68fb      	ldr	r3, [r7, #12]
 801132a:	691b      	ldr	r3, [r3, #16]
 801132c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8011330:	76fb      	strb	r3, [r7, #27]
 8011332:	2340      	movs	r3, #64	@ 0x40
 8011334:	617b      	str	r3, [r7, #20]
 8011336:	2300      	movs	r3, #0
 8011338:	613b      	str	r3, [r7, #16]
 801133a:	e029      	b.n	8011390 <dir_find+0xba>
				if ((di % SZDIRE) == 0) di += 2;
 801133c:	697b      	ldr	r3, [r7, #20]
 801133e:	f003 031f 	and.w	r3, r3, #31
 8011342:	2b00      	cmp	r3, #0
 8011344:	d102      	bne.n	801134c <dir_find+0x76>
 8011346:	697b      	ldr	r3, [r7, #20]
 8011348:	3302      	adds	r3, #2
 801134a:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 801134c:	68fb      	ldr	r3, [r7, #12]
 801134e:	691a      	ldr	r2, [r3, #16]
 8011350:	697b      	ldr	r3, [r7, #20]
 8011352:	4413      	add	r3, r2
 8011354:	4618      	mov	r0, r3
 8011356:	f7fd feb5 	bl	800f0c4 <ld_word>
 801135a:	4603      	mov	r3, r0
 801135c:	4618      	mov	r0, r3
 801135e:	f002 fe27 	bl	8013fb0 <ff_wtoupper>
 8011362:	4603      	mov	r3, r0
 8011364:	461c      	mov	r4, r3
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	68da      	ldr	r2, [r3, #12]
 801136a:	693b      	ldr	r3, [r7, #16]
 801136c:	005b      	lsls	r3, r3, #1
 801136e:	4413      	add	r3, r2
 8011370:	881b      	ldrh	r3, [r3, #0]
 8011372:	4618      	mov	r0, r3
 8011374:	f002 fe1c 	bl	8013fb0 <ff_wtoupper>
 8011378:	4603      	mov	r3, r0
 801137a:	429c      	cmp	r4, r3
 801137c:	d10c      	bne.n	8011398 <dir_find+0xc2>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 801137e:	7efb      	ldrb	r3, [r7, #27]
 8011380:	3b01      	subs	r3, #1
 8011382:	76fb      	strb	r3, [r7, #27]
 8011384:	697b      	ldr	r3, [r7, #20]
 8011386:	3302      	adds	r3, #2
 8011388:	617b      	str	r3, [r7, #20]
 801138a:	693b      	ldr	r3, [r7, #16]
 801138c:	3301      	adds	r3, #1
 801138e:	613b      	str	r3, [r7, #16]
 8011390:	7efb      	ldrb	r3, [r7, #27]
 8011392:	2b00      	cmp	r3, #0
 8011394:	d1d2      	bne.n	801133c <dir_find+0x66>
 8011396:	e000      	b.n	801139a <dir_find+0xc4>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 8011398:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 801139a:	7efb      	ldrb	r3, [r7, #27]
 801139c:	2b00      	cmp	r3, #0
 801139e:	d109      	bne.n	80113b4 <dir_find+0xde>
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	68da      	ldr	r2, [r3, #12]
 80113a4:	693b      	ldr	r3, [r7, #16]
 80113a6:	005b      	lsls	r3, r3, #1
 80113a8:	4413      	add	r3, r2
 80113aa:	881b      	ldrh	r3, [r3, #0]
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d00b      	beq.n	80113c8 <dir_find+0xf2>
 80113b0:	e000      	b.n	80113b4 <dir_find+0xde>
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 80113b2:	bf00      	nop
		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 80113b4:	2100      	movs	r1, #0
 80113b6:	6878      	ldr	r0, [r7, #4]
 80113b8:	f7ff fec6 	bl	8011148 <dir_read>
 80113bc:	4603      	mov	r3, r0
 80113be:	77fb      	strb	r3, [r7, #31]
 80113c0:	7ffb      	ldrb	r3, [r7, #31]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d0a5      	beq.n	8011312 <dir_find+0x3c>
 80113c6:	e000      	b.n	80113ca <dir_find+0xf4>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 80113c8:	bf00      	nop
		}
		return res;
 80113ca:	7ffb      	ldrb	r3, [r7, #31]
 80113cc:	e0a9      	b.n	8011522 <dir_find+0x24c>
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80113ce:	23ff      	movs	r3, #255	@ 0xff
 80113d0:	773b      	strb	r3, [r7, #28]
 80113d2:	7f3b      	ldrb	r3, [r7, #28]
 80113d4:	777b      	strb	r3, [r7, #29]
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80113dc:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113e2:	4619      	mov	r1, r3
 80113e4:	68f8      	ldr	r0, [r7, #12]
 80113e6:	f7fe fab3 	bl	800f950 <move_window>
 80113ea:	4603      	mov	r3, r0
 80113ec:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 80113ee:	7ffb      	ldrb	r3, [r7, #31]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	f040 8090 	bne.w	8011516 <dir_find+0x240>
		c = dp->dir[DIR_Name];
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80113fa:	781b      	ldrb	r3, [r3, #0]
 80113fc:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80113fe:	7fbb      	ldrb	r3, [r7, #30]
 8011400:	2b00      	cmp	r3, #0
 8011402:	d102      	bne.n	801140a <dir_find+0x134>
 8011404:	2304      	movs	r3, #4
 8011406:	77fb      	strb	r3, [r7, #31]
 8011408:	e08a      	b.n	8011520 <dir_find+0x24a>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801140e:	330b      	adds	r3, #11
 8011410:	781b      	ldrb	r3, [r3, #0]
 8011412:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8011416:	72fb      	strb	r3, [r7, #11]
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	7afa      	ldrb	r2, [r7, #11]
 801141c:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 801141e:	7fbb      	ldrb	r3, [r7, #30]
 8011420:	2be5      	cmp	r3, #229	@ 0xe5
 8011422:	d007      	beq.n	8011434 <dir_find+0x15e>
 8011424:	7afb      	ldrb	r3, [r7, #11]
 8011426:	f003 0308 	and.w	r3, r3, #8
 801142a:	2b00      	cmp	r3, #0
 801142c:	d009      	beq.n	8011442 <dir_find+0x16c>
 801142e:	7afb      	ldrb	r3, [r7, #11]
 8011430:	2b0f      	cmp	r3, #15
 8011432:	d006      	beq.n	8011442 <dir_find+0x16c>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8011434:	23ff      	movs	r3, #255	@ 0xff
 8011436:	777b      	strb	r3, [r7, #29]
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801143e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8011440:	e05e      	b.n	8011500 <dir_find+0x22a>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8011442:	7afb      	ldrb	r3, [r7, #11]
 8011444:	2b0f      	cmp	r3, #15
 8011446:	d136      	bne.n	80114b6 <dir_find+0x1e0>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 801144e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011452:	2b00      	cmp	r3, #0
 8011454:	d154      	bne.n	8011500 <dir_find+0x22a>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8011456:	7fbb      	ldrb	r3, [r7, #30]
 8011458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801145c:	2b00      	cmp	r3, #0
 801145e:	d00d      	beq.n	801147c <dir_find+0x1a6>
						sum = dp->dir[LDIR_Chksum];
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011464:	7b5b      	ldrb	r3, [r3, #13]
 8011466:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8011468:	7fbb      	ldrb	r3, [r7, #30]
 801146a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801146e:	77bb      	strb	r3, [r7, #30]
 8011470:	7fbb      	ldrb	r3, [r7, #30]
 8011472:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 801147c:	7fba      	ldrb	r2, [r7, #30]
 801147e:	7f7b      	ldrb	r3, [r7, #29]
 8011480:	429a      	cmp	r2, r3
 8011482:	d115      	bne.n	80114b0 <dir_find+0x1da>
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011488:	330d      	adds	r3, #13
 801148a:	781b      	ldrb	r3, [r3, #0]
 801148c:	7f3a      	ldrb	r2, [r7, #28]
 801148e:	429a      	cmp	r2, r3
 8011490:	d10e      	bne.n	80114b0 <dir_find+0x1da>
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	68da      	ldr	r2, [r3, #12]
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801149a:	4619      	mov	r1, r3
 801149c:	4610      	mov	r0, r2
 801149e:	f7ff fa51 	bl	8010944 <cmp_lfn>
 80114a2:	4603      	mov	r3, r0
 80114a4:	2b00      	cmp	r3, #0
 80114a6:	d003      	beq.n	80114b0 <dir_find+0x1da>
 80114a8:	7f7b      	ldrb	r3, [r7, #29]
 80114aa:	3b01      	subs	r3, #1
 80114ac:	b2db      	uxtb	r3, r3
 80114ae:	e000      	b.n	80114b2 <dir_find+0x1dc>
 80114b0:	23ff      	movs	r3, #255	@ 0xff
 80114b2:	777b      	strb	r3, [r7, #29]
 80114b4:	e024      	b.n	8011500 <dir_find+0x22a>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80114b6:	7f7b      	ldrb	r3, [r7, #29]
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d109      	bne.n	80114d0 <dir_find+0x1fa>
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80114c0:	4618      	mov	r0, r3
 80114c2:	f7ff fc09 	bl	8010cd8 <sum_sfn>
 80114c6:	4603      	mov	r3, r0
 80114c8:	461a      	mov	r2, r3
 80114ca:	7f3b      	ldrb	r3, [r7, #28]
 80114cc:	4293      	cmp	r3, r2
 80114ce:	d024      	beq.n	801151a <dir_find+0x244>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 80114d6:	f003 0301 	and.w	r3, r3, #1
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d10a      	bne.n	80114f4 <dir_find+0x21e>
 80114de:	687b      	ldr	r3, [r7, #4]
 80114e0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	3340      	adds	r3, #64	@ 0x40
 80114e6:	220b      	movs	r2, #11
 80114e8:	4619      	mov	r1, r3
 80114ea:	f7fe f80d 	bl	800f508 <mem_cmp>
 80114ee:	4603      	mov	r3, r0
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d014      	beq.n	801151e <dir_find+0x248>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80114f4:	23ff      	movs	r3, #255	@ 0xff
 80114f6:	777b      	strb	r3, [r7, #29]
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80114fe:	64da      	str	r2, [r3, #76]	@ 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8011500:	2100      	movs	r1, #0
 8011502:	6878      	ldr	r0, [r7, #4]
 8011504:	f7ff f8ad 	bl	8010662 <dir_next>
 8011508:	4603      	mov	r3, r0
 801150a:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 801150c:	7ffb      	ldrb	r3, [r7, #31]
 801150e:	2b00      	cmp	r3, #0
 8011510:	f43f af65 	beq.w	80113de <dir_find+0x108>
 8011514:	e004      	b.n	8011520 <dir_find+0x24a>
		if (res != FR_OK) break;
 8011516:	bf00      	nop
 8011518:	e002      	b.n	8011520 <dir_find+0x24a>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801151a:	bf00      	nop
 801151c:	e000      	b.n	8011520 <dir_find+0x24a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 801151e:	bf00      	nop

	return res;
 8011520:	7ffb      	ldrb	r3, [r7, #31]
}
 8011522:	4618      	mov	r0, r3
 8011524:	3724      	adds	r7, #36	@ 0x24
 8011526:	46bd      	mov	sp, r7
 8011528:	bd90      	pop	{r4, r7, pc}
	...

0801152c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 801152c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8011530:	b0a0      	sub	sp, #128	@ 0x80
 8011532:	af00      	add	r7, sp, #0
 8011534:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8011542:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8011546:	2b00      	cmp	r3, #0
 8011548:	d001      	beq.n	801154e <dir_register+0x22>
 801154a:	2306      	movs	r3, #6
 801154c:	e18e      	b.n	801186c <dir_register+0x340>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 801154e:	2300      	movs	r3, #0
 8011550:	677b      	str	r3, [r7, #116]	@ 0x74
 8011552:	e002      	b.n	801155a <dir_register+0x2e>
 8011554:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011556:	3301      	adds	r3, #1
 8011558:	677b      	str	r3, [r7, #116]	@ 0x74
 801155a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801155c:	68da      	ldr	r2, [r3, #12]
 801155e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011560:	005b      	lsls	r3, r3, #1
 8011562:	4413      	add	r3, r2
 8011564:	881b      	ldrh	r3, [r3, #0]
 8011566:	2b00      	cmp	r3, #0
 8011568:	d1f4      	bne.n	8011554 <dir_register+0x28>

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 801156a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801156c:	781b      	ldrb	r3, [r3, #0]
 801156e:	2b04      	cmp	r3, #4
 8011570:	f040 809f 	bne.w	80116b2 <dir_register+0x186>
		DIR dj;

		nent = (nlen + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 8011574:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011576:	330e      	adds	r3, #14
 8011578:	4aa2      	ldr	r2, [pc, #648]	@ (8011804 <dir_register+0x2d8>)
 801157a:	fba2 2303 	umull	r2, r3, r2, r3
 801157e:	08db      	lsrs	r3, r3, #3
 8011580:	3302      	adds	r3, #2
 8011582:	673b      	str	r3, [r7, #112]	@ 0x70
		res = dir_alloc(dp, nent);		/* Allocate entries */
 8011584:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8011586:	6878      	ldr	r0, [r7, #4]
 8011588:	f7ff f940 	bl	801080c <dir_alloc>
 801158c:	4603      	mov	r3, r0
 801158e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res != FR_OK) return res;
 8011592:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011596:	2b00      	cmp	r3, #0
 8011598:	d002      	beq.n	80115a0 <dir_register+0x74>
 801159a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801159e:	e165      	b.n	801186c <dir_register+0x340>
		dp->blk_ofs = dp->dptr - SZDIRE * (nent - 1);	/* Set the allocated entry block offset */
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80115a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80115a6:	3b01      	subs	r3, #1
 80115a8:	015b      	lsls	r3, r3, #5
 80115aa:	1ad2      	subs	r2, r2, r3
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	64da      	str	r2, [r3, #76]	@ 0x4c

		if (dp->obj.sclust != 0 && (dp->obj.stat & 4)) {	/* Has the sub-directory been stretched? */
 80115b0:	687b      	ldr	r3, [r7, #4]
 80115b2:	689b      	ldr	r3, [r3, #8]
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	d072      	beq.n	801169e <dir_register+0x172>
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	79db      	ldrb	r3, [r3, #7]
 80115bc:	f003 0304 	and.w	r3, r3, #4
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d06c      	beq.n	801169e <dir_register+0x172>
			dp->obj.objsize += (DWORD)fs->csize * SS(fs);	/* Increase the directory size by cluster size */
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80115ca:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80115cc:	8949      	ldrh	r1, [r1, #10]
 80115ce:	0249      	lsls	r1, r1, #9
 80115d0:	2000      	movs	r0, #0
 80115d2:	460c      	mov	r4, r1
 80115d4:	4605      	mov	r5, r0
 80115d6:	eb12 0804 	adds.w	r8, r2, r4
 80115da:	eb43 0905 	adc.w	r9, r3, r5
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	e9c3 8904 	strd	r8, r9, [r3, #16]
			res = fill_first_frag(&dp->obj);				/* Fill first fragment on the FAT if needed */
 80115e4:	687b      	ldr	r3, [r7, #4]
 80115e6:	4618      	mov	r0, r3
 80115e8:	f7fe fd5c 	bl	80100a4 <fill_first_frag>
 80115ec:	4603      	mov	r3, r0
 80115ee:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 80115f2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d002      	beq.n	8011600 <dir_register+0xd4>
 80115fa:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80115fe:	e135      	b.n	801186c <dir_register+0x340>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 8011600:	6878      	ldr	r0, [r7, #4]
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011606:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801160a:	4619      	mov	r1, r3
 801160c:	f7fe fd79 	bl	8010102 <fill_last_frag>
 8011610:	4603      	mov	r3, r0
 8011612:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 8011616:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801161a:	2b00      	cmp	r3, #0
 801161c:	d002      	beq.n	8011624 <dir_register+0xf8>
 801161e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011622:	e123      	b.n	801186c <dir_register+0x340>
			res = load_obj_dir(&dj, &dp->obj);				/* Load the object status */
 8011624:	687a      	ldr	r2, [r7, #4]
 8011626:	f107 0308 	add.w	r3, r7, #8
 801162a:	4611      	mov	r1, r2
 801162c:	4618      	mov	r0, r3
 801162e:	f7ff fc93 	bl	8010f58 <load_obj_dir>
 8011632:	4603      	mov	r3, r0
 8011634:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 8011638:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801163c:	2b00      	cmp	r3, #0
 801163e:	d002      	beq.n	8011646 <dir_register+0x11a>
 8011640:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011644:	e112      	b.n	801186c <dir_register+0x340>
			st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);		/* Update the allocation status */
 8011646:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011648:	691b      	ldr	r3, [r3, #16]
 801164a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8011654:	4608      	mov	r0, r1
 8011656:	f7fd fe93 	bl	800f380 <st_qword>
			st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 801165a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801165c:	691b      	ldr	r3, [r3, #16]
 801165e:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8011668:	4608      	mov	r0, r1
 801166a:	f7fd fe89 	bl	800f380 <st_qword>
			fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	79da      	ldrb	r2, [r3, #7]
 8011672:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011674:	691b      	ldr	r3, [r3, #16]
 8011676:	3321      	adds	r3, #33	@ 0x21
 8011678:	f042 0201 	orr.w	r2, r2, #1
 801167c:	b2d2      	uxtb	r2, r2
 801167e:	701a      	strb	r2, [r3, #0]
			res = store_xdir(&dj);							/* Store the object status */
 8011680:	f107 0308 	add.w	r3, r7, #8
 8011684:	4618      	mov	r0, r3
 8011686:	f7ff fc9d 	bl	8010fc4 <store_xdir>
 801168a:	4603      	mov	r3, r0
 801168c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 8011690:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011694:	2b00      	cmp	r3, #0
 8011696:	d002      	beq.n	801169e <dir_register+0x172>
 8011698:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801169c:	e0e6      	b.n	801186c <dir_register+0x340>
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 801169e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80116a0:	691a      	ldr	r2, [r3, #16]
 80116a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80116a4:	68db      	ldr	r3, [r3, #12]
 80116a6:	4619      	mov	r1, r3
 80116a8:	4610      	mov	r0, r2
 80116aa:	f7ff fce6 	bl	801107a <create_xdir>
		return FR_OK;
 80116ae:	2300      	movs	r3, #0
 80116b0:	e0dc      	b.n	801186c <dir_register+0x340>
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 80116b8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80116bc:	220c      	movs	r2, #12
 80116be:	4618      	mov	r0, r3
 80116c0:	f7fd fee6 	bl	800f490 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80116c4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80116c8:	f003 0301 	and.w	r3, r3, #1
 80116cc:	2b00      	cmp	r3, #0
 80116ce:	d033      	beq.n	8011738 <dir_register+0x20c>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	2240      	movs	r2, #64	@ 0x40
 80116d4:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		for (n = 1; n < 100; n++) {
 80116d8:	2301      	movs	r3, #1
 80116da:	67bb      	str	r3, [r7, #120]	@ 0x78
 80116dc:	e016      	b.n	801170c <dir_register+0x1e0>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 80116e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80116e6:	68da      	ldr	r2, [r3, #12]
 80116e8:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 80116ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80116ee:	f7ff fa65 	bl	8010bbc <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80116f2:	6878      	ldr	r0, [r7, #4]
 80116f4:	f7ff fdef 	bl	80112d6 <dir_find>
 80116f8:	4603      	mov	r3, r0
 80116fa:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) break;
 80116fe:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011702:	2b00      	cmp	r3, #0
 8011704:	d106      	bne.n	8011714 <dir_register+0x1e8>
		for (n = 1; n < 100; n++) {
 8011706:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011708:	3301      	adds	r3, #1
 801170a:	67bb      	str	r3, [r7, #120]	@ 0x78
 801170c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801170e:	2b63      	cmp	r3, #99	@ 0x63
 8011710:	d9e5      	bls.n	80116de <dir_register+0x1b2>
 8011712:	e000      	b.n	8011716 <dir_register+0x1ea>
			if (res != FR_OK) break;
 8011714:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8011716:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011718:	2b64      	cmp	r3, #100	@ 0x64
 801171a:	d101      	bne.n	8011720 <dir_register+0x1f4>
 801171c:	2307      	movs	r3, #7
 801171e:	e0a5      	b.n	801186c <dir_register+0x340>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8011720:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011724:	2b04      	cmp	r3, #4
 8011726:	d002      	beq.n	801172e <dir_register+0x202>
 8011728:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801172c:	e09e      	b.n	801186c <dir_register+0x340>
		dp->fn[NSFLAG] = sn[NSFLAG];
 801172e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8011732:	687b      	ldr	r3, [r7, #4]
 8011734:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8011738:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801173c:	f003 0302 	and.w	r3, r3, #2
 8011740:	2b00      	cmp	r3, #0
 8011742:	d007      	beq.n	8011754 <dir_register+0x228>
 8011744:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011746:	330c      	adds	r3, #12
 8011748:	4a2f      	ldr	r2, [pc, #188]	@ (8011808 <dir_register+0x2dc>)
 801174a:	fba2 2303 	umull	r2, r3, r2, r3
 801174e:	089b      	lsrs	r3, r3, #2
 8011750:	3301      	adds	r3, #1
 8011752:	e000      	b.n	8011756 <dir_register+0x22a>
 8011754:	2301      	movs	r3, #1
 8011756:	673b      	str	r3, [r7, #112]	@ 0x70
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8011758:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 801175a:	6878      	ldr	r0, [r7, #4]
 801175c:	f7ff f856 	bl	801080c <dir_alloc>
 8011760:	4603      	mov	r3, r0
 8011762:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8011766:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801176a:	2b00      	cmp	r3, #0
 801176c:	d14f      	bne.n	801180e <dir_register+0x2e2>
 801176e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011770:	3b01      	subs	r3, #1
 8011772:	673b      	str	r3, [r7, #112]	@ 0x70
 8011774:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011776:	2b00      	cmp	r3, #0
 8011778:	d049      	beq.n	801180e <dir_register+0x2e2>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801177e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011780:	015b      	lsls	r3, r3, #5
 8011782:	1ad3      	subs	r3, r2, r3
 8011784:	4619      	mov	r1, r3
 8011786:	6878      	ldr	r0, [r7, #4]
 8011788:	f7fe fee5 	bl	8010556 <dir_sdi>
 801178c:	4603      	mov	r3, r0
 801178e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 8011792:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011796:	2b00      	cmp	r3, #0
 8011798:	d139      	bne.n	801180e <dir_register+0x2e2>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	3340      	adds	r3, #64	@ 0x40
 801179e:	4618      	mov	r0, r3
 80117a0:	f7ff fa9a 	bl	8010cd8 <sum_sfn>
 80117a4:	4603      	mov	r3, r0
 80117a6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80117ae:	4619      	mov	r1, r3
 80117b0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80117b2:	f7fe f8cd 	bl	800f950 <move_window>
 80117b6:	4603      	mov	r3, r0
 80117b8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res != FR_OK) break;
 80117bc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d123      	bne.n	801180c <dir_register+0x2e0>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80117c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80117c6:	68d8      	ldr	r0, [r3, #12]
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80117cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80117ce:	b2da      	uxtb	r2, r3
 80117d0:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80117d4:	f7ff f98a 	bl	8010aec <put_lfn>
				fs->wflag = 1;
 80117d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80117da:	2201      	movs	r2, #1
 80117dc:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80117de:	2100      	movs	r1, #0
 80117e0:	6878      	ldr	r0, [r7, #4]
 80117e2:	f7fe ff3e 	bl	8010662 <dir_next>
 80117e6:	4603      	mov	r3, r0
 80117e8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			} while (res == FR_OK && --nent);
 80117ec:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d10c      	bne.n	801180e <dir_register+0x2e2>
 80117f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80117f6:	3b01      	subs	r3, #1
 80117f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80117fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d1d4      	bne.n	80117aa <dir_register+0x27e>
 8011800:	e005      	b.n	801180e <dir_register+0x2e2>
 8011802:	bf00      	nop
 8011804:	88888889 	.word	0x88888889
 8011808:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 801180c:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 801180e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8011812:	2b00      	cmp	r3, #0
 8011814:	d128      	bne.n	8011868 <dir_register+0x33c>
		res = move_window(fs, dp->sect);
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801181a:	4619      	mov	r1, r3
 801181c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801181e:	f7fe f897 	bl	800f950 <move_window>
 8011822:	4603      	mov	r3, r0
 8011824:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 8011828:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 801182c:	2b00      	cmp	r3, #0
 801182e:	d11b      	bne.n	8011868 <dir_register+0x33c>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011834:	2220      	movs	r2, #32
 8011836:	2100      	movs	r1, #0
 8011838:	4618      	mov	r0, r3
 801183a:	f7fd fe4a 	bl	800f4d2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	3340      	adds	r3, #64	@ 0x40
 8011846:	220b      	movs	r2, #11
 8011848:	4619      	mov	r1, r3
 801184a:	f7fd fe21 	bl	800f490 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	f893 204b 	ldrb.w	r2, [r3, #75]	@ 0x4b
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011858:	330c      	adds	r3, #12
 801185a:	f002 0218 	and.w	r2, r2, #24
 801185e:	b2d2      	uxtb	r2, r2
 8011860:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8011862:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011864:	2201      	movs	r2, #1
 8011866:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8011868:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 801186c:	4618      	mov	r0, r3
 801186e:	3780      	adds	r7, #128	@ 0x80
 8011870:	46bd      	mov	sp, r7
 8011872:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8011876:	bf00      	nop

08011878 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8011878:	b580      	push	{r7, lr}
 801187a:	b08a      	sub	sp, #40	@ 0x28
 801187c:	af00      	add	r7, sp, #0
 801187e:	6078      	str	r0, [r7, #4]
 8011880:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8011882:	683b      	ldr	r3, [r7, #0]
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	613b      	str	r3, [r7, #16]
 8011888:	687b      	ldr	r3, [r7, #4]
 801188a:	681b      	ldr	r3, [r3, #0]
 801188c:	68db      	ldr	r3, [r3, #12]
 801188e:	60fb      	str	r3, [r7, #12]
 8011890:	2300      	movs	r3, #0
 8011892:	617b      	str	r3, [r7, #20]
 8011894:	697b      	ldr	r3, [r7, #20]
 8011896:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8011898:	69bb      	ldr	r3, [r7, #24]
 801189a:	1c5a      	adds	r2, r3, #1
 801189c:	61ba      	str	r2, [r7, #24]
 801189e:	693a      	ldr	r2, [r7, #16]
 80118a0:	4413      	add	r3, r2
 80118a2:	781b      	ldrb	r3, [r3, #0]
 80118a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 80118a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80118a8:	2b1f      	cmp	r3, #31
 80118aa:	d940      	bls.n	801192e <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 80118ac:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80118ae:	2b2f      	cmp	r3, #47	@ 0x2f
 80118b0:	d006      	beq.n	80118c0 <create_name+0x48>
 80118b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80118b4:	2b5c      	cmp	r3, #92	@ 0x5c
 80118b6:	d110      	bne.n	80118da <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80118b8:	e002      	b.n	80118c0 <create_name+0x48>
 80118ba:	69bb      	ldr	r3, [r7, #24]
 80118bc:	3301      	adds	r3, #1
 80118be:	61bb      	str	r3, [r7, #24]
 80118c0:	693a      	ldr	r2, [r7, #16]
 80118c2:	69bb      	ldr	r3, [r7, #24]
 80118c4:	4413      	add	r3, r2
 80118c6:	781b      	ldrb	r3, [r3, #0]
 80118c8:	2b2f      	cmp	r3, #47	@ 0x2f
 80118ca:	d0f6      	beq.n	80118ba <create_name+0x42>
 80118cc:	693a      	ldr	r2, [r7, #16]
 80118ce:	69bb      	ldr	r3, [r7, #24]
 80118d0:	4413      	add	r3, r2
 80118d2:	781b      	ldrb	r3, [r3, #0]
 80118d4:	2b5c      	cmp	r3, #92	@ 0x5c
 80118d6:	d0f0      	beq.n	80118ba <create_name+0x42>
			break;
 80118d8:	e02a      	b.n	8011930 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80118da:	697b      	ldr	r3, [r7, #20]
 80118dc:	2bfe      	cmp	r3, #254	@ 0xfe
 80118de:	d901      	bls.n	80118e4 <create_name+0x6c>
 80118e0:	2306      	movs	r3, #6
 80118e2:	e17d      	b.n	8011be0 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80118e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80118e6:	b2db      	uxtb	r3, r3
 80118e8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80118ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80118ec:	2101      	movs	r1, #1
 80118ee:	4618      	mov	r0, r3
 80118f0:	f002 fb22 	bl	8013f38 <ff_convert>
 80118f4:	4603      	mov	r3, r0
 80118f6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80118f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d101      	bne.n	8011902 <create_name+0x8a>
 80118fe:	2306      	movs	r3, #6
 8011900:	e16e      	b.n	8011be0 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8011902:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011904:	2b7f      	cmp	r3, #127	@ 0x7f
 8011906:	d809      	bhi.n	801191c <create_name+0xa4>
 8011908:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801190a:	4619      	mov	r1, r3
 801190c:	488d      	ldr	r0, [pc, #564]	@ (8011b44 <create_name+0x2cc>)
 801190e:	f7fd fe22 	bl	800f556 <chk_chr>
 8011912:	4603      	mov	r3, r0
 8011914:	2b00      	cmp	r3, #0
 8011916:	d001      	beq.n	801191c <create_name+0xa4>
 8011918:	2306      	movs	r3, #6
 801191a:	e161      	b.n	8011be0 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 801191c:	697b      	ldr	r3, [r7, #20]
 801191e:	1c5a      	adds	r2, r3, #1
 8011920:	617a      	str	r2, [r7, #20]
 8011922:	005b      	lsls	r3, r3, #1
 8011924:	68fa      	ldr	r2, [r7, #12]
 8011926:	4413      	add	r3, r2
 8011928:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801192a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 801192c:	e7b4      	b.n	8011898 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 801192e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8011930:	693a      	ldr	r2, [r7, #16]
 8011932:	69bb      	ldr	r3, [r7, #24]
 8011934:	441a      	add	r2, r3
 8011936:	683b      	ldr	r3, [r7, #0]
 8011938:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 801193a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801193c:	2b1f      	cmp	r3, #31
 801193e:	d801      	bhi.n	8011944 <create_name+0xcc>
 8011940:	2304      	movs	r3, #4
 8011942:	e000      	b.n	8011946 <create_name+0xce>
 8011944:	2300      	movs	r3, #0
 8011946:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 801194a:	e011      	b.n	8011970 <create_name+0xf8>
		w = lfn[di - 1];
 801194c:	697b      	ldr	r3, [r7, #20]
 801194e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8011952:	3b01      	subs	r3, #1
 8011954:	005b      	lsls	r3, r3, #1
 8011956:	68fa      	ldr	r2, [r7, #12]
 8011958:	4413      	add	r3, r2
 801195a:	881b      	ldrh	r3, [r3, #0]
 801195c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 801195e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011960:	2b20      	cmp	r3, #32
 8011962:	d002      	beq.n	801196a <create_name+0xf2>
 8011964:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011966:	2b2e      	cmp	r3, #46	@ 0x2e
 8011968:	d106      	bne.n	8011978 <create_name+0x100>
		di--;
 801196a:	697b      	ldr	r3, [r7, #20]
 801196c:	3b01      	subs	r3, #1
 801196e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8011970:	697b      	ldr	r3, [r7, #20]
 8011972:	2b00      	cmp	r3, #0
 8011974:	d1ea      	bne.n	801194c <create_name+0xd4>
 8011976:	e000      	b.n	801197a <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8011978:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 801197a:	697b      	ldr	r3, [r7, #20]
 801197c:	005b      	lsls	r3, r3, #1
 801197e:	68fa      	ldr	r2, [r7, #12]
 8011980:	4413      	add	r3, r2
 8011982:	2200      	movs	r2, #0
 8011984:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8011986:	697b      	ldr	r3, [r7, #20]
 8011988:	2b00      	cmp	r3, #0
 801198a:	d101      	bne.n	8011990 <create_name+0x118>
 801198c:	2306      	movs	r3, #6
 801198e:	e127      	b.n	8011be0 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	3340      	adds	r3, #64	@ 0x40
 8011994:	220b      	movs	r2, #11
 8011996:	2120      	movs	r1, #32
 8011998:	4618      	mov	r0, r3
 801199a:	f7fd fd9a 	bl	800f4d2 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801199e:	2300      	movs	r3, #0
 80119a0:	61bb      	str	r3, [r7, #24]
 80119a2:	e002      	b.n	80119aa <create_name+0x132>
 80119a4:	69bb      	ldr	r3, [r7, #24]
 80119a6:	3301      	adds	r3, #1
 80119a8:	61bb      	str	r3, [r7, #24]
 80119aa:	69bb      	ldr	r3, [r7, #24]
 80119ac:	005b      	lsls	r3, r3, #1
 80119ae:	68fa      	ldr	r2, [r7, #12]
 80119b0:	4413      	add	r3, r2
 80119b2:	881b      	ldrh	r3, [r3, #0]
 80119b4:	2b20      	cmp	r3, #32
 80119b6:	d0f5      	beq.n	80119a4 <create_name+0x12c>
 80119b8:	69bb      	ldr	r3, [r7, #24]
 80119ba:	005b      	lsls	r3, r3, #1
 80119bc:	68fa      	ldr	r2, [r7, #12]
 80119be:	4413      	add	r3, r2
 80119c0:	881b      	ldrh	r3, [r3, #0]
 80119c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80119c4:	d0ee      	beq.n	80119a4 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80119c6:	69bb      	ldr	r3, [r7, #24]
 80119c8:	2b00      	cmp	r3, #0
 80119ca:	d009      	beq.n	80119e0 <create_name+0x168>
 80119cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80119d0:	f043 0303 	orr.w	r3, r3, #3
 80119d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80119d8:	e002      	b.n	80119e0 <create_name+0x168>
 80119da:	697b      	ldr	r3, [r7, #20]
 80119dc:	3b01      	subs	r3, #1
 80119de:	617b      	str	r3, [r7, #20]
 80119e0:	697b      	ldr	r3, [r7, #20]
 80119e2:	2b00      	cmp	r3, #0
 80119e4:	d009      	beq.n	80119fa <create_name+0x182>
 80119e6:	697b      	ldr	r3, [r7, #20]
 80119e8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80119ec:	3b01      	subs	r3, #1
 80119ee:	005b      	lsls	r3, r3, #1
 80119f0:	68fa      	ldr	r2, [r7, #12]
 80119f2:	4413      	add	r3, r2
 80119f4:	881b      	ldrh	r3, [r3, #0]
 80119f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80119f8:	d1ef      	bne.n	80119da <create_name+0x162>

	i = b = 0; ni = 8;
 80119fa:	2300      	movs	r3, #0
 80119fc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8011a00:	2300      	movs	r3, #0
 8011a02:	623b      	str	r3, [r7, #32]
 8011a04:	2308      	movs	r3, #8
 8011a06:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8011a08:	69bb      	ldr	r3, [r7, #24]
 8011a0a:	1c5a      	adds	r2, r3, #1
 8011a0c:	61ba      	str	r2, [r7, #24]
 8011a0e:	005b      	lsls	r3, r3, #1
 8011a10:	68fa      	ldr	r2, [r7, #12]
 8011a12:	4413      	add	r3, r2
 8011a14:	881b      	ldrh	r3, [r3, #0]
 8011a16:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8011a18:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	f000 8090 	beq.w	8011b40 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8011a20:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a22:	2b20      	cmp	r3, #32
 8011a24:	d006      	beq.n	8011a34 <create_name+0x1bc>
 8011a26:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a28:	2b2e      	cmp	r3, #46	@ 0x2e
 8011a2a:	d10a      	bne.n	8011a42 <create_name+0x1ca>
 8011a2c:	69ba      	ldr	r2, [r7, #24]
 8011a2e:	697b      	ldr	r3, [r7, #20]
 8011a30:	429a      	cmp	r2, r3
 8011a32:	d006      	beq.n	8011a42 <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8011a34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011a38:	f043 0303 	orr.w	r3, r3, #3
 8011a3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011a40:	e07d      	b.n	8011b3e <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8011a42:	6a3a      	ldr	r2, [r7, #32]
 8011a44:	69fb      	ldr	r3, [r7, #28]
 8011a46:	429a      	cmp	r2, r3
 8011a48:	d203      	bcs.n	8011a52 <create_name+0x1da>
 8011a4a:	69ba      	ldr	r2, [r7, #24]
 8011a4c:	697b      	ldr	r3, [r7, #20]
 8011a4e:	429a      	cmp	r2, r3
 8011a50:	d123      	bne.n	8011a9a <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8011a52:	69fb      	ldr	r3, [r7, #28]
 8011a54:	2b0b      	cmp	r3, #11
 8011a56:	d106      	bne.n	8011a66 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8011a58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011a5c:	f043 0303 	orr.w	r3, r3, #3
 8011a60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011a64:	e075      	b.n	8011b52 <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8011a66:	69ba      	ldr	r2, [r7, #24]
 8011a68:	697b      	ldr	r3, [r7, #20]
 8011a6a:	429a      	cmp	r2, r3
 8011a6c:	d005      	beq.n	8011a7a <create_name+0x202>
 8011a6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011a72:	f043 0303 	orr.w	r3, r3, #3
 8011a76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8011a7a:	69ba      	ldr	r2, [r7, #24]
 8011a7c:	697b      	ldr	r3, [r7, #20]
 8011a7e:	429a      	cmp	r2, r3
 8011a80:	d866      	bhi.n	8011b50 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8011a82:	697b      	ldr	r3, [r7, #20]
 8011a84:	61bb      	str	r3, [r7, #24]
 8011a86:	2308      	movs	r3, #8
 8011a88:	623b      	str	r3, [r7, #32]
 8011a8a:	230b      	movs	r3, #11
 8011a8c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8011a8e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011a92:	009b      	lsls	r3, r3, #2
 8011a94:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8011a98:	e051      	b.n	8011b3e <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8011a9a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011a9c:	2b7f      	cmp	r3, #127	@ 0x7f
 8011a9e:	d914      	bls.n	8011aca <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8011aa0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011aa2:	2100      	movs	r1, #0
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	f002 fa47 	bl	8013f38 <ff_convert>
 8011aaa:	4603      	mov	r3, r0
 8011aac:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8011aae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d004      	beq.n	8011abe <create_name+0x246>
 8011ab4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011ab6:	3b80      	subs	r3, #128	@ 0x80
 8011ab8:	4a23      	ldr	r2, [pc, #140]	@ (8011b48 <create_name+0x2d0>)
 8011aba:	5cd3      	ldrb	r3, [r2, r3]
 8011abc:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8011abe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011ac2:	f043 0302 	orr.w	r3, r3, #2
 8011ac6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8011aca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d007      	beq.n	8011ae0 <create_name+0x268>
 8011ad0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011ad2:	4619      	mov	r1, r3
 8011ad4:	481d      	ldr	r0, [pc, #116]	@ (8011b4c <create_name+0x2d4>)
 8011ad6:	f7fd fd3e 	bl	800f556 <chk_chr>
 8011ada:	4603      	mov	r3, r0
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d008      	beq.n	8011af2 <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8011ae0:	235f      	movs	r3, #95	@ 0x5f
 8011ae2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8011ae4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011ae8:	f043 0303 	orr.w	r3, r3, #3
 8011aec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8011af0:	e01b      	b.n	8011b2a <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8011af2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011af4:	2b40      	cmp	r3, #64	@ 0x40
 8011af6:	d909      	bls.n	8011b0c <create_name+0x294>
 8011af8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011afa:	2b5a      	cmp	r3, #90	@ 0x5a
 8011afc:	d806      	bhi.n	8011b0c <create_name+0x294>
					b |= 2;
 8011afe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011b02:	f043 0302 	orr.w	r3, r3, #2
 8011b06:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8011b0a:	e00e      	b.n	8011b2a <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8011b0c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011b0e:	2b60      	cmp	r3, #96	@ 0x60
 8011b10:	d90b      	bls.n	8011b2a <create_name+0x2b2>
 8011b12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011b14:	2b7a      	cmp	r3, #122	@ 0x7a
 8011b16:	d808      	bhi.n	8011b2a <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8011b18:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011b1c:	f043 0301 	orr.w	r3, r3, #1
 8011b20:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8011b24:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011b26:	3b20      	subs	r3, #32
 8011b28:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8011b2a:	6a3b      	ldr	r3, [r7, #32]
 8011b2c:	1c5a      	adds	r2, r3, #1
 8011b2e:	623a      	str	r2, [r7, #32]
 8011b30:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011b32:	b2d1      	uxtb	r1, r2
 8011b34:	687a      	ldr	r2, [r7, #4]
 8011b36:	4413      	add	r3, r2
 8011b38:	460a      	mov	r2, r1
 8011b3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		w = lfn[si++];					/* Get an LFN character */
 8011b3e:	e763      	b.n	8011a08 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8011b40:	bf00      	nop
 8011b42:	e006      	b.n	8011b52 <create_name+0x2da>
 8011b44:	0801a65c 	.word	0x0801a65c
 8011b48:	0801a7f4 	.word	0x0801a7f4
 8011b4c:	0801a668 	.word	0x0801a668
			if (si > di) break;			/* No extension */
 8011b50:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011b58:	2be5      	cmp	r3, #229	@ 0xe5
 8011b5a:	d103      	bne.n	8011b64 <create_name+0x2ec>
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	2205      	movs	r2, #5
 8011b60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	if (ni == 8) b <<= 2;
 8011b64:	69fb      	ldr	r3, [r7, #28]
 8011b66:	2b08      	cmp	r3, #8
 8011b68:	d104      	bne.n	8011b74 <create_name+0x2fc>
 8011b6a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011b6e:	009b      	lsls	r3, r3, #2
 8011b70:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8011b74:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011b78:	f003 030c 	and.w	r3, r3, #12
 8011b7c:	2b0c      	cmp	r3, #12
 8011b7e:	d005      	beq.n	8011b8c <create_name+0x314>
 8011b80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011b84:	f003 0303 	and.w	r3, r3, #3
 8011b88:	2b03      	cmp	r3, #3
 8011b8a:	d105      	bne.n	8011b98 <create_name+0x320>
 8011b8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011b90:	f043 0302 	orr.w	r3, r3, #2
 8011b94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8011b98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011b9c:	f003 0302 	and.w	r3, r3, #2
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d117      	bne.n	8011bd4 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8011ba4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011ba8:	f003 0303 	and.w	r3, r3, #3
 8011bac:	2b01      	cmp	r3, #1
 8011bae:	d105      	bne.n	8011bbc <create_name+0x344>
 8011bb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011bb4:	f043 0310 	orr.w	r3, r3, #16
 8011bb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8011bbc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011bc0:	f003 030c 	and.w	r3, r3, #12
 8011bc4:	2b04      	cmp	r3, #4
 8011bc6:	d105      	bne.n	8011bd4 <create_name+0x35c>
 8011bc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011bcc:	f043 0308 	orr.w	r3, r3, #8
 8011bd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8011bda:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b

	return FR_OK;
 8011bde:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8011be0:	4618      	mov	r0, r3
 8011be2:	3728      	adds	r7, #40	@ 0x28
 8011be4:	46bd      	mov	sp, r7
 8011be6:	bd80      	pop	{r7, pc}

08011be8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8011be8:	b580      	push	{r7, lr}
 8011bea:	b086      	sub	sp, #24
 8011bec:	af00      	add	r7, sp, #0
 8011bee:	6078      	str	r0, [r7, #4]
 8011bf0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8011bf6:	693b      	ldr	r3, [r7, #16]
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8011bfc:	e002      	b.n	8011c04 <follow_path+0x1c>
 8011bfe:	683b      	ldr	r3, [r7, #0]
 8011c00:	3301      	adds	r3, #1
 8011c02:	603b      	str	r3, [r7, #0]
 8011c04:	683b      	ldr	r3, [r7, #0]
 8011c06:	781b      	ldrb	r3, [r3, #0]
 8011c08:	2b2f      	cmp	r3, #47	@ 0x2f
 8011c0a:	d0f8      	beq.n	8011bfe <follow_path+0x16>
 8011c0c:	683b      	ldr	r3, [r7, #0]
 8011c0e:	781b      	ldrb	r3, [r3, #0]
 8011c10:	2b5c      	cmp	r3, #92	@ 0x5c
 8011c12:	d0f4      	beq.n	8011bfe <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8011c14:	693b      	ldr	r3, [r7, #16]
 8011c16:	2200      	movs	r2, #0
 8011c18:	609a      	str	r2, [r3, #8]
	}
#if _FS_EXFAT
	obj->n_frag = 0;	/* Invalidate last fragment counter of the object */
 8011c1a:	693b      	ldr	r3, [r7, #16]
 8011c1c:	2200      	movs	r2, #0
 8011c1e:	61da      	str	r2, [r3, #28]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8011c20:	683b      	ldr	r3, [r7, #0]
 8011c22:	781b      	ldrb	r3, [r3, #0]
 8011c24:	2b1f      	cmp	r3, #31
 8011c26:	d80a      	bhi.n	8011c3e <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	2280      	movs	r2, #128	@ 0x80
 8011c2c:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		res = dir_sdi(dp, 0);
 8011c30:	2100      	movs	r1, #0
 8011c32:	6878      	ldr	r0, [r7, #4]
 8011c34:	f7fe fc8f 	bl	8010556 <dir_sdi>
 8011c38:	4603      	mov	r3, r0
 8011c3a:	75fb      	strb	r3, [r7, #23]
 8011c3c:	e078      	b.n	8011d30 <follow_path+0x148>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8011c3e:	463b      	mov	r3, r7
 8011c40:	4619      	mov	r1, r3
 8011c42:	6878      	ldr	r0, [r7, #4]
 8011c44:	f7ff fe18 	bl	8011878 <create_name>
 8011c48:	4603      	mov	r3, r0
 8011c4a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8011c4c:	7dfb      	ldrb	r3, [r7, #23]
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d169      	bne.n	8011d26 <follow_path+0x13e>
			res = dir_find(dp);				/* Find an object with the segment name */
 8011c52:	6878      	ldr	r0, [r7, #4]
 8011c54:	f7ff fb3f 	bl	80112d6 <dir_find>
 8011c58:	4603      	mov	r3, r0
 8011c5a:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8011c5c:	687b      	ldr	r3, [r7, #4]
 8011c5e:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 8011c62:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8011c64:	7dfb      	ldrb	r3, [r7, #23]
 8011c66:	2b00      	cmp	r3, #0
 8011c68:	d00a      	beq.n	8011c80 <follow_path+0x98>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8011c6a:	7dfb      	ldrb	r3, [r7, #23]
 8011c6c:	2b04      	cmp	r3, #4
 8011c6e:	d15c      	bne.n	8011d2a <follow_path+0x142>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8011c70:	7afb      	ldrb	r3, [r7, #11]
 8011c72:	f003 0304 	and.w	r3, r3, #4
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d157      	bne.n	8011d2a <follow_path+0x142>
 8011c7a:	2305      	movs	r3, #5
 8011c7c:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8011c7e:	e054      	b.n	8011d2a <follow_path+0x142>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011c80:	7afb      	ldrb	r3, [r7, #11]
 8011c82:	f003 0304 	and.w	r3, r3, #4
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d151      	bne.n	8011d2e <follow_path+0x146>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8011c8a:	693b      	ldr	r3, [r7, #16]
 8011c8c:	799b      	ldrb	r3, [r3, #6]
 8011c8e:	f003 0310 	and.w	r3, r3, #16
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d102      	bne.n	8011c9c <follow_path+0xb4>
				res = FR_NO_PATH; break;
 8011c96:	2305      	movs	r3, #5
 8011c98:	75fb      	strb	r3, [r7, #23]
 8011c9a:	e049      	b.n	8011d30 <follow_path+0x148>
			}
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {		/* Save containing directory information for next dir */
 8011c9c:	68fb      	ldr	r3, [r7, #12]
 8011c9e:	781b      	ldrb	r3, [r3, #0]
 8011ca0:	2b04      	cmp	r3, #4
 8011ca2:	d130      	bne.n	8011d06 <follow_path+0x11e>
				obj->c_scl = obj->sclust;
 8011ca4:	693b      	ldr	r3, [r7, #16]
 8011ca6:	689a      	ldr	r2, [r3, #8]
 8011ca8:	693b      	ldr	r3, [r7, #16]
 8011caa:	621a      	str	r2, [r3, #32]
				obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 8011cac:	693b      	ldr	r3, [r7, #16]
 8011cae:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8011cb2:	4613      	mov	r3, r2
 8011cb4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8011cb8:	693a      	ldr	r2, [r7, #16]
 8011cba:	79d2      	ldrb	r2, [r2, #7]
 8011cbc:	431a      	orrs	r2, r3
 8011cbe:	693b      	ldr	r3, [r7, #16]
 8011cc0:	625a      	str	r2, [r3, #36]	@ 0x24
				obj->c_ofs = dp->blk_ofs;
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011cc6:	693b      	ldr	r3, [r7, #16]
 8011cc8:	629a      	str	r2, [r3, #40]	@ 0x28
				obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Open next directory */
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	691b      	ldr	r3, [r3, #16]
 8011cce:	3334      	adds	r3, #52	@ 0x34
 8011cd0:	4618      	mov	r0, r3
 8011cd2:	f7fd fa10 	bl	800f0f6 <ld_dword>
 8011cd6:	4602      	mov	r2, r0
 8011cd8:	693b      	ldr	r3, [r7, #16]
 8011cda:	609a      	str	r2, [r3, #8]
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 8011cdc:	68fb      	ldr	r3, [r7, #12]
 8011cde:	691b      	ldr	r3, [r3, #16]
 8011ce0:	3321      	adds	r3, #33	@ 0x21
 8011ce2:	781b      	ldrb	r3, [r3, #0]
 8011ce4:	f003 0302 	and.w	r3, r3, #2
 8011ce8:	b2da      	uxtb	r2, r3
 8011cea:	693b      	ldr	r3, [r7, #16]
 8011cec:	71da      	strb	r2, [r3, #7]
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 8011cee:	68fb      	ldr	r3, [r7, #12]
 8011cf0:	691b      	ldr	r3, [r3, #16]
 8011cf2:	3338      	adds	r3, #56	@ 0x38
 8011cf4:	4618      	mov	r0, r3
 8011cf6:	f7fd fa21 	bl	800f13c <ld_qword>
 8011cfa:	4602      	mov	r2, r0
 8011cfc:	460b      	mov	r3, r1
 8011cfe:	6939      	ldr	r1, [r7, #16]
 8011d00:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8011d04:	e79b      	b.n	8011c3e <follow_path+0x56>
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8011d06:	68fb      	ldr	r3, [r7, #12]
 8011d08:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011d10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011d14:	4413      	add	r3, r2
 8011d16:	4619      	mov	r1, r3
 8011d18:	68f8      	ldr	r0, [r7, #12]
 8011d1a:	f7fe fdd3 	bl	80108c4 <ld_clust>
 8011d1e:	4602      	mov	r2, r0
 8011d20:	693b      	ldr	r3, [r7, #16]
 8011d22:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8011d24:	e78b      	b.n	8011c3e <follow_path+0x56>
			if (res != FR_OK) break;
 8011d26:	bf00      	nop
 8011d28:	e002      	b.n	8011d30 <follow_path+0x148>
				break;
 8011d2a:	bf00      	nop
 8011d2c:	e000      	b.n	8011d30 <follow_path+0x148>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8011d2e:	bf00      	nop
			}
		}
	}

	return res;
 8011d30:	7dfb      	ldrb	r3, [r7, #23]
}
 8011d32:	4618      	mov	r0, r3
 8011d34:	3718      	adds	r7, #24
 8011d36:	46bd      	mov	sp, r7
 8011d38:	bd80      	pop	{r7, pc}

08011d3a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8011d3a:	b480      	push	{r7}
 8011d3c:	b087      	sub	sp, #28
 8011d3e:	af00      	add	r7, sp, #0
 8011d40:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8011d42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011d46:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	681b      	ldr	r3, [r3, #0]
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d031      	beq.n	8011db4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	681b      	ldr	r3, [r3, #0]
 8011d54:	617b      	str	r3, [r7, #20]
 8011d56:	e002      	b.n	8011d5e <get_ldnumber+0x24>
 8011d58:	697b      	ldr	r3, [r7, #20]
 8011d5a:	3301      	adds	r3, #1
 8011d5c:	617b      	str	r3, [r7, #20]
 8011d5e:	697b      	ldr	r3, [r7, #20]
 8011d60:	781b      	ldrb	r3, [r3, #0]
 8011d62:	2b1f      	cmp	r3, #31
 8011d64:	d903      	bls.n	8011d6e <get_ldnumber+0x34>
 8011d66:	697b      	ldr	r3, [r7, #20]
 8011d68:	781b      	ldrb	r3, [r3, #0]
 8011d6a:	2b3a      	cmp	r3, #58	@ 0x3a
 8011d6c:	d1f4      	bne.n	8011d58 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8011d6e:	697b      	ldr	r3, [r7, #20]
 8011d70:	781b      	ldrb	r3, [r3, #0]
 8011d72:	2b3a      	cmp	r3, #58	@ 0x3a
 8011d74:	d11c      	bne.n	8011db0 <get_ldnumber+0x76>
			tp = *path;
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	681b      	ldr	r3, [r3, #0]
 8011d7a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	1c5a      	adds	r2, r3, #1
 8011d80:	60fa      	str	r2, [r7, #12]
 8011d82:	781b      	ldrb	r3, [r3, #0]
 8011d84:	3b30      	subs	r3, #48	@ 0x30
 8011d86:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8011d88:	68bb      	ldr	r3, [r7, #8]
 8011d8a:	2b09      	cmp	r3, #9
 8011d8c:	d80e      	bhi.n	8011dac <get_ldnumber+0x72>
 8011d8e:	68fa      	ldr	r2, [r7, #12]
 8011d90:	697b      	ldr	r3, [r7, #20]
 8011d92:	429a      	cmp	r2, r3
 8011d94:	d10a      	bne.n	8011dac <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8011d96:	68bb      	ldr	r3, [r7, #8]
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d107      	bne.n	8011dac <get_ldnumber+0x72>
					vol = (int)i;
 8011d9c:	68bb      	ldr	r3, [r7, #8]
 8011d9e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8011da0:	697b      	ldr	r3, [r7, #20]
 8011da2:	3301      	adds	r3, #1
 8011da4:	617b      	str	r3, [r7, #20]
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	697a      	ldr	r2, [r7, #20]
 8011daa:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8011dac:	693b      	ldr	r3, [r7, #16]
 8011dae:	e002      	b.n	8011db6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8011db0:	2300      	movs	r3, #0
 8011db2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8011db4:	693b      	ldr	r3, [r7, #16]
}
 8011db6:	4618      	mov	r0, r3
 8011db8:	371c      	adds	r7, #28
 8011dba:	46bd      	mov	sp, r7
 8011dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011dc0:	4770      	bx	lr
	...

08011dc4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8011dc4:	b580      	push	{r7, lr}
 8011dc6:	b082      	sub	sp, #8
 8011dc8:	af00      	add	r7, sp, #0
 8011dca:	6078      	str	r0, [r7, #4]
 8011dcc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	2200      	movs	r2, #0
 8011dd2:	70da      	strb	r2, [r3, #3]
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011dda:	639a      	str	r2, [r3, #56]	@ 0x38
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8011ddc:	6839      	ldr	r1, [r7, #0]
 8011dde:	6878      	ldr	r0, [r7, #4]
 8011de0:	f7fd fdb6 	bl	800f950 <move_window>
 8011de4:	4603      	mov	r3, r0
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d001      	beq.n	8011dee <check_fs+0x2a>
 8011dea:	2304      	movs	r3, #4
 8011dec:	e044      	b.n	8011e78 <check_fs+0xb4>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	333c      	adds	r3, #60	@ 0x3c
 8011df2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8011df6:	4618      	mov	r0, r3
 8011df8:	f7fd f964 	bl	800f0c4 <ld_word>
 8011dfc:	4603      	mov	r3, r0
 8011dfe:	461a      	mov	r2, r3
 8011e00:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8011e04:	429a      	cmp	r2, r3
 8011e06:	d001      	beq.n	8011e0c <check_fs+0x48>
 8011e08:	2303      	movs	r3, #3
 8011e0a:	e035      	b.n	8011e78 <check_fs+0xb4>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011e12:	2be9      	cmp	r3, #233	@ 0xe9
 8011e14:	d009      	beq.n	8011e2a <check_fs+0x66>
 8011e16:	687b      	ldr	r3, [r7, #4]
 8011e18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011e1c:	2beb      	cmp	r3, #235	@ 0xeb
 8011e1e:	d11e      	bne.n	8011e5e <check_fs+0x9a>
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011e26:	2b90      	cmp	r3, #144	@ 0x90
 8011e28:	d119      	bne.n	8011e5e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8011e2a:	687b      	ldr	r3, [r7, #4]
 8011e2c:	333c      	adds	r3, #60	@ 0x3c
 8011e2e:	3336      	adds	r3, #54	@ 0x36
 8011e30:	4618      	mov	r0, r3
 8011e32:	f7fd f960 	bl	800f0f6 <ld_dword>
 8011e36:	4603      	mov	r3, r0
 8011e38:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8011e3c:	4a10      	ldr	r2, [pc, #64]	@ (8011e80 <check_fs+0xbc>)
 8011e3e:	4293      	cmp	r3, r2
 8011e40:	d101      	bne.n	8011e46 <check_fs+0x82>
 8011e42:	2300      	movs	r3, #0
 8011e44:	e018      	b.n	8011e78 <check_fs+0xb4>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8011e46:	687b      	ldr	r3, [r7, #4]
 8011e48:	333c      	adds	r3, #60	@ 0x3c
 8011e4a:	3352      	adds	r3, #82	@ 0x52
 8011e4c:	4618      	mov	r0, r3
 8011e4e:	f7fd f952 	bl	800f0f6 <ld_dword>
 8011e52:	4603      	mov	r3, r0
 8011e54:	4a0b      	ldr	r2, [pc, #44]	@ (8011e84 <check_fs+0xc0>)
 8011e56:	4293      	cmp	r3, r2
 8011e58:	d101      	bne.n	8011e5e <check_fs+0x9a>
 8011e5a:	2300      	movs	r3, #0
 8011e5c:	e00c      	b.n	8011e78 <check_fs+0xb4>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	333c      	adds	r3, #60	@ 0x3c
 8011e62:	220b      	movs	r2, #11
 8011e64:	4908      	ldr	r1, [pc, #32]	@ (8011e88 <check_fs+0xc4>)
 8011e66:	4618      	mov	r0, r3
 8011e68:	f7fd fb4e 	bl	800f508 <mem_cmp>
 8011e6c:	4603      	mov	r3, r0
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	d101      	bne.n	8011e76 <check_fs+0xb2>
 8011e72:	2301      	movs	r3, #1
 8011e74:	e000      	b.n	8011e78 <check_fs+0xb4>
#endif
	return 2;
 8011e76:	2302      	movs	r3, #2
}
 8011e78:	4618      	mov	r0, r3
 8011e7a:	3708      	adds	r7, #8
 8011e7c:	46bd      	mov	sp, r7
 8011e7e:	bd80      	pop	{r7, pc}
 8011e80:	00544146 	.word	0x00544146
 8011e84:	33544146 	.word	0x33544146
 8011e88:	0801a670 	.word	0x0801a670

08011e8c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8011e8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011e90:	b09c      	sub	sp, #112	@ 0x70
 8011e92:	af00      	add	r7, sp, #0
 8011e94:	61f8      	str	r0, [r7, #28]
 8011e96:	61b9      	str	r1, [r7, #24]
 8011e98:	4613      	mov	r3, r2
 8011e9a:	75fb      	strb	r3, [r7, #23]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8011e9c:	69bb      	ldr	r3, [r7, #24]
 8011e9e:	2200      	movs	r2, #0
 8011ea0:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8011ea2:	69f8      	ldr	r0, [r7, #28]
 8011ea4:	f7ff ff49 	bl	8011d3a <get_ldnumber>
 8011ea8:	6578      	str	r0, [r7, #84]	@ 0x54
	if (vol < 0) return FR_INVALID_DRIVE;
 8011eaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	da01      	bge.n	8011eb4 <find_volume+0x28>
 8011eb0:	230b      	movs	r3, #11
 8011eb2:	e339      	b.n	8012528 <find_volume+0x69c>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8011eb4:	4a9d      	ldr	r2, [pc, #628]	@ (801212c <find_volume+0x2a0>)
 8011eb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011eb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011ebc:	653b      	str	r3, [r7, #80]	@ 0x50
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8011ebe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d101      	bne.n	8011ec8 <find_volume+0x3c>
 8011ec4:	230c      	movs	r3, #12
 8011ec6:	e32f      	b.n	8012528 <find_volume+0x69c>

	ENTER_FF(fs);						/* Lock the volume */
 8011ec8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8011eca:	f7fd fb5f 	bl	800f58c <lock_fs>
 8011ece:	4603      	mov	r3, r0
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	d101      	bne.n	8011ed8 <find_volume+0x4c>
 8011ed4:	230f      	movs	r3, #15
 8011ed6:	e327      	b.n	8012528 <find_volume+0x69c>
	*rfs = fs;							/* Return pointer to the file system object */
 8011ed8:	69bb      	ldr	r3, [r7, #24]
 8011eda:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011edc:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8011ede:	7dfb      	ldrb	r3, [r7, #23]
 8011ee0:	f023 0301 	bic.w	r3, r3, #1
 8011ee4:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8011ee6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011ee8:	781b      	ldrb	r3, [r3, #0]
 8011eea:	2b00      	cmp	r3, #0
 8011eec:	d01a      	beq.n	8011f24 <find_volume+0x98>
		stat = disk_status(fs->drv);
 8011eee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011ef0:	785b      	ldrb	r3, [r3, #1]
 8011ef2:	4618      	mov	r0, r3
 8011ef4:	f7fd f846 	bl	800ef84 <disk_status>
 8011ef8:	4603      	mov	r3, r0
 8011efa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8011efe:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011f02:	f003 0301 	and.w	r3, r3, #1
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d10c      	bne.n	8011f24 <find_volume+0x98>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8011f0a:	7dfb      	ldrb	r3, [r7, #23]
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d007      	beq.n	8011f20 <find_volume+0x94>
 8011f10:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011f14:	f003 0304 	and.w	r3, r3, #4
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	d001      	beq.n	8011f20 <find_volume+0x94>
				return FR_WRITE_PROTECTED;
 8011f1c:	230a      	movs	r3, #10
 8011f1e:	e303      	b.n	8012528 <find_volume+0x69c>
			}
			return FR_OK;				/* The file system object is valid */
 8011f20:	2300      	movs	r3, #0
 8011f22:	e301      	b.n	8012528 <find_volume+0x69c>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8011f24:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f26:	2200      	movs	r2, #0
 8011f28:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8011f2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011f2c:	b2da      	uxtb	r2, r3
 8011f2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f30:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8011f32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f34:	785b      	ldrb	r3, [r3, #1]
 8011f36:	4618      	mov	r0, r3
 8011f38:	f7fd f83e 	bl	800efb8 <disk_initialize>
 8011f3c:	4603      	mov	r3, r0
 8011f3e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8011f42:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011f46:	f003 0301 	and.w	r3, r3, #1
 8011f4a:	2b00      	cmp	r3, #0
 8011f4c:	d001      	beq.n	8011f52 <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8011f4e:	2303      	movs	r3, #3
 8011f50:	e2ea      	b.n	8012528 <find_volume+0x69c>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8011f52:	7dfb      	ldrb	r3, [r7, #23]
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d007      	beq.n	8011f68 <find_volume+0xdc>
 8011f58:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011f5c:	f003 0304 	and.w	r3, r3, #4
 8011f60:	2b00      	cmp	r3, #0
 8011f62:	d001      	beq.n	8011f68 <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 8011f64:	230a      	movs	r3, #10
 8011f66:	e2df      	b.n	8012528 <find_volume+0x69c>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8011f68:	2300      	movs	r3, #0
 8011f6a:	66bb      	str	r3, [r7, #104]	@ 0x68
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8011f6c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011f6e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8011f70:	f7ff ff28 	bl	8011dc4 <check_fs>
 8011f74:	4603      	mov	r3, r0
 8011f76:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8011f7a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8011f7e:	2b02      	cmp	r3, #2
 8011f80:	d14d      	bne.n	801201e <find_volume+0x192>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011f82:	2300      	movs	r3, #0
 8011f84:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011f86:	e020      	b.n	8011fca <find_volume+0x13e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8011f88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f8a:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8011f8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011f90:	011b      	lsls	r3, r3, #4
 8011f92:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8011f96:	4413      	add	r3, r2
 8011f98:	64bb      	str	r3, [r7, #72]	@ 0x48
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8011f9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011f9c:	3304      	adds	r3, #4
 8011f9e:	781b      	ldrb	r3, [r3, #0]
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	d006      	beq.n	8011fb2 <find_volume+0x126>
 8011fa4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011fa6:	3308      	adds	r3, #8
 8011fa8:	4618      	mov	r0, r3
 8011faa:	f7fd f8a4 	bl	800f0f6 <ld_dword>
 8011fae:	4602      	mov	r2, r0
 8011fb0:	e000      	b.n	8011fb4 <find_volume+0x128>
 8011fb2:	2200      	movs	r2, #0
 8011fb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011fb6:	009b      	lsls	r3, r3, #2
 8011fb8:	3360      	adds	r3, #96	@ 0x60
 8011fba:	f107 0110 	add.w	r1, r7, #16
 8011fbe:	440b      	add	r3, r1
 8011fc0:	f843 2c50 	str.w	r2, [r3, #-80]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8011fc4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011fc6:	3301      	adds	r3, #1
 8011fc8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011fca:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011fcc:	2b03      	cmp	r3, #3
 8011fce:	d9db      	bls.n	8011f88 <find_volume+0xfc>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8011fd0:	2300      	movs	r3, #0
 8011fd2:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (i) i--;
 8011fd4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d002      	beq.n	8011fe0 <find_volume+0x154>
 8011fda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011fdc:	3b01      	subs	r3, #1
 8011fde:	65bb      	str	r3, [r7, #88]	@ 0x58
		do {							/* Find an FAT volume */
			bsect = br[i];
 8011fe0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011fe2:	009b      	lsls	r3, r3, #2
 8011fe4:	3360      	adds	r3, #96	@ 0x60
 8011fe6:	f107 0210 	add.w	r2, r7, #16
 8011fea:	4413      	add	r3, r2
 8011fec:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8011ff0:	66bb      	str	r3, [r7, #104]	@ 0x68
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8011ff2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d005      	beq.n	8012004 <find_volume+0x178>
 8011ff8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011ffa:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8011ffc:	f7ff fee2 	bl	8011dc4 <check_fs>
 8012000:	4603      	mov	r3, r0
 8012002:	e000      	b.n	8012006 <find_volume+0x17a>
 8012004:	2303      	movs	r3, #3
 8012006:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 801200a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801200e:	2b01      	cmp	r3, #1
 8012010:	d905      	bls.n	801201e <find_volume+0x192>
 8012012:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012014:	3301      	adds	r3, #1
 8012016:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012018:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801201a:	2b03      	cmp	r3, #3
 801201c:	d9e0      	bls.n	8011fe0 <find_volume+0x154>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 801201e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8012022:	2b04      	cmp	r3, #4
 8012024:	d101      	bne.n	801202a <find_volume+0x19e>
 8012026:	2301      	movs	r3, #1
 8012028:	e27e      	b.n	8012528 <find_volume+0x69c>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 801202a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801202e:	2b01      	cmp	r3, #1
 8012030:	d901      	bls.n	8012036 <find_volume+0x1aa>
 8012032:	230d      	movs	r3, #13
 8012034:	e278      	b.n	8012528 <find_volume+0x69c>

	/* An FAT volume is found (bsect). Following code initializes the file system object */

#if _FS_EXFAT
	if (fmt == 1) {
 8012036:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801203a:	2b01      	cmp	r3, #1
 801203c:	f040 80fa 	bne.w	8012234 <find_volume+0x3a8>
		QWORD maxlba;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 8012040:	230b      	movs	r3, #11
 8012042:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012044:	e002      	b.n	801204c <find_volume+0x1c0>
 8012046:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012048:	3301      	adds	r3, #1
 801204a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801204c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801204e:	2b3f      	cmp	r3, #63	@ 0x3f
 8012050:	d806      	bhi.n	8012060 <find_volume+0x1d4>
 8012052:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012054:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012056:	4413      	add	r3, r2
 8012058:	333c      	adds	r3, #60	@ 0x3c
 801205a:	781b      	ldrb	r3, [r3, #0]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d0f2      	beq.n	8012046 <find_volume+0x1ba>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 8012060:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012062:	2b3f      	cmp	r3, #63	@ 0x3f
 8012064:	d801      	bhi.n	801206a <find_volume+0x1de>
 8012066:	230d      	movs	r3, #13
 8012068:	e25e      	b.n	8012528 <find_volume+0x69c>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT revision (Must be 1.0) */
 801206a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801206c:	333c      	adds	r3, #60	@ 0x3c
 801206e:	3368      	adds	r3, #104	@ 0x68
 8012070:	4618      	mov	r0, r3
 8012072:	f7fd f827 	bl	800f0c4 <ld_word>
 8012076:	4603      	mov	r3, r0
 8012078:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801207c:	d001      	beq.n	8012082 <find_volume+0x1f6>
 801207e:	230d      	movs	r3, #13
 8012080:	e252      	b.n	8012528 <find_volume+0x69c>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 8012082:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012084:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8012088:	2b09      	cmp	r3, #9
 801208a:	d001      	beq.n	8012090 <find_volume+0x204>
			return FR_NO_FILESYSTEM;
 801208c:	230d      	movs	r3, #13
 801208e:	e24b      	b.n	8012528 <find_volume+0x69c>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA + 1 of the volume */
 8012090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012092:	333c      	adds	r3, #60	@ 0x3c
 8012094:	3348      	adds	r3, #72	@ 0x48
 8012096:	4618      	mov	r0, r3
 8012098:	f7fd f850 	bl	800f13c <ld_qword>
 801209c:	4602      	mov	r2, r0
 801209e:	460b      	mov	r3, r1
 80120a0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80120a2:	2000      	movs	r0, #0
 80120a4:	60b9      	str	r1, [r7, #8]
 80120a6:	60f8      	str	r0, [r7, #12]
 80120a8:	68b9      	ldr	r1, [r7, #8]
 80120aa:	1851      	adds	r1, r2, r1
 80120ac:	6039      	str	r1, [r7, #0]
 80120ae:	68f9      	ldr	r1, [r7, #12]
 80120b0:	eb43 0101 	adc.w	r1, r3, r1
 80120b4:	6079      	str	r1, [r7, #4]
 80120b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80120ba:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
		if (maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be handled in 32-bit LBA) */
 80120be:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80120c2:	2b01      	cmp	r3, #1
 80120c4:	d301      	bcc.n	80120ca <find_volume+0x23e>
 80120c6:	230d      	movs	r3, #13
 80120c8:	e22e      	b.n	8012528 <find_volume+0x69c>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 80120ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120cc:	333c      	adds	r3, #60	@ 0x3c
 80120ce:	3354      	adds	r3, #84	@ 0x54
 80120d0:	4618      	mov	r0, r3
 80120d2:	f7fd f810 	bl	800f0f6 <ld_dword>
 80120d6:	4602      	mov	r2, r0
 80120d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120da:	625a      	str	r2, [r3, #36]	@ 0x24

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 80120dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120de:	f893 20aa 	ldrb.w	r2, [r3, #170]	@ 0xaa
 80120e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120e4:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 80120e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120e8:	789b      	ldrb	r3, [r3, #2]
 80120ea:	2b01      	cmp	r3, #1
 80120ec:	d001      	beq.n	80120f2 <find_volume+0x266>
 80120ee:	230d      	movs	r3, #13
 80120f0:	e21a      	b.n	8012528 <find_volume+0x69c>

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 80120f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80120f4:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 80120f8:	461a      	mov	r2, r3
 80120fa:	2301      	movs	r3, #1
 80120fc:	4093      	lsls	r3, r2
 80120fe:	b29a      	uxth	r2, r3
 8012100:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012102:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768) */
 8012104:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012106:	895b      	ldrh	r3, [r3, #10]
 8012108:	2b00      	cmp	r3, #0
 801210a:	d101      	bne.n	8012110 <find_volume+0x284>
 801210c:	230d      	movs	r3, #13
 801210e:	e20b      	b.n	8012528 <find_volume+0x69c>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 8012110:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012112:	333c      	adds	r3, #60	@ 0x3c
 8012114:	335c      	adds	r3, #92	@ 0x5c
 8012116:	4618      	mov	r0, r3
 8012118:	f7fc ffed 	bl	800f0f6 <ld_dword>
 801211c:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 801211e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012120:	4a03      	ldr	r2, [pc, #12]	@ (8012130 <find_volume+0x2a4>)
 8012122:	4293      	cmp	r3, r2
 8012124:	d906      	bls.n	8012134 <find_volume+0x2a8>
 8012126:	230d      	movs	r3, #13
 8012128:	e1fe      	b.n	8012528 <find_volume+0x69c>
 801212a:	bf00      	nop
 801212c:	20002960 	.word	0x20002960
 8012130:	7ffffffd 	.word	0x7ffffffd
		fs->n_fatent = nclst + 2;
 8012134:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012136:	1c9a      	adds	r2, r3, #2
 8012138:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801213a:	621a      	str	r2, [r3, #32]

		/* Boundaries and Limits */
		fs->volbase = bsect;
 801213c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801213e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012140:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 8012142:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012144:	333c      	adds	r3, #60	@ 0x3c
 8012146:	3358      	adds	r3, #88	@ 0x58
 8012148:	4618      	mov	r0, r3
 801214a:	f7fc ffd4 	bl	800f0f6 <ld_dword>
 801214e:	4602      	mov	r2, r0
 8012150:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012152:	441a      	add	r2, r3
 8012154:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012156:	635a      	str	r2, [r3, #52]	@ 0x34
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 8012158:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801215a:	333c      	adds	r3, #60	@ 0x3c
 801215c:	3350      	adds	r3, #80	@ 0x50
 801215e:	4618      	mov	r0, r3
 8012160:	f7fc ffc9 	bl	800f0f6 <ld_dword>
 8012164:	4602      	mov	r2, r0
 8012166:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012168:	441a      	add	r2, r3
 801216a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801216c:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 801216e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012172:	2200      	movs	r2, #0
 8012174:	469a      	mov	sl, r3
 8012176:	4693      	mov	fp, r2
 8012178:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801217a:	895b      	ldrh	r3, [r3, #10]
 801217c:	461a      	mov	r2, r3
 801217e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012180:	fb02 f303 	mul.w	r3, r2, r3
 8012184:	2200      	movs	r2, #0
 8012186:	4698      	mov	r8, r3
 8012188:	4691      	mov	r9, r2
 801218a:	eb1a 0408 	adds.w	r4, sl, r8
 801218e:	eb4b 0509 	adc.w	r5, fp, r9
 8012192:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8012196:	42a2      	cmp	r2, r4
 8012198:	41ab      	sbcs	r3, r5
 801219a:	d201      	bcs.n	80121a0 <find_volume+0x314>
 801219c:	230d      	movs	r3, #13
 801219e:	e1c3      	b.n	8012528 <find_volume+0x69c>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 80121a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121a2:	333c      	adds	r3, #60	@ 0x3c
 80121a4:	3360      	adds	r3, #96	@ 0x60
 80121a6:	4618      	mov	r0, r3
 80121a8:	f7fc ffa5 	bl	800f0f6 <ld_dword>
 80121ac:	4602      	mov	r2, r0
 80121ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121b0:	631a      	str	r2, [r3, #48]	@ 0x30

		/* Check if bitmap location is in assumption (at the first cluster) */
		if (move_window(fs, clust2sect(fs, fs->dirbase)) != FR_OK) return FR_DISK_ERR;
 80121b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80121b6:	4619      	mov	r1, r3
 80121b8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80121ba:	f7fd fc65 	bl	800fa88 <clust2sect>
 80121be:	4603      	mov	r3, r0
 80121c0:	4619      	mov	r1, r3
 80121c2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80121c4:	f7fd fbc4 	bl	800f950 <move_window>
 80121c8:	4603      	mov	r3, r0
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d001      	beq.n	80121d2 <find_volume+0x346>
 80121ce:	2301      	movs	r3, #1
 80121d0:	e1aa      	b.n	8012528 <find_volume+0x69c>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 80121d2:	2300      	movs	r3, #0
 80121d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80121d6:	e015      	b.n	8012204 <find_volume+0x378>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 80121d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80121da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80121dc:	4413      	add	r3, r2
 80121de:	333c      	adds	r3, #60	@ 0x3c
 80121e0:	781b      	ldrb	r3, [r3, #0]
 80121e2:	2b81      	cmp	r3, #129	@ 0x81
 80121e4:	d10b      	bne.n	80121fe <find_volume+0x372>
 80121e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80121e8:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 80121ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80121ee:	3314      	adds	r3, #20
 80121f0:	4413      	add	r3, r2
 80121f2:	4618      	mov	r0, r3
 80121f4:	f7fc ff7f 	bl	800f0f6 <ld_dword>
 80121f8:	4603      	mov	r3, r0
 80121fa:	2b02      	cmp	r3, #2
 80121fc:	d007      	beq.n	801220e <find_volume+0x382>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 80121fe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012200:	3320      	adds	r3, #32
 8012202:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012204:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012206:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801220a:	d3e5      	bcc.n	80121d8 <find_volume+0x34c>
 801220c:	e000      	b.n	8012210 <find_volume+0x384>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 801220e:	bf00      	nop
		}
		if (i == SS(fs)) return FR_NO_FILESYSTEM;
 8012210:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012212:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012216:	d101      	bne.n	801221c <find_volume+0x390>
 8012218:	230d      	movs	r3, #13
 801221a:	e185      	b.n	8012528 <find_volume+0x69c>
#if !_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801221c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801221e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012222:	61da      	str	r2, [r3, #28]
 8012224:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012226:	69da      	ldr	r2, [r3, #28]
 8012228:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801222a:	619a      	str	r2, [r3, #24]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 801222c:	2304      	movs	r3, #4
 801222e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8012232:	e167      	b.n	8012504 <find_volume+0x678>
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8012234:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012236:	333c      	adds	r3, #60	@ 0x3c
 8012238:	330b      	adds	r3, #11
 801223a:	4618      	mov	r0, r3
 801223c:	f7fc ff42 	bl	800f0c4 <ld_word>
 8012240:	4603      	mov	r3, r0
 8012242:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012246:	d001      	beq.n	801224c <find_volume+0x3c0>
 8012248:	230d      	movs	r3, #13
 801224a:	e16d      	b.n	8012528 <find_volume+0x69c>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801224c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801224e:	333c      	adds	r3, #60	@ 0x3c
 8012250:	3316      	adds	r3, #22
 8012252:	4618      	mov	r0, r3
 8012254:	f7fc ff36 	bl	800f0c4 <ld_word>
 8012258:	4603      	mov	r3, r0
 801225a:	667b      	str	r3, [r7, #100]	@ 0x64
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801225c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801225e:	2b00      	cmp	r3, #0
 8012260:	d106      	bne.n	8012270 <find_volume+0x3e4>
 8012262:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012264:	333c      	adds	r3, #60	@ 0x3c
 8012266:	3324      	adds	r3, #36	@ 0x24
 8012268:	4618      	mov	r0, r3
 801226a:	f7fc ff44 	bl	800f0f6 <ld_dword>
 801226e:	6678      	str	r0, [r7, #100]	@ 0x64
		fs->fsize = fasize;
 8012270:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012272:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012274:	625a      	str	r2, [r3, #36]	@ 0x24

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8012276:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012278:	f893 204c 	ldrb.w	r2, [r3, #76]	@ 0x4c
 801227c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801227e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8012280:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012282:	789b      	ldrb	r3, [r3, #2]
 8012284:	2b01      	cmp	r3, #1
 8012286:	d005      	beq.n	8012294 <find_volume+0x408>
 8012288:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801228a:	789b      	ldrb	r3, [r3, #2]
 801228c:	2b02      	cmp	r3, #2
 801228e:	d001      	beq.n	8012294 <find_volume+0x408>
 8012290:	230d      	movs	r3, #13
 8012292:	e149      	b.n	8012528 <find_volume+0x69c>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8012294:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012296:	789b      	ldrb	r3, [r3, #2]
 8012298:	461a      	mov	r2, r3
 801229a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801229c:	fb02 f303 	mul.w	r3, r2, r3
 80122a0:	667b      	str	r3, [r7, #100]	@ 0x64

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80122a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122a4:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80122a8:	461a      	mov	r2, r3
 80122aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122ac:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80122ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122b0:	895b      	ldrh	r3, [r3, #10]
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	d008      	beq.n	80122c8 <find_volume+0x43c>
 80122b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122b8:	895b      	ldrh	r3, [r3, #10]
 80122ba:	461a      	mov	r2, r3
 80122bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122be:	895b      	ldrh	r3, [r3, #10]
 80122c0:	3b01      	subs	r3, #1
 80122c2:	4013      	ands	r3, r2
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d001      	beq.n	80122cc <find_volume+0x440>
 80122c8:	230d      	movs	r3, #13
 80122ca:	e12d      	b.n	8012528 <find_volume+0x69c>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80122cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122ce:	333c      	adds	r3, #60	@ 0x3c
 80122d0:	3311      	adds	r3, #17
 80122d2:	4618      	mov	r0, r3
 80122d4:	f7fc fef6 	bl	800f0c4 <ld_word>
 80122d8:	4603      	mov	r3, r0
 80122da:	461a      	mov	r2, r3
 80122dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122de:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80122e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122e2:	891b      	ldrh	r3, [r3, #8]
 80122e4:	f003 030f 	and.w	r3, r3, #15
 80122e8:	b29b      	uxth	r3, r3
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d001      	beq.n	80122f2 <find_volume+0x466>
 80122ee:	230d      	movs	r3, #13
 80122f0:	e11a      	b.n	8012528 <find_volume+0x69c>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80122f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80122f4:	333c      	adds	r3, #60	@ 0x3c
 80122f6:	3313      	adds	r3, #19
 80122f8:	4618      	mov	r0, r3
 80122fa:	f7fc fee3 	bl	800f0c4 <ld_word>
 80122fe:	4603      	mov	r3, r0
 8012300:	663b      	str	r3, [r7, #96]	@ 0x60
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8012302:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012304:	2b00      	cmp	r3, #0
 8012306:	d106      	bne.n	8012316 <find_volume+0x48a>
 8012308:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801230a:	333c      	adds	r3, #60	@ 0x3c
 801230c:	3320      	adds	r3, #32
 801230e:	4618      	mov	r0, r3
 8012310:	f7fc fef1 	bl	800f0f6 <ld_dword>
 8012314:	6638      	str	r0, [r7, #96]	@ 0x60

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8012316:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012318:	333c      	adds	r3, #60	@ 0x3c
 801231a:	330e      	adds	r3, #14
 801231c:	4618      	mov	r0, r3
 801231e:	f7fc fed1 	bl	800f0c4 <ld_word>
 8012322:	4603      	mov	r3, r0
 8012324:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8012328:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801232c:	2b00      	cmp	r3, #0
 801232e:	d101      	bne.n	8012334 <find_volume+0x4a8>
 8012330:	230d      	movs	r3, #13
 8012332:	e0f9      	b.n	8012528 <find_volume+0x69c>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8012334:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8012338:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801233a:	4413      	add	r3, r2
 801233c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801233e:	8912      	ldrh	r2, [r2, #8]
 8012340:	0912      	lsrs	r2, r2, #4
 8012342:	b292      	uxth	r2, r2
 8012344:	4413      	add	r3, r2
 8012346:	643b      	str	r3, [r7, #64]	@ 0x40
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8012348:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801234a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801234c:	429a      	cmp	r2, r3
 801234e:	d201      	bcs.n	8012354 <find_volume+0x4c8>
 8012350:	230d      	movs	r3, #13
 8012352:	e0e9      	b.n	8012528 <find_volume+0x69c>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8012354:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8012356:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012358:	1ad3      	subs	r3, r2, r3
 801235a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801235c:	8952      	ldrh	r2, [r2, #10]
 801235e:	fbb3 f3f2 	udiv	r3, r3, r2
 8012362:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8012364:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012366:	2b00      	cmp	r3, #0
 8012368:	d101      	bne.n	801236e <find_volume+0x4e2>
 801236a:	230d      	movs	r3, #13
 801236c:	e0dc      	b.n	8012528 <find_volume+0x69c>
		fmt = FS_FAT32;
 801236e:	2303      	movs	r3, #3
 8012370:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8012374:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012376:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 801237a:	4293      	cmp	r3, r2
 801237c:	d802      	bhi.n	8012384 <find_volume+0x4f8>
 801237e:	2302      	movs	r3, #2
 8012380:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8012384:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012386:	f640 72f5 	movw	r2, #4085	@ 0xff5
 801238a:	4293      	cmp	r3, r2
 801238c:	d802      	bhi.n	8012394 <find_volume+0x508>
 801238e:	2301      	movs	r3, #1
 8012390:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8012394:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012396:	1c9a      	adds	r2, r3, #2
 8012398:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801239a:	621a      	str	r2, [r3, #32]
		fs->volbase = bsect;							/* Volume start sector */
 801239c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801239e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80123a0:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80123a2:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80123a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80123a8:	441a      	add	r2, r3
 80123aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123ac:	62da      	str	r2, [r3, #44]	@ 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 80123ae:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80123b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80123b2:	441a      	add	r2, r3
 80123b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123b6:	635a      	str	r2, [r3, #52]	@ 0x34
		if (fmt == FS_FAT32) {
 80123b8:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80123bc:	2b03      	cmp	r3, #3
 80123be:	d11e      	bne.n	80123fe <find_volume+0x572>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80123c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123c2:	333c      	adds	r3, #60	@ 0x3c
 80123c4:	332a      	adds	r3, #42	@ 0x2a
 80123c6:	4618      	mov	r0, r3
 80123c8:	f7fc fe7c 	bl	800f0c4 <ld_word>
 80123cc:	4603      	mov	r3, r0
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	d001      	beq.n	80123d6 <find_volume+0x54a>
 80123d2:	230d      	movs	r3, #13
 80123d4:	e0a8      	b.n	8012528 <find_volume+0x69c>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80123d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123d8:	891b      	ldrh	r3, [r3, #8]
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d001      	beq.n	80123e2 <find_volume+0x556>
 80123de:	230d      	movs	r3, #13
 80123e0:	e0a2      	b.n	8012528 <find_volume+0x69c>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80123e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123e4:	333c      	adds	r3, #60	@ 0x3c
 80123e6:	332c      	adds	r3, #44	@ 0x2c
 80123e8:	4618      	mov	r0, r3
 80123ea:	f7fc fe84 	bl	800f0f6 <ld_dword>
 80123ee:	4602      	mov	r2, r0
 80123f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123f2:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80123f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80123f6:	6a1b      	ldr	r3, [r3, #32]
 80123f8:	009b      	lsls	r3, r3, #2
 80123fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80123fc:	e01f      	b.n	801243e <find_volume+0x5b2>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80123fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012400:	891b      	ldrh	r3, [r3, #8]
 8012402:	2b00      	cmp	r3, #0
 8012404:	d101      	bne.n	801240a <find_volume+0x57e>
 8012406:	230d      	movs	r3, #13
 8012408:	e08e      	b.n	8012528 <find_volume+0x69c>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 801240a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801240c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801240e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012410:	441a      	add	r2, r3
 8012412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012414:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8012416:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801241a:	2b02      	cmp	r3, #2
 801241c:	d103      	bne.n	8012426 <find_volume+0x59a>
 801241e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012420:	6a1b      	ldr	r3, [r3, #32]
 8012422:	005b      	lsls	r3, r3, #1
 8012424:	e00a      	b.n	801243c <find_volume+0x5b0>
 8012426:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012428:	6a1a      	ldr	r2, [r3, #32]
 801242a:	4613      	mov	r3, r2
 801242c:	005b      	lsls	r3, r3, #1
 801242e:	4413      	add	r3, r2
 8012430:	085a      	lsrs	r2, r3, #1
 8012432:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012434:	6a1b      	ldr	r3, [r3, #32]
 8012436:	f003 0301 	and.w	r3, r3, #1
 801243a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 801243c:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 801243e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012440:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8012442:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8012444:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8012448:	0a5b      	lsrs	r3, r3, #9
 801244a:	429a      	cmp	r2, r3
 801244c:	d201      	bcs.n	8012452 <find_volume+0x5c6>
 801244e:	230d      	movs	r3, #13
 8012450:	e06a      	b.n	8012528 <find_volume+0x69c>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8012452:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012454:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012458:	61da      	str	r2, [r3, #28]
 801245a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801245c:	69da      	ldr	r2, [r3, #28]
 801245e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012460:	619a      	str	r2, [r3, #24]
		fs->fsi_flag = 0x80;
 8012462:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012464:	2280      	movs	r2, #128	@ 0x80
 8012466:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8012468:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 801246c:	2b03      	cmp	r3, #3
 801246e:	d149      	bne.n	8012504 <find_volume+0x678>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8012470:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012472:	333c      	adds	r3, #60	@ 0x3c
 8012474:	3330      	adds	r3, #48	@ 0x30
 8012476:	4618      	mov	r0, r3
 8012478:	f7fc fe24 	bl	800f0c4 <ld_word>
 801247c:	4603      	mov	r3, r0
 801247e:	2b01      	cmp	r3, #1
 8012480:	d140      	bne.n	8012504 <find_volume+0x678>
			&& move_window(fs, bsect + 1) == FR_OK)
 8012482:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012484:	3301      	adds	r3, #1
 8012486:	4619      	mov	r1, r3
 8012488:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 801248a:	f7fd fa61 	bl	800f950 <move_window>
 801248e:	4603      	mov	r3, r0
 8012490:	2b00      	cmp	r3, #0
 8012492:	d137      	bne.n	8012504 <find_volume+0x678>
		{
			fs->fsi_flag = 0;
 8012494:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012496:	2200      	movs	r2, #0
 8012498:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801249a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801249c:	333c      	adds	r3, #60	@ 0x3c
 801249e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80124a2:	4618      	mov	r0, r3
 80124a4:	f7fc fe0e 	bl	800f0c4 <ld_word>
 80124a8:	4603      	mov	r3, r0
 80124aa:	461a      	mov	r2, r3
 80124ac:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80124b0:	429a      	cmp	r2, r3
 80124b2:	d127      	bne.n	8012504 <find_volume+0x678>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80124b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80124b6:	333c      	adds	r3, #60	@ 0x3c
 80124b8:	4618      	mov	r0, r3
 80124ba:	f7fc fe1c 	bl	800f0f6 <ld_dword>
 80124be:	4603      	mov	r3, r0
 80124c0:	4a1c      	ldr	r2, [pc, #112]	@ (8012534 <find_volume+0x6a8>)
 80124c2:	4293      	cmp	r3, r2
 80124c4:	d11e      	bne.n	8012504 <find_volume+0x678>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80124c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80124c8:	333c      	adds	r3, #60	@ 0x3c
 80124ca:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80124ce:	4618      	mov	r0, r3
 80124d0:	f7fc fe11 	bl	800f0f6 <ld_dword>
 80124d4:	4603      	mov	r3, r0
 80124d6:	4a18      	ldr	r2, [pc, #96]	@ (8012538 <find_volume+0x6ac>)
 80124d8:	4293      	cmp	r3, r2
 80124da:	d113      	bne.n	8012504 <find_volume+0x678>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80124dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80124de:	333c      	adds	r3, #60	@ 0x3c
 80124e0:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80124e4:	4618      	mov	r0, r3
 80124e6:	f7fc fe06 	bl	800f0f6 <ld_dword>
 80124ea:	4602      	mov	r2, r0
 80124ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80124ee:	61da      	str	r2, [r3, #28]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80124f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80124f2:	333c      	adds	r3, #60	@ 0x3c
 80124f4:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80124f8:	4618      	mov	r0, r3
 80124fa:	f7fc fdfc 	bl	800f0f6 <ld_dword>
 80124fe:	4602      	mov	r2, r0
 8012500:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012502:	619a      	str	r2, [r3, #24]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8012504:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012506:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 801250a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 801250c:	4b0b      	ldr	r3, [pc, #44]	@ (801253c <find_volume+0x6b0>)
 801250e:	881b      	ldrh	r3, [r3, #0]
 8012510:	3301      	adds	r3, #1
 8012512:	b29a      	uxth	r2, r3
 8012514:	4b09      	ldr	r3, [pc, #36]	@ (801253c <find_volume+0x6b0>)
 8012516:	801a      	strh	r2, [r3, #0]
 8012518:	4b08      	ldr	r3, [pc, #32]	@ (801253c <find_volume+0x6b0>)
 801251a:	881a      	ldrh	r2, [r3, #0]
 801251c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801251e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8012520:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8012522:	f7fd f9ad 	bl	800f880 <clear_lock>
#endif
	return FR_OK;
 8012526:	2300      	movs	r3, #0
}
 8012528:	4618      	mov	r0, r3
 801252a:	3770      	adds	r7, #112	@ 0x70
 801252c:	46bd      	mov	sp, r7
 801252e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012532:	bf00      	nop
 8012534:	41615252 	.word	0x41615252
 8012538:	61417272 	.word	0x61417272
 801253c:	20002964 	.word	0x20002964

08012540 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8012540:	b580      	push	{r7, lr}
 8012542:	b084      	sub	sp, #16
 8012544:	af00      	add	r7, sp, #0
 8012546:	6078      	str	r0, [r7, #4]
 8012548:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 801254a:	2309      	movs	r3, #9
 801254c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	2b00      	cmp	r3, #0
 8012552:	d02e      	beq.n	80125b2 <validate+0x72>
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	2b00      	cmp	r3, #0
 801255a:	d02a      	beq.n	80125b2 <validate+0x72>
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	781b      	ldrb	r3, [r3, #0]
 8012562:	2b00      	cmp	r3, #0
 8012564:	d025      	beq.n	80125b2 <validate+0x72>
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	889a      	ldrh	r2, [r3, #4]
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	88db      	ldrh	r3, [r3, #6]
 8012570:	429a      	cmp	r2, r3
 8012572:	d11e      	bne.n	80125b2 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	4618      	mov	r0, r3
 801257a:	f7fd f807 	bl	800f58c <lock_fs>
 801257e:	4603      	mov	r3, r0
 8012580:	2b00      	cmp	r3, #0
 8012582:	d014      	beq.n	80125ae <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	681b      	ldr	r3, [r3, #0]
 8012588:	785b      	ldrb	r3, [r3, #1]
 801258a:	4618      	mov	r0, r3
 801258c:	f7fc fcfa 	bl	800ef84 <disk_status>
 8012590:	4603      	mov	r3, r0
 8012592:	f003 0301 	and.w	r3, r3, #1
 8012596:	2b00      	cmp	r3, #0
 8012598:	d102      	bne.n	80125a0 <validate+0x60>
				res = FR_OK;
 801259a:	2300      	movs	r3, #0
 801259c:	73fb      	strb	r3, [r7, #15]
 801259e:	e008      	b.n	80125b2 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 80125a0:	687b      	ldr	r3, [r7, #4]
 80125a2:	681b      	ldr	r3, [r3, #0]
 80125a4:	2100      	movs	r1, #0
 80125a6:	4618      	mov	r0, r3
 80125a8:	f7fd f806 	bl	800f5b8 <unlock_fs>
 80125ac:	e001      	b.n	80125b2 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 80125ae:	230f      	movs	r3, #15
 80125b0:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80125b2:	7bfb      	ldrb	r3, [r7, #15]
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d102      	bne.n	80125be <validate+0x7e>
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	681b      	ldr	r3, [r3, #0]
 80125bc:	e000      	b.n	80125c0 <validate+0x80>
 80125be:	2300      	movs	r3, #0
 80125c0:	683a      	ldr	r2, [r7, #0]
 80125c2:	6013      	str	r3, [r2, #0]
	return res;
 80125c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80125c6:	4618      	mov	r0, r3
 80125c8:	3710      	adds	r7, #16
 80125ca:	46bd      	mov	sp, r7
 80125cc:	bd80      	pop	{r7, pc}
	...

080125d0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80125d0:	b580      	push	{r7, lr}
 80125d2:	b088      	sub	sp, #32
 80125d4:	af00      	add	r7, sp, #0
 80125d6:	60f8      	str	r0, [r7, #12]
 80125d8:	60b9      	str	r1, [r7, #8]
 80125da:	4613      	mov	r3, r2
 80125dc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80125de:	68bb      	ldr	r3, [r7, #8]
 80125e0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80125e2:	f107 0310 	add.w	r3, r7, #16
 80125e6:	4618      	mov	r0, r3
 80125e8:	f7ff fba7 	bl	8011d3a <get_ldnumber>
 80125ec:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80125ee:	69fb      	ldr	r3, [r7, #28]
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	da01      	bge.n	80125f8 <f_mount+0x28>
 80125f4:	230b      	movs	r3, #11
 80125f6:	e048      	b.n	801268a <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80125f8:	4a26      	ldr	r2, [pc, #152]	@ (8012694 <f_mount+0xc4>)
 80125fa:	69fb      	ldr	r3, [r7, #28]
 80125fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012600:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8012602:	69bb      	ldr	r3, [r7, #24]
 8012604:	2b00      	cmp	r3, #0
 8012606:	d00f      	beq.n	8012628 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8012608:	69b8      	ldr	r0, [r7, #24]
 801260a:	f7fd f939 	bl	800f880 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 801260e:	69bb      	ldr	r3, [r7, #24]
 8012610:	695b      	ldr	r3, [r3, #20]
 8012612:	4618      	mov	r0, r3
 8012614:	f001 fd71 	bl	80140fa <ff_del_syncobj>
 8012618:	4603      	mov	r3, r0
 801261a:	2b00      	cmp	r3, #0
 801261c:	d101      	bne.n	8012622 <f_mount+0x52>
 801261e:	2302      	movs	r3, #2
 8012620:	e033      	b.n	801268a <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8012622:	69bb      	ldr	r3, [r7, #24]
 8012624:	2200      	movs	r2, #0
 8012626:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8012628:	68fb      	ldr	r3, [r7, #12]
 801262a:	2b00      	cmp	r3, #0
 801262c:	d00f      	beq.n	801264e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 801262e:	68fb      	ldr	r3, [r7, #12]
 8012630:	2200      	movs	r2, #0
 8012632:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8012634:	69fb      	ldr	r3, [r7, #28]
 8012636:	b2da      	uxtb	r2, r3
 8012638:	68fb      	ldr	r3, [r7, #12]
 801263a:	3314      	adds	r3, #20
 801263c:	4619      	mov	r1, r3
 801263e:	4610      	mov	r0, r2
 8012640:	f001 fd40 	bl	80140c4 <ff_cre_syncobj>
 8012644:	4603      	mov	r3, r0
 8012646:	2b00      	cmp	r3, #0
 8012648:	d101      	bne.n	801264e <f_mount+0x7e>
 801264a:	2302      	movs	r3, #2
 801264c:	e01d      	b.n	801268a <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 801264e:	68fa      	ldr	r2, [r7, #12]
 8012650:	4910      	ldr	r1, [pc, #64]	@ (8012694 <f_mount+0xc4>)
 8012652:	69fb      	ldr	r3, [r7, #28]
 8012654:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8012658:	68fb      	ldr	r3, [r7, #12]
 801265a:	2b00      	cmp	r3, #0
 801265c:	d002      	beq.n	8012664 <f_mount+0x94>
 801265e:	79fb      	ldrb	r3, [r7, #7]
 8012660:	2b01      	cmp	r3, #1
 8012662:	d001      	beq.n	8012668 <f_mount+0x98>
 8012664:	2300      	movs	r3, #0
 8012666:	e010      	b.n	801268a <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8012668:	f107 010c 	add.w	r1, r7, #12
 801266c:	f107 0308 	add.w	r3, r7, #8
 8012670:	2200      	movs	r2, #0
 8012672:	4618      	mov	r0, r3
 8012674:	f7ff fc0a 	bl	8011e8c <find_volume>
 8012678:	4603      	mov	r3, r0
 801267a:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 801267c:	68fb      	ldr	r3, [r7, #12]
 801267e:	7dfa      	ldrb	r2, [r7, #23]
 8012680:	4611      	mov	r1, r2
 8012682:	4618      	mov	r0, r3
 8012684:	f7fc ff98 	bl	800f5b8 <unlock_fs>
 8012688:	7dfb      	ldrb	r3, [r7, #23]
}
 801268a:	4618      	mov	r0, r3
 801268c:	3720      	adds	r7, #32
 801268e:	46bd      	mov	sp, r7
 8012690:	bd80      	pop	{r7, pc}
 8012692:	bf00      	nop
 8012694:	20002960 	.word	0x20002960

08012698 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8012698:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801269c:	f5ad 6d9f 	sub.w	sp, sp, #1272	@ 0x4f8
 80126a0:	af00      	add	r7, sp, #0
 80126a2:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80126a6:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80126aa:	6018      	str	r0, [r3, #0]
 80126ac:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80126b0:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 80126b4:	6019      	str	r1, [r3, #0]
 80126b6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80126ba:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 80126be:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 80126c0:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80126c4:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80126c8:	681b      	ldr	r3, [r3, #0]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d101      	bne.n	80126d2 <f_open+0x3a>
 80126ce:	2309      	movs	r3, #9
 80126d0:	e3e3      	b.n	8012e9a <f_open+0x802>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80126d2:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80126d6:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 80126da:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 80126de:	f2a2 42e1 	subw	r2, r2, #1249	@ 0x4e1
 80126e2:	7812      	ldrb	r2, [r2, #0]
 80126e4:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80126e8:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 80126ea:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80126ee:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 80126f2:	781a      	ldrb	r2, [r3, #0]
 80126f4:	f207 4184 	addw	r1, r7, #1156	@ 0x484
 80126f8:	f107 0318 	add.w	r3, r7, #24
 80126fc:	4618      	mov	r0, r3
 80126fe:	f7ff fbc5 	bl	8011e8c <find_volume>
 8012702:	4603      	mov	r3, r0
 8012704:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
	if (res == FR_OK) {
 8012708:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 801270c:	2b00      	cmp	r3, #0
 801270e:	f040 83af 	bne.w	8012e70 <f_open+0x7d8>
		dj.obj.fs = fs;
 8012712:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012716:	f8c7 3488 	str.w	r3, [r7, #1160]	@ 0x488
		INIT_NAMBUF(fs);
 801271a:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 801271e:	f507 7221 	add.w	r2, r7, #644	@ 0x284
 8012722:	60da      	str	r2, [r3, #12]
 8012724:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012728:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 801272c:	611a      	str	r2, [r3, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 801272e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012732:	f5a3 639c 	sub.w	r3, r3, #1248	@ 0x4e0
 8012736:	681a      	ldr	r2, [r3, #0]
 8012738:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 801273c:	4611      	mov	r1, r2
 801273e:	4618      	mov	r0, r3
 8012740:	f7ff fa52 	bl	8011be8 <follow_path>
 8012744:	4603      	mov	r3, r0
 8012746:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801274a:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 801274e:	2b00      	cmp	r3, #0
 8012750:	d11c      	bne.n	801278c <f_open+0xf4>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8012752:	f897 34d3 	ldrb.w	r3, [r7, #1235]	@ 0x4d3
 8012756:	b25b      	sxtb	r3, r3
 8012758:	2b00      	cmp	r3, #0
 801275a:	da03      	bge.n	8012764 <f_open+0xcc>
				res = FR_INVALID_NAME;
 801275c:	2306      	movs	r3, #6
 801275e:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
 8012762:	e013      	b.n	801278c <f_open+0xf4>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012764:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012768:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 801276c:	781b      	ldrb	r3, [r3, #0]
 801276e:	2b01      	cmp	r3, #1
 8012770:	bf8c      	ite	hi
 8012772:	2301      	movhi	r3, #1
 8012774:	2300      	movls	r3, #0
 8012776:	b2db      	uxtb	r3, r3
 8012778:	461a      	mov	r2, r3
 801277a:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 801277e:	4611      	mov	r1, r2
 8012780:	4618      	mov	r0, r3
 8012782:	f7fc ff35 	bl	800f5f0 <chk_lock>
 8012786:	4603      	mov	r3, r0
 8012788:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 801278c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012790:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012794:	781b      	ldrb	r3, [r3, #0]
 8012796:	f003 031c 	and.w	r3, r3, #28
 801279a:	2b00      	cmp	r3, #0
 801279c:	f000 8166 	beq.w	8012a6c <f_open+0x3d4>
			if (res != FR_OK) {					/* No file, create new */
 80127a0:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 80127a4:	2b00      	cmp	r3, #0
 80127a6:	d01f      	beq.n	80127e8 <f_open+0x150>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80127a8:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 80127ac:	2b04      	cmp	r3, #4
 80127ae:	d10e      	bne.n	80127ce <f_open+0x136>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80127b0:	f7fc ff7a 	bl	800f6a8 <enq_lock>
 80127b4:	4603      	mov	r3, r0
 80127b6:	2b00      	cmp	r3, #0
 80127b8:	d006      	beq.n	80127c8 <f_open+0x130>
 80127ba:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 80127be:	4618      	mov	r0, r3
 80127c0:	f7fe feb4 	bl	801152c <dir_register>
 80127c4:	4603      	mov	r3, r0
 80127c6:	e000      	b.n	80127ca <f_open+0x132>
 80127c8:	2312      	movs	r3, #18
 80127ca:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80127ce:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80127d2:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 80127d6:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 80127da:	f2a2 42e1 	subw	r2, r2, #1249	@ 0x4e1
 80127de:	7812      	ldrb	r2, [r2, #0]
 80127e0:	f042 0208 	orr.w	r2, r2, #8
 80127e4:	701a      	strb	r2, [r3, #0]
 80127e6:	e015      	b.n	8012814 <f_open+0x17c>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80127e8:	f897 348e 	ldrb.w	r3, [r7, #1166]	@ 0x48e
 80127ec:	f003 0311 	and.w	r3, r3, #17
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d003      	beq.n	80127fc <f_open+0x164>
					res = FR_DENIED;
 80127f4:	2307      	movs	r3, #7
 80127f6:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
 80127fa:	e00b      	b.n	8012814 <f_open+0x17c>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80127fc:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012800:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012804:	781b      	ldrb	r3, [r3, #0]
 8012806:	f003 0304 	and.w	r3, r3, #4
 801280a:	2b00      	cmp	r3, #0
 801280c:	d002      	beq.n	8012814 <f_open+0x17c>
 801280e:	2308      	movs	r3, #8
 8012810:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8012814:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012818:	2b00      	cmp	r3, #0
 801281a:	f040 8147 	bne.w	8012aac <f_open+0x414>
 801281e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012822:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012826:	781b      	ldrb	r3, [r3, #0]
 8012828:	f003 0308 	and.w	r3, r3, #8
 801282c:	2b00      	cmp	r3, #0
 801282e:	f000 813d 	beq.w	8012aac <f_open+0x414>
				dw = GET_FATTIME();
 8012832:	f7f8 fd83 	bl	800b33c <get_fattime>
 8012836:	f8c7 04e4 	str.w	r0, [r7, #1252]	@ 0x4e4
#if _FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 801283a:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 801283e:	781b      	ldrb	r3, [r3, #0]
 8012840:	2b04      	cmp	r3, #4
 8012842:	f040 80b8 	bne.w	80129b6 <f_open+0x31e>
					/* Get current allocation info */
					fp->obj.fs = fs;
 8012846:	f8d7 2484 	ldr.w	r2, [r7, #1156]	@ 0x484
 801284a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 801284e:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012852:	681b      	ldr	r3, [r3, #0]
 8012854:	601a      	str	r2, [r3, #0]
					fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);
 8012856:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 801285a:	691b      	ldr	r3, [r3, #16]
 801285c:	3334      	adds	r3, #52	@ 0x34
 801285e:	4618      	mov	r0, r3
 8012860:	f7fc fc49 	bl	800f0f6 <ld_dword>
 8012864:	4602      	mov	r2, r0
 8012866:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 801286a:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 801286e:	681b      	ldr	r3, [r3, #0]
 8012870:	609a      	str	r2, [r3, #8]
					fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 8012872:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012876:	691b      	ldr	r3, [r3, #16]
 8012878:	3338      	adds	r3, #56	@ 0x38
 801287a:	4618      	mov	r0, r3
 801287c:	f7fc fc5e 	bl	800f13c <ld_qword>
 8012880:	4602      	mov	r2, r0
 8012882:	460b      	mov	r3, r1
 8012884:	f507 619f 	add.w	r1, r7, #1272	@ 0x4f8
 8012888:	f2a1 41dc 	subw	r1, r1, #1244	@ 0x4dc
 801288c:	6809      	ldr	r1, [r1, #0]
 801288e:	e9c1 2304 	strd	r2, r3, [r1, #16]
					fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 8012892:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012896:	691b      	ldr	r3, [r3, #16]
 8012898:	3321      	adds	r3, #33	@ 0x21
 801289a:	781b      	ldrb	r3, [r3, #0]
 801289c:	f003 0302 	and.w	r3, r3, #2
 80128a0:	b2da      	uxtb	r2, r3
 80128a2:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80128a6:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80128aa:	681b      	ldr	r3, [r3, #0]
 80128ac:	71da      	strb	r2, [r3, #7]
					fp->obj.n_frag = 0;
 80128ae:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80128b2:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80128b6:	681b      	ldr	r3, [r3, #0]
 80128b8:	2200      	movs	r2, #0
 80128ba:	61da      	str	r2, [r3, #28]
					/* Initialize directory entry block */
					st_dword(fs->dirbuf + XDIR_CrtTime, dw);	/* Set created time */
 80128bc:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 80128c0:	691b      	ldr	r3, [r3, #16]
 80128c2:	3308      	adds	r3, #8
 80128c4:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	@ 0x4e4
 80128c8:	4618      	mov	r0, r3
 80128ca:	f7fc fd2d 	bl	800f328 <st_dword>
					fs->dirbuf[XDIR_CrtTime10] = 0;
 80128ce:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 80128d2:	691b      	ldr	r3, [r3, #16]
 80128d4:	3314      	adds	r3, #20
 80128d6:	2200      	movs	r2, #0
 80128d8:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_ModTime, dw);	/* Set modified time */
 80128da:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 80128de:	691b      	ldr	r3, [r3, #16]
 80128e0:	330c      	adds	r3, #12
 80128e2:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	@ 0x4e4
 80128e6:	4618      	mov	r0, r3
 80128e8:	f7fc fd1e 	bl	800f328 <st_dword>
					fs->dirbuf[XDIR_ModTime10] = 0;
 80128ec:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 80128f0:	691b      	ldr	r3, [r3, #16]
 80128f2:	3315      	adds	r3, #21
 80128f4:	2200      	movs	r2, #0
 80128f6:	701a      	strb	r2, [r3, #0]
					fs->dirbuf[XDIR_Attr] = AM_ARC;				/* Reset attribute */
 80128f8:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 80128fc:	691b      	ldr	r3, [r3, #16]
 80128fe:	3304      	adds	r3, #4
 8012900:	2220      	movs	r2, #32
 8012902:	701a      	strb	r2, [r3, #0]
					st_dword(fs->dirbuf + XDIR_FstClus, 0);		/* Reset file allocation info */
 8012904:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012908:	691b      	ldr	r3, [r3, #16]
 801290a:	3334      	adds	r3, #52	@ 0x34
 801290c:	2100      	movs	r1, #0
 801290e:	4618      	mov	r0, r3
 8012910:	f7fc fd0a 	bl	800f328 <st_dword>
					st_qword(fs->dirbuf + XDIR_FileSize, 0);
 8012914:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012918:	691b      	ldr	r3, [r3, #16]
 801291a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801291e:	f04f 0200 	mov.w	r2, #0
 8012922:	f04f 0300 	mov.w	r3, #0
 8012926:	4608      	mov	r0, r1
 8012928:	f7fc fd2a 	bl	800f380 <st_qword>
					st_qword(fs->dirbuf + XDIR_ValidFileSize, 0);
 801292c:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012930:	691b      	ldr	r3, [r3, #16]
 8012932:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8012936:	f04f 0200 	mov.w	r2, #0
 801293a:	f04f 0300 	mov.w	r3, #0
 801293e:	4608      	mov	r0, r1
 8012940:	f7fc fd1e 	bl	800f380 <st_qword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 8012944:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012948:	691b      	ldr	r3, [r3, #16]
 801294a:	3321      	adds	r3, #33	@ 0x21
 801294c:	2201      	movs	r2, #1
 801294e:	701a      	strb	r2, [r3, #0]
					res = store_xdir(&dj);
 8012950:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 8012954:	4618      	mov	r0, r3
 8012956:	f7fe fb35 	bl	8010fc4 <store_xdir>
 801295a:	4603      	mov	r3, r0
 801295c:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
					if (res == FR_OK && fp->obj.sclust) {		/* Remove the cluster chain if exist */
 8012960:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012964:	2b00      	cmp	r3, #0
 8012966:	f040 80a1 	bne.w	8012aac <f_open+0x414>
 801296a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 801296e:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012972:	681b      	ldr	r3, [r3, #0]
 8012974:	689b      	ldr	r3, [r3, #8]
 8012976:	2b00      	cmp	r3, #0
 8012978:	f000 8098 	beq.w	8012aac <f_open+0x414>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 801297c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012980:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012984:	6818      	ldr	r0, [r3, #0]
 8012986:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 801298a:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 801298e:	681b      	ldr	r3, [r3, #0]
 8012990:	689b      	ldr	r3, [r3, #8]
 8012992:	2200      	movs	r2, #0
 8012994:	4619      	mov	r1, r3
 8012996:	f7fd fbe5 	bl	8010164 <remove_chain>
 801299a:	4603      	mov	r3, r0
 801299c:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 80129a0:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 80129a4:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 80129a8:	681b      	ldr	r3, [r3, #0]
 80129aa:	689a      	ldr	r2, [r3, #8]
 80129ac:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 80129b0:	3a01      	subs	r2, #1
 80129b2:	619a      	str	r2, [r3, #24]
 80129b4:	e07a      	b.n	8012aac <f_open+0x414>
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80129b6:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 80129ba:	330e      	adds	r3, #14
 80129bc:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	@ 0x4e4
 80129c0:	4618      	mov	r0, r3
 80129c2:	f7fc fcb1 	bl	800f328 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80129c6:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 80129ca:	3316      	adds	r3, #22
 80129cc:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	@ 0x4e4
 80129d0:	4618      	mov	r0, r3
 80129d2:	f7fc fca9 	bl	800f328 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80129d6:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 80129da:	330b      	adds	r3, #11
 80129dc:	2220      	movs	r2, #32
 80129de:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80129e0:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 80129e4:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	@ 0x4c4
 80129e8:	4611      	mov	r1, r2
 80129ea:	4618      	mov	r0, r3
 80129ec:	f7fd ff6a 	bl	80108c4 <ld_clust>
 80129f0:	f8c7 04e0 	str.w	r0, [r7, #1248]	@ 0x4e0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80129f4:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 80129f8:	f8d7 14c4 	ldr.w	r1, [r7, #1220]	@ 0x4c4
 80129fc:	2200      	movs	r2, #0
 80129fe:	4618      	mov	r0, r3
 8012a00:	f7fd ff7f 	bl	8010902 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8012a04:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 8012a08:	331c      	adds	r3, #28
 8012a0a:	2100      	movs	r1, #0
 8012a0c:	4618      	mov	r0, r3
 8012a0e:	f7fc fc8b 	bl	800f328 <st_dword>
					fs->wflag = 1;
 8012a12:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012a16:	2201      	movs	r2, #1
 8012a18:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8012a1a:	f8d7 34e0 	ldr.w	r3, [r7, #1248]	@ 0x4e0
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	d044      	beq.n	8012aac <f_open+0x414>
						dw = fs->winsect;
 8012a22:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012a28:	f8c7 34e4 	str.w	r3, [r7, #1252]	@ 0x4e4
						res = remove_chain(&dj.obj, cl, 0);
 8012a2c:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 8012a30:	2200      	movs	r2, #0
 8012a32:	f8d7 14e0 	ldr.w	r1, [r7, #1248]	@ 0x4e0
 8012a36:	4618      	mov	r0, r3
 8012a38:	f7fd fb94 	bl	8010164 <remove_chain>
 8012a3c:	4603      	mov	r3, r0
 8012a3e:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
						if (res == FR_OK) {
 8012a42:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d130      	bne.n	8012aac <f_open+0x414>
							res = move_window(fs, dw);
 8012a4a:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012a4e:	f8d7 14e4 	ldr.w	r1, [r7, #1252]	@ 0x4e4
 8012a52:	4618      	mov	r0, r3
 8012a54:	f7fc ff7c 	bl	800f950 <move_window>
 8012a58:	4603      	mov	r3, r0
 8012a5a:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8012a5e:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012a62:	f8d7 24e0 	ldr.w	r2, [r7, #1248]	@ 0x4e0
 8012a66:	3a01      	subs	r2, #1
 8012a68:	619a      	str	r2, [r3, #24]
 8012a6a:	e01f      	b.n	8012aac <f_open+0x414>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8012a6c:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d11b      	bne.n	8012aac <f_open+0x414>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8012a74:	f897 348e 	ldrb.w	r3, [r7, #1166]	@ 0x48e
 8012a78:	f003 0310 	and.w	r3, r3, #16
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d003      	beq.n	8012a88 <f_open+0x3f0>
					res = FR_NO_FILE;
 8012a80:	2304      	movs	r3, #4
 8012a82:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
 8012a86:	e011      	b.n	8012aac <f_open+0x414>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8012a88:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012a8c:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012a90:	781b      	ldrb	r3, [r3, #0]
 8012a92:	f003 0302 	and.w	r3, r3, #2
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d008      	beq.n	8012aac <f_open+0x414>
 8012a9a:	f897 348e 	ldrb.w	r3, [r7, #1166]	@ 0x48e
 8012a9e:	f003 0301 	and.w	r3, r3, #1
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d002      	beq.n	8012aac <f_open+0x414>
						res = FR_DENIED;
 8012aa6:	2307      	movs	r3, #7
 8012aa8:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
					}
				}
			}
		}
		if (res == FR_OK) {
 8012aac:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	d148      	bne.n	8012b46 <f_open+0x4ae>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8012ab4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012ab8:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012abc:	781b      	ldrb	r3, [r3, #0]
 8012abe:	f003 0308 	and.w	r3, r3, #8
 8012ac2:	2b00      	cmp	r3, #0
 8012ac4:	d00b      	beq.n	8012ade <f_open+0x446>
				mode |= FA_MODIFIED;
 8012ac6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012aca:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012ace:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 8012ad2:	f2a2 42e1 	subw	r2, r2, #1249	@ 0x4e1
 8012ad6:	7812      	ldrb	r2, [r2, #0]
 8012ad8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012adc:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8012ade:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012ae2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012ae4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012ae8:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012aec:	681b      	ldr	r3, [r3, #0]
 8012aee:	649a      	str	r2, [r3, #72]	@ 0x48
			fp->dir_ptr = dj.dir;
 8012af0:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	@ 0x4c4
 8012af4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012af8:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012afc:	681b      	ldr	r3, [r3, #0]
 8012afe:	64da      	str	r2, [r3, #76]	@ 0x4c
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8012b00:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012b04:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012b08:	781b      	ldrb	r3, [r3, #0]
 8012b0a:	2b01      	cmp	r3, #1
 8012b0c:	bf8c      	ite	hi
 8012b0e:	2301      	movhi	r3, #1
 8012b10:	2300      	movls	r3, #0
 8012b12:	b2db      	uxtb	r3, r3
 8012b14:	461a      	mov	r2, r3
 8012b16:	f507 6391 	add.w	r3, r7, #1160	@ 0x488
 8012b1a:	4611      	mov	r1, r2
 8012b1c:	4618      	mov	r0, r3
 8012b1e:	f7fc fde5 	bl	800f6ec <inc_lock>
 8012b22:	4602      	mov	r2, r0
 8012b24:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012b28:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	62da      	str	r2, [r3, #44]	@ 0x2c
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8012b30:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012b34:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012b38:	681b      	ldr	r3, [r3, #0]
 8012b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d102      	bne.n	8012b46 <f_open+0x4ae>
 8012b40:	2302      	movs	r3, #2
 8012b42:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
				}
			}
		}
#endif

		if (res == FR_OK) {
 8012b46:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	f040 8190 	bne.w	8012e70 <f_open+0x7d8>
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8012b50:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012b54:	781b      	ldrb	r3, [r3, #0]
 8012b56:	2b04      	cmp	r3, #4
 8012b58:	d14c      	bne.n	8012bf4 <f_open+0x55c>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 8012b5a:	f8d7 2490 	ldr.w	r2, [r7, #1168]	@ 0x490
 8012b5e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012b62:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 8012b6a:	f507 6393 	add.w	r3, r7, #1176	@ 0x498
 8012b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b72:	4613      	mov	r3, r2
 8012b74:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8012b78:	f897 248f 	ldrb.w	r2, [r7, #1167]	@ 0x48f
 8012b7c:	431a      	orrs	r2, r3
 8012b7e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012b82:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012b86:	681b      	ldr	r3, [r3, #0]
 8012b88:	625a      	str	r2, [r3, #36]	@ 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 8012b8a:	f8d7 24d4 	ldr.w	r2, [r7, #1236]	@ 0x4d4
 8012b8e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012b92:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012b96:	681b      	ldr	r3, [r3, #0]
 8012b98:	629a      	str	r2, [r3, #40]	@ 0x28
				fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 8012b9a:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012b9e:	691b      	ldr	r3, [r3, #16]
 8012ba0:	3334      	adds	r3, #52	@ 0x34
 8012ba2:	4618      	mov	r0, r3
 8012ba4:	f7fc faa7 	bl	800f0f6 <ld_dword>
 8012ba8:	4602      	mov	r2, r0
 8012baa:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012bae:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 8012bb6:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012bba:	691b      	ldr	r3, [r3, #16]
 8012bbc:	3338      	adds	r3, #56	@ 0x38
 8012bbe:	4618      	mov	r0, r3
 8012bc0:	f7fc fabc 	bl	800f13c <ld_qword>
 8012bc4:	4602      	mov	r2, r0
 8012bc6:	460b      	mov	r3, r1
 8012bc8:	f507 619f 	add.w	r1, r7, #1272	@ 0x4f8
 8012bcc:	f2a1 41dc 	subw	r1, r1, #1244	@ 0x4dc
 8012bd0:	6809      	ldr	r1, [r1, #0]
 8012bd2:	e9c1 2304 	strd	r2, r3, [r1, #16]
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 8012bd6:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012bda:	691b      	ldr	r3, [r3, #16]
 8012bdc:	3321      	adds	r3, #33	@ 0x21
 8012bde:	781b      	ldrb	r3, [r3, #0]
 8012be0:	f003 0302 	and.w	r3, r3, #2
 8012be4:	b2da      	uxtb	r2, r3
 8012be6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012bea:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	71da      	strb	r2, [r3, #7]
 8012bf2:	e021      	b.n	8012c38 <f_open+0x5a0>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8012bf4:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012bf8:	f8d7 24c4 	ldr.w	r2, [r7, #1220]	@ 0x4c4
 8012bfc:	4611      	mov	r1, r2
 8012bfe:	4618      	mov	r0, r3
 8012c00:	f7fd fe60 	bl	80108c4 <ld_clust>
 8012c04:	4602      	mov	r2, r0
 8012c06:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c0a:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c0e:	681b      	ldr	r3, [r3, #0]
 8012c10:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8012c12:	f8d7 34c4 	ldr.w	r3, [r7, #1220]	@ 0x4c4
 8012c16:	331c      	adds	r3, #28
 8012c18:	4618      	mov	r0, r3
 8012c1a:	f7fc fa6c 	bl	800f0f6 <ld_dword>
 8012c1e:	4603      	mov	r3, r0
 8012c20:	2200      	movs	r2, #0
 8012c22:	60bb      	str	r3, [r7, #8]
 8012c24:	60fa      	str	r2, [r7, #12]
 8012c26:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c2a:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c2e:	681b      	ldr	r3, [r3, #0]
 8012c30:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8012c34:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8012c38:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c3c:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c40:	681b      	ldr	r3, [r3, #0]
 8012c42:	2200      	movs	r2, #0
 8012c44:	651a      	str	r2, [r3, #80]	@ 0x50
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8012c46:	f8d7 2484 	ldr.w	r2, [r7, #1156]	@ 0x484
 8012c4a:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c4e:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c52:	681b      	ldr	r3, [r3, #0]
 8012c54:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8012c56:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012c5a:	88da      	ldrh	r2, [r3, #6]
 8012c5c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c60:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c64:	681b      	ldr	r3, [r3, #0]
 8012c66:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8012c68:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c6c:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	f507 629f 	add.w	r2, r7, #1272	@ 0x4f8
 8012c76:	f2a2 42e1 	subw	r2, r2, #1249	@ 0x4e1
 8012c7a:	7812      	ldrb	r2, [r2, #0]
 8012c7c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			fp->err = 0;			/* Clear error flag */
 8012c80:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c84:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	2200      	movs	r2, #0
 8012c8c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			fp->sect = 0;			/* Invalidate current data sector */
 8012c90:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012c94:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012c98:	681b      	ldr	r3, [r3, #0]
 8012c9a:	2200      	movs	r2, #0
 8012c9c:	645a      	str	r2, [r3, #68]	@ 0x44
			fp->fptr = 0;			/* Set file pointer top of the file */
 8012c9e:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012ca2:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012ca6:	6819      	ldr	r1, [r3, #0]
 8012ca8:	f04f 0200 	mov.w	r2, #0
 8012cac:	f04f 0300 	mov.w	r3, #0
 8012cb0:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8012cb4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012cb8:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012cbc:	681b      	ldr	r3, [r3, #0]
 8012cbe:	3354      	adds	r3, #84	@ 0x54
 8012cc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012cc4:	2100      	movs	r1, #0
 8012cc6:	4618      	mov	r0, r3
 8012cc8:	f7fc fc03 	bl	800f4d2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8012ccc:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012cd0:	f2a3 43e1 	subw	r3, r3, #1249	@ 0x4e1
 8012cd4:	781b      	ldrb	r3, [r3, #0]
 8012cd6:	f003 0320 	and.w	r3, r3, #32
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	f000 80c8 	beq.w	8012e70 <f_open+0x7d8>
 8012ce0:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012ce4:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012ce8:	681b      	ldr	r3, [r3, #0]
 8012cea:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8012cee:	4313      	orrs	r3, r2
 8012cf0:	f000 80be 	beq.w	8012e70 <f_open+0x7d8>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8012cf4:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012cf8:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012cfc:	681b      	ldr	r3, [r3, #0]
 8012cfe:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8012d02:	f507 619f 	add.w	r1, r7, #1272	@ 0x4f8
 8012d06:	f2a1 41dc 	subw	r1, r1, #1244	@ 0x4dc
 8012d0a:	6809      	ldr	r1, [r1, #0]
 8012d0c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8012d10:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012d14:	895b      	ldrh	r3, [r3, #10]
 8012d16:	025b      	lsls	r3, r3, #9
 8012d18:	f8c7 34dc 	str.w	r3, [r7, #1244]	@ 0x4dc
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8012d1c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012d20:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012d24:	681b      	ldr	r3, [r3, #0]
 8012d26:	689b      	ldr	r3, [r3, #8]
 8012d28:	f8c7 34f0 	str.w	r3, [r7, #1264]	@ 0x4f0
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8012d2c:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012d30:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012d34:	681b      	ldr	r3, [r3, #0]
 8012d36:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8012d3a:	f507 619d 	add.w	r1, r7, #1256	@ 0x4e8
 8012d3e:	e9c1 2300 	strd	r2, r3, [r1]
 8012d42:	e02f      	b.n	8012da4 <f_open+0x70c>
					clst = get_fat(&fp->obj, clst);
 8012d44:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012d48:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012d4c:	681b      	ldr	r3, [r3, #0]
 8012d4e:	f8d7 14f0 	ldr.w	r1, [r7, #1264]	@ 0x4f0
 8012d52:	4618      	mov	r0, r3
 8012d54:	f7fc feb8 	bl	800fac8 <get_fat>
 8012d58:	f8c7 04f0 	str.w	r0, [r7, #1264]	@ 0x4f0
					if (clst <= 1) res = FR_INT_ERR;
 8012d5c:	f8d7 34f0 	ldr.w	r3, [r7, #1264]	@ 0x4f0
 8012d60:	2b01      	cmp	r3, #1
 8012d62:	d802      	bhi.n	8012d6a <f_open+0x6d2>
 8012d64:	2302      	movs	r3, #2
 8012d66:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8012d6a:	f8d7 34f0 	ldr.w	r3, [r7, #1264]	@ 0x4f0
 8012d6e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012d72:	d102      	bne.n	8012d7a <f_open+0x6e2>
 8012d74:	2301      	movs	r3, #1
 8012d76:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8012d7a:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	@ 0x4dc
 8012d7e:	2200      	movs	r2, #0
 8012d80:	469a      	mov	sl, r3
 8012d82:	4693      	mov	fp, r2
 8012d84:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8012d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d8c:	ebb2 010a 	subs.w	r1, r2, sl
 8012d90:	6039      	str	r1, [r7, #0]
 8012d92:	eb63 030b 	sbc.w	r3, r3, fp
 8012d96:	607b      	str	r3, [r7, #4]
 8012d98:	f507 619d 	add.w	r1, r7, #1256	@ 0x4e8
 8012d9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012da0:	e9c1 2300 	strd	r2, r3, [r1]
 8012da4:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	d10c      	bne.n	8012dc6 <f_open+0x72e>
 8012dac:	f8d7 34dc 	ldr.w	r3, [r7, #1244]	@ 0x4dc
 8012db0:	2200      	movs	r2, #0
 8012db2:	4698      	mov	r8, r3
 8012db4:	4691      	mov	r9, r2
 8012db6:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8012dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dbe:	4590      	cmp	r8, r2
 8012dc0:	eb79 0303 	sbcs.w	r3, r9, r3
 8012dc4:	d3be      	bcc.n	8012d44 <f_open+0x6ac>
				}
				fp->clust = clst;
 8012dc6:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012dca:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012dce:	681b      	ldr	r3, [r3, #0]
 8012dd0:	f8d7 24f0 	ldr.w	r2, [r7, #1264]	@ 0x4f0
 8012dd4:	641a      	str	r2, [r3, #64]	@ 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8012dd6:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d148      	bne.n	8012e70 <f_open+0x7d8>
 8012dde:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8012de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012de6:	f3c2 0408 	ubfx	r4, r2, #0, #9
 8012dea:	2500      	movs	r5, #0
 8012dec:	ea54 0305 	orrs.w	r3, r4, r5
 8012df0:	d03e      	beq.n	8012e70 <f_open+0x7d8>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8012df2:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012df6:	f8d7 14f0 	ldr.w	r1, [r7, #1264]	@ 0x4f0
 8012dfa:	4618      	mov	r0, r3
 8012dfc:	f7fc fe44 	bl	800fa88 <clust2sect>
 8012e00:	f8c7 04d8 	str.w	r0, [r7, #1240]	@ 0x4d8
 8012e04:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	@ 0x4d8
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d103      	bne.n	8012e14 <f_open+0x77c>
						res = FR_INT_ERR;
 8012e0c:	2302      	movs	r3, #2
 8012e0e:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
 8012e12:	e02d      	b.n	8012e70 <f_open+0x7d8>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8012e14:	f507 639d 	add.w	r3, r7, #1256	@ 0x4e8
 8012e18:	e9d3 0100 	ldrd	r0, r1, [r3]
 8012e1c:	f04f 0200 	mov.w	r2, #0
 8012e20:	f04f 0300 	mov.w	r3, #0
 8012e24:	0a42      	lsrs	r2, r0, #9
 8012e26:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8012e2a:	0a4b      	lsrs	r3, r1, #9
 8012e2c:	f8d7 34d8 	ldr.w	r3, [r7, #1240]	@ 0x4d8
 8012e30:	441a      	add	r2, r3
 8012e32:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012e36:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	645a      	str	r2, [r3, #68]	@ 0x44
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8012e3e:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012e42:	7858      	ldrb	r0, [r3, #1]
 8012e44:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012e48:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012e4c:	681b      	ldr	r3, [r3, #0]
 8012e4e:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 8012e52:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012e56:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012e5a:	681b      	ldr	r3, [r3, #0]
 8012e5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012e5e:	2301      	movs	r3, #1
 8012e60:	f7fc f8d2 	bl	800f008 <disk_read>
 8012e64:	4603      	mov	r3, r0
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d002      	beq.n	8012e70 <f_open+0x7d8>
 8012e6a:	2301      	movs	r3, #1
 8012e6c:	f887 34f7 	strb.w	r3, [r7, #1271]	@ 0x4f7
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8012e70:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
 8012e74:	2b00      	cmp	r3, #0
 8012e76:	d006      	beq.n	8012e86 <f_open+0x7ee>
 8012e78:	f507 639f 	add.w	r3, r7, #1272	@ 0x4f8
 8012e7c:	f2a3 43dc 	subw	r3, r3, #1244	@ 0x4dc
 8012e80:	681b      	ldr	r3, [r3, #0]
 8012e82:	2200      	movs	r2, #0
 8012e84:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8012e86:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8012e8a:	f897 24f7 	ldrb.w	r2, [r7, #1271]	@ 0x4f7
 8012e8e:	4611      	mov	r1, r2
 8012e90:	4618      	mov	r0, r3
 8012e92:	f7fc fb91 	bl	800f5b8 <unlock_fs>
 8012e96:	f897 34f7 	ldrb.w	r3, [r7, #1271]	@ 0x4f7
}
 8012e9a:	4618      	mov	r0, r3
 8012e9c:	f507 679f 	add.w	r7, r7, #1272	@ 0x4f8
 8012ea0:	46bd      	mov	sp, r7
 8012ea2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08012ea6 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8012ea6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012eaa:	b08d      	sub	sp, #52	@ 0x34
 8012eac:	af00      	add	r7, sp, #0
 8012eae:	60f8      	str	r0, [r7, #12]
 8012eb0:	60b9      	str	r1, [r7, #8]
 8012eb2:	607a      	str	r2, [r7, #4]
 8012eb4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8012eb6:	68bb      	ldr	r3, [r7, #8]
 8012eb8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8012eba:	683b      	ldr	r3, [r7, #0]
 8012ebc:	2200      	movs	r2, #0
 8012ebe:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8012ec0:	68fb      	ldr	r3, [r7, #12]
 8012ec2:	f107 0210 	add.w	r2, r7, #16
 8012ec6:	4611      	mov	r1, r2
 8012ec8:	4618      	mov	r0, r3
 8012eca:	f7ff fb39 	bl	8012540 <validate>
 8012ece:	4603      	mov	r3, r0
 8012ed0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8012ed4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	d108      	bne.n	8012eee <f_write+0x48>
 8012edc:	68fb      	ldr	r3, [r7, #12]
 8012ede:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8012ee2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8012ee6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012eea:	2b00      	cmp	r3, #0
 8012eec:	d009      	beq.n	8012f02 <f_write+0x5c>
 8012eee:	693b      	ldr	r3, [r7, #16]
 8012ef0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8012ef4:	4611      	mov	r1, r2
 8012ef6:	4618      	mov	r0, r3
 8012ef8:	f7fc fb5e 	bl	800f5b8 <unlock_fs>
 8012efc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8012f00:	e1af      	b.n	8013262 <f_write+0x3bc>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8012f02:	68fb      	ldr	r3, [r7, #12]
 8012f04:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012f08:	f003 0302 	and.w	r3, r3, #2
 8012f0c:	2b00      	cmp	r3, #0
 8012f0e:	d106      	bne.n	8012f1e <f_write+0x78>
 8012f10:	693b      	ldr	r3, [r7, #16]
 8012f12:	2107      	movs	r1, #7
 8012f14:	4618      	mov	r0, r3
 8012f16:	f7fc fb4f 	bl	800f5b8 <unlock_fs>
 8012f1a:	2307      	movs	r3, #7
 8012f1c:	e1a1      	b.n	8013262 <f_write+0x3bc>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8012f1e:	693b      	ldr	r3, [r7, #16]
 8012f20:	781b      	ldrb	r3, [r3, #0]
 8012f22:	2b04      	cmp	r3, #4
 8012f24:	f000 8188 	beq.w	8013238 <f_write+0x392>
 8012f28:	68fb      	ldr	r3, [r7, #12]
 8012f2a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	18d1      	adds	r1, r2, r3
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012f38:	4613      	mov	r3, r2
 8012f3a:	4299      	cmp	r1, r3
 8012f3c:	f080 817c 	bcs.w	8013238 <f_write+0x392>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8012f40:	68fb      	ldr	r3, [r7, #12]
 8012f42:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012f46:	4613      	mov	r3, r2
 8012f48:	43db      	mvns	r3, r3
 8012f4a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8012f4c:	e174      	b.n	8013238 <f_write+0x392>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8012f4e:	68fb      	ldr	r3, [r7, #12]
 8012f50:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012f54:	f3c2 0408 	ubfx	r4, r2, #0, #9
 8012f58:	2500      	movs	r5, #0
 8012f5a:	ea54 0305 	orrs.w	r3, r4, r5
 8012f5e:	f040 8119 	bne.w	8013194 <f_write+0x2ee>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8012f62:	68fb      	ldr	r3, [r7, #12]
 8012f64:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8012f68:	f04f 0200 	mov.w	r2, #0
 8012f6c:	f04f 0300 	mov.w	r3, #0
 8012f70:	0a42      	lsrs	r2, r0, #9
 8012f72:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8012f76:	0a4b      	lsrs	r3, r1, #9
 8012f78:	693b      	ldr	r3, [r7, #16]
 8012f7a:	895b      	ldrh	r3, [r3, #10]
 8012f7c:	3b01      	subs	r3, #1
 8012f7e:	4013      	ands	r3, r2
 8012f80:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8012f82:	69bb      	ldr	r3, [r7, #24]
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	d150      	bne.n	801302a <f_write+0x184>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8012f88:	68fb      	ldr	r3, [r7, #12]
 8012f8a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012f8e:	4313      	orrs	r3, r2
 8012f90:	d10c      	bne.n	8012fac <f_write+0x106>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8012f92:	68fb      	ldr	r3, [r7, #12]
 8012f94:	689b      	ldr	r3, [r3, #8]
 8012f96:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8012f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d11a      	bne.n	8012fd4 <f_write+0x12e>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	2100      	movs	r1, #0
 8012fa2:	4618      	mov	r0, r3
 8012fa4:	f7fd f992 	bl	80102cc <create_chain>
 8012fa8:	62b8      	str	r0, [r7, #40]	@ 0x28
 8012faa:	e013      	b.n	8012fd4 <f_write+0x12e>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8012fac:	68fb      	ldr	r3, [r7, #12]
 8012fae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	d007      	beq.n	8012fc4 <f_write+0x11e>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8012fb4:	68fb      	ldr	r3, [r7, #12]
 8012fb6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8012fba:	68f8      	ldr	r0, [r7, #12]
 8012fbc:	f7fd fa87 	bl	80104ce <clmt_clust>
 8012fc0:	62b8      	str	r0, [r7, #40]	@ 0x28
 8012fc2:	e007      	b.n	8012fd4 <f_write+0x12e>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8012fc4:	68fa      	ldr	r2, [r7, #12]
 8012fc6:	68fb      	ldr	r3, [r7, #12]
 8012fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8012fca:	4619      	mov	r1, r3
 8012fcc:	4610      	mov	r0, r2
 8012fce:	f7fd f97d 	bl	80102cc <create_chain>
 8012fd2:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8012fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012fd6:	2b00      	cmp	r3, #0
 8012fd8:	f000 8133 	beq.w	8013242 <f_write+0x39c>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8012fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012fde:	2b01      	cmp	r3, #1
 8012fe0:	d10a      	bne.n	8012ff8 <f_write+0x152>
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	2202      	movs	r2, #2
 8012fe6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8012fea:	693b      	ldr	r3, [r7, #16]
 8012fec:	2102      	movs	r1, #2
 8012fee:	4618      	mov	r0, r3
 8012ff0:	f7fc fae2 	bl	800f5b8 <unlock_fs>
 8012ff4:	2302      	movs	r3, #2
 8012ff6:	e134      	b.n	8013262 <f_write+0x3bc>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8012ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ffa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012ffe:	d10a      	bne.n	8013016 <f_write+0x170>
 8013000:	68fb      	ldr	r3, [r7, #12]
 8013002:	2201      	movs	r2, #1
 8013004:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013008:	693b      	ldr	r3, [r7, #16]
 801300a:	2101      	movs	r1, #1
 801300c:	4618      	mov	r0, r3
 801300e:	f7fc fad3 	bl	800f5b8 <unlock_fs>
 8013012:	2301      	movs	r3, #1
 8013014:	e125      	b.n	8013262 <f_write+0x3bc>
				fp->clust = clst;			/* Update current cluster */
 8013016:	68fb      	ldr	r3, [r7, #12]
 8013018:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801301a:	641a      	str	r2, [r3, #64]	@ 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	689b      	ldr	r3, [r3, #8]
 8013020:	2b00      	cmp	r3, #0
 8013022:	d102      	bne.n	801302a <f_write+0x184>
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013028:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013030:	b25b      	sxtb	r3, r3
 8013032:	2b00      	cmp	r3, #0
 8013034:	da20      	bge.n	8013078 <f_write+0x1d2>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013036:	693b      	ldr	r3, [r7, #16]
 8013038:	7858      	ldrb	r0, [r3, #1]
 801303a:	68fb      	ldr	r3, [r7, #12]
 801303c:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 8013040:	68fb      	ldr	r3, [r7, #12]
 8013042:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013044:	2301      	movs	r3, #1
 8013046:	f7fb ffff 	bl	800f048 <disk_write>
 801304a:	4603      	mov	r3, r0
 801304c:	2b00      	cmp	r3, #0
 801304e:	d00a      	beq.n	8013066 <f_write+0x1c0>
 8013050:	68fb      	ldr	r3, [r7, #12]
 8013052:	2201      	movs	r2, #1
 8013054:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013058:	693b      	ldr	r3, [r7, #16]
 801305a:	2101      	movs	r1, #1
 801305c:	4618      	mov	r0, r3
 801305e:	f7fc faab 	bl	800f5b8 <unlock_fs>
 8013062:	2301      	movs	r3, #1
 8013064:	e0fd      	b.n	8013262 <f_write+0x3bc>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013066:	68fb      	ldr	r3, [r7, #12]
 8013068:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801306c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013070:	b2da      	uxtb	r2, r3
 8013072:	68fb      	ldr	r3, [r7, #12]
 8013074:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8013078:	693a      	ldr	r2, [r7, #16]
 801307a:	68fb      	ldr	r3, [r7, #12]
 801307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801307e:	4619      	mov	r1, r3
 8013080:	4610      	mov	r0, r2
 8013082:	f7fc fd01 	bl	800fa88 <clust2sect>
 8013086:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8013088:	697b      	ldr	r3, [r7, #20]
 801308a:	2b00      	cmp	r3, #0
 801308c:	d10a      	bne.n	80130a4 <f_write+0x1fe>
 801308e:	68fb      	ldr	r3, [r7, #12]
 8013090:	2202      	movs	r2, #2
 8013092:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013096:	693b      	ldr	r3, [r7, #16]
 8013098:	2102      	movs	r1, #2
 801309a:	4618      	mov	r0, r3
 801309c:	f7fc fa8c 	bl	800f5b8 <unlock_fs>
 80130a0:	2302      	movs	r3, #2
 80130a2:	e0de      	b.n	8013262 <f_write+0x3bc>
			sect += csect;
 80130a4:	697a      	ldr	r2, [r7, #20]
 80130a6:	69bb      	ldr	r3, [r7, #24]
 80130a8:	4413      	add	r3, r2
 80130aa:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80130ac:	687b      	ldr	r3, [r7, #4]
 80130ae:	0a5b      	lsrs	r3, r3, #9
 80130b0:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80130b2:	6a3b      	ldr	r3, [r7, #32]
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	d044      	beq.n	8013142 <f_write+0x29c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80130b8:	69ba      	ldr	r2, [r7, #24]
 80130ba:	6a3b      	ldr	r3, [r7, #32]
 80130bc:	4413      	add	r3, r2
 80130be:	693a      	ldr	r2, [r7, #16]
 80130c0:	8952      	ldrh	r2, [r2, #10]
 80130c2:	4293      	cmp	r3, r2
 80130c4:	d905      	bls.n	80130d2 <f_write+0x22c>
					cc = fs->csize - csect;
 80130c6:	693b      	ldr	r3, [r7, #16]
 80130c8:	895b      	ldrh	r3, [r3, #10]
 80130ca:	461a      	mov	r2, r3
 80130cc:	69bb      	ldr	r3, [r7, #24]
 80130ce:	1ad3      	subs	r3, r2, r3
 80130d0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80130d2:	693b      	ldr	r3, [r7, #16]
 80130d4:	7858      	ldrb	r0, [r3, #1]
 80130d6:	6a3b      	ldr	r3, [r7, #32]
 80130d8:	697a      	ldr	r2, [r7, #20]
 80130da:	69f9      	ldr	r1, [r7, #28]
 80130dc:	f7fb ffb4 	bl	800f048 <disk_write>
 80130e0:	4603      	mov	r3, r0
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d00a      	beq.n	80130fc <f_write+0x256>
 80130e6:	68fb      	ldr	r3, [r7, #12]
 80130e8:	2201      	movs	r2, #1
 80130ea:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 80130ee:	693b      	ldr	r3, [r7, #16]
 80130f0:	2101      	movs	r1, #1
 80130f2:	4618      	mov	r0, r3
 80130f4:	f7fc fa60 	bl	800f5b8 <unlock_fs>
 80130f8:	2301      	movs	r3, #1
 80130fa:	e0b2      	b.n	8013262 <f_write+0x3bc>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80130fc:	68fb      	ldr	r3, [r7, #12]
 80130fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013100:	697b      	ldr	r3, [r7, #20]
 8013102:	1ad3      	subs	r3, r2, r3
 8013104:	6a3a      	ldr	r2, [r7, #32]
 8013106:	429a      	cmp	r2, r3
 8013108:	d917      	bls.n	801313a <f_write+0x294>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 801310a:	68fb      	ldr	r3, [r7, #12]
 801310c:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 8013110:	68fb      	ldr	r3, [r7, #12]
 8013112:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013114:	697b      	ldr	r3, [r7, #20]
 8013116:	1ad3      	subs	r3, r2, r3
 8013118:	025b      	lsls	r3, r3, #9
 801311a:	69fa      	ldr	r2, [r7, #28]
 801311c:	4413      	add	r3, r2
 801311e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013122:	4619      	mov	r1, r3
 8013124:	f7fc f9b4 	bl	800f490 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8013128:	68fb      	ldr	r3, [r7, #12]
 801312a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801312e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013132:	b2da      	uxtb	r2, r3
 8013134:	68fb      	ldr	r3, [r7, #12]
 8013136:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801313a:	6a3b      	ldr	r3, [r7, #32]
 801313c:	025b      	lsls	r3, r3, #9
 801313e:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8013140:	e04f      	b.n	80131e2 <f_write+0x33c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013142:	68fb      	ldr	r3, [r7, #12]
 8013144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013146:	697a      	ldr	r2, [r7, #20]
 8013148:	429a      	cmp	r2, r3
 801314a:	d020      	beq.n	801318e <f_write+0x2e8>
				fp->fptr < fp->obj.objsize &&
 801314c:	68fb      	ldr	r3, [r7, #12]
 801314e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8013152:	68fb      	ldr	r3, [r7, #12]
 8013154:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8013158:	4290      	cmp	r0, r2
 801315a:	eb71 0303 	sbcs.w	r3, r1, r3
 801315e:	d216      	bcs.n	801318e <f_write+0x2e8>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8013160:	693b      	ldr	r3, [r7, #16]
 8013162:	7858      	ldrb	r0, [r3, #1]
 8013164:	68fb      	ldr	r3, [r7, #12]
 8013166:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 801316a:	2301      	movs	r3, #1
 801316c:	697a      	ldr	r2, [r7, #20]
 801316e:	f7fb ff4b 	bl	800f008 <disk_read>
 8013172:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8013174:	2b00      	cmp	r3, #0
 8013176:	d00a      	beq.n	801318e <f_write+0x2e8>
					ABORT(fs, FR_DISK_ERR);
 8013178:	68fb      	ldr	r3, [r7, #12]
 801317a:	2201      	movs	r2, #1
 801317c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013180:	693b      	ldr	r3, [r7, #16]
 8013182:	2101      	movs	r1, #1
 8013184:	4618      	mov	r0, r3
 8013186:	f7fc fa17 	bl	800f5b8 <unlock_fs>
 801318a:	2301      	movs	r3, #1
 801318c:	e069      	b.n	8013262 <f_write+0x3bc>
			}
#endif
			fp->sect = sect;
 801318e:	68fb      	ldr	r3, [r7, #12]
 8013190:	697a      	ldr	r2, [r7, #20]
 8013192:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 801319a:	4613      	mov	r3, r2
 801319c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80131a0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80131a4:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80131a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	429a      	cmp	r2, r3
 80131ac:	d901      	bls.n	80131b2 <f_write+0x30c>
 80131ae:	687b      	ldr	r3, [r7, #4]
 80131b0:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80131be:	4613      	mov	r3, r2
 80131c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80131c4:	440b      	add	r3, r1
 80131c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80131c8:	69f9      	ldr	r1, [r7, #28]
 80131ca:	4618      	mov	r0, r3
 80131cc:	f7fc f960 	bl	800f490 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80131d0:	68fb      	ldr	r3, [r7, #12]
 80131d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80131d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80131da:	b2da      	uxtb	r2, r3
 80131dc:	68fb      	ldr	r3, [r7, #12]
 80131de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80131e2:	69fa      	ldr	r2, [r7, #28]
 80131e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131e6:	4413      	add	r3, r2
 80131e8:	61fb      	str	r3, [r7, #28]
 80131ea:	68fb      	ldr	r3, [r7, #12]
 80131ec:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80131f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80131f2:	2000      	movs	r0, #0
 80131f4:	4688      	mov	r8, r1
 80131f6:	4681      	mov	r9, r0
 80131f8:	eb12 0a08 	adds.w	sl, r2, r8
 80131fc:	eb43 0b09 	adc.w	fp, r3, r9
 8013200:	68fb      	ldr	r3, [r7, #12]
 8013202:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	@ 0x38
 8013206:	68fb      	ldr	r3, [r7, #12]
 8013208:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801320c:	68f9      	ldr	r1, [r7, #12]
 801320e:	e9d1 010e 	ldrd	r0, r1, [r1, #56]	@ 0x38
 8013212:	4282      	cmp	r2, r0
 8013214:	eb73 0601 	sbcs.w	r6, r3, r1
 8013218:	d201      	bcs.n	801321e <f_write+0x378>
 801321a:	4602      	mov	r2, r0
 801321c:	460b      	mov	r3, r1
 801321e:	68f9      	ldr	r1, [r7, #12]
 8013220:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8013224:	683b      	ldr	r3, [r7, #0]
 8013226:	681a      	ldr	r2, [r3, #0]
 8013228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801322a:	441a      	add	r2, r3
 801322c:	683b      	ldr	r3, [r7, #0]
 801322e:	601a      	str	r2, [r3, #0]
 8013230:	687a      	ldr	r2, [r7, #4]
 8013232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013234:	1ad3      	subs	r3, r2, r3
 8013236:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	2b00      	cmp	r3, #0
 801323c:	f47f ae87 	bne.w	8012f4e <f_write+0xa8>
 8013240:	e000      	b.n	8013244 <f_write+0x39e>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8013242:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801324a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801324e:	b2da      	uxtb	r2, r3
 8013250:	68fb      	ldr	r3, [r7, #12]
 8013252:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	LEAVE_FF(fs, FR_OK);
 8013256:	693b      	ldr	r3, [r7, #16]
 8013258:	2100      	movs	r1, #0
 801325a:	4618      	mov	r0, r3
 801325c:	f7fc f9ac 	bl	800f5b8 <unlock_fs>
 8013260:	2300      	movs	r3, #0
}
 8013262:	4618      	mov	r0, r3
 8013264:	3734      	adds	r7, #52	@ 0x34
 8013266:	46bd      	mov	sp, r7
 8013268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801326c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801326c:	b580      	push	{r7, lr}
 801326e:	f5ad 6d99 	sub.w	sp, sp, #1224	@ 0x4c8
 8013272:	af00      	add	r7, sp, #0
 8013274:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013278:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 801327c:	6018      	str	r0, [r3, #0]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801327e:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013282:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013286:	681b      	ldr	r3, [r3, #0]
 8013288:	f507 6297 	add.w	r2, r7, #1208	@ 0x4b8
 801328c:	4611      	mov	r1, r2
 801328e:	4618      	mov	r0, r3
 8013290:	f7ff f956 	bl	8012540 <validate>
 8013294:	4603      	mov	r3, r0
 8013296:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
	if (res == FR_OK) {
 801329a:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 801329e:	2b00      	cmp	r3, #0
 80132a0:	f040 818b 	bne.w	80135ba <f_sync+0x34e>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80132a4:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80132a8:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80132ac:	681b      	ldr	r3, [r3, #0]
 80132ae:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80132b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80132b6:	2b00      	cmp	r3, #0
 80132b8:	f000 817f 	beq.w	80135ba <f_sync+0x34e>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80132bc:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80132c0:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80132c4:	681b      	ldr	r3, [r3, #0]
 80132c6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80132ca:	b25b      	sxtb	r3, r3
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	da2e      	bge.n	801332e <f_sync+0xc2>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80132d0:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80132d4:	7858      	ldrb	r0, [r3, #1]
 80132d6:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80132da:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 80132e4:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80132e8:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80132ec:	681b      	ldr	r3, [r3, #0]
 80132ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80132f0:	2301      	movs	r3, #1
 80132f2:	f7fb fea9 	bl	800f048 <disk_write>
 80132f6:	4603      	mov	r3, r0
 80132f8:	2b00      	cmp	r3, #0
 80132fa:	d007      	beq.n	801330c <f_sync+0xa0>
 80132fc:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013300:	2101      	movs	r1, #1
 8013302:	4618      	mov	r0, r3
 8013304:	f7fc f958 	bl	800f5b8 <unlock_fs>
 8013308:	2301      	movs	r3, #1
 801330a:	e160      	b.n	80135ce <f_sync+0x362>
				fp->flag &= (BYTE)~FA_DIRTY;
 801330c:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013310:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801331a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801331e:	b2da      	uxtb	r2, r3
 8013320:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013324:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013328:	681b      	ldr	r3, [r3, #0]
 801332a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801332e:	f7f8 f805 	bl	800b33c <get_fattime>
 8013332:	f8c7 04c0 	str.w	r0, [r7, #1216]	@ 0x4c0
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 8013336:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 801333a:	781b      	ldrb	r3, [r3, #0]
 801333c:	2b04      	cmp	r3, #4
 801333e:	f040 80ca 	bne.w	80134d6 <f_sync+0x26a>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 8013342:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013346:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 801334a:	681b      	ldr	r3, [r3, #0]
 801334c:	4618      	mov	r0, r3
 801334e:	f7fc fea9 	bl	80100a4 <fill_first_frag>
 8013352:	4603      	mov	r3, r0
 8013354:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
				if (res == FR_OK) {
 8013358:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 801335c:	2b00      	cmp	r3, #0
 801335e:	d112      	bne.n	8013386 <f_sync+0x11a>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 8013360:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013364:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013368:	6818      	ldr	r0, [r3, #0]
 801336a:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 801336e:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013372:	681b      	ldr	r3, [r3, #0]
 8013374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013376:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801337a:	4619      	mov	r1, r3
 801337c:	f7fc fec1 	bl	8010102 <fill_last_frag>
 8013380:	4603      	mov	r3, r0
 8013382:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
				}
				if (res == FR_OK) {
 8013386:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 801338a:	2b00      	cmp	r3, #0
 801338c:	f040 8115 	bne.w	80135ba <f_sync+0x34e>
					INIT_NAMBUF(fs);
 8013390:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013394:	f507 721a 	add.w	r2, r7, #616	@ 0x268
 8013398:	60da      	str	r2, [r3, #12]
 801339a:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 801339e:	f107 0208 	add.w	r2, r7, #8
 80133a2:	611a      	str	r2, [r3, #16]
					res = load_obj_dir(&dj, &fp->obj);	/* Load directory entry block */
 80133a4:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80133a8:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80133ac:	681a      	ldr	r2, [r3, #0]
 80133ae:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 80133b2:	4611      	mov	r1, r2
 80133b4:	4618      	mov	r0, r3
 80133b6:	f7fd fdcf 	bl	8010f58 <load_obj_dir>
 80133ba:	4603      	mov	r3, r0
 80133bc:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
					if (res == FR_OK) {
 80133c0:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	f040 80f8 	bne.w	80135ba <f_sync+0x34e>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive bit */
 80133ca:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80133ce:	691b      	ldr	r3, [r3, #16]
 80133d0:	3304      	adds	r3, #4
 80133d2:	781a      	ldrb	r2, [r3, #0]
 80133d4:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80133d8:	691b      	ldr	r3, [r3, #16]
 80133da:	3304      	adds	r3, #4
 80133dc:	f042 0220 	orr.w	r2, r2, #32
 80133e0:	b2d2      	uxtb	r2, r2
 80133e2:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation info */
 80133e4:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80133e8:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80133ec:	681b      	ldr	r3, [r3, #0]
 80133ee:	79da      	ldrb	r2, [r3, #7]
 80133f0:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80133f4:	691b      	ldr	r3, [r3, #16]
 80133f6:	3321      	adds	r3, #33	@ 0x21
 80133f8:	f042 0201 	orr.w	r2, r2, #1
 80133fc:	b2d2      	uxtb	r2, r2
 80133fe:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);
 8013400:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013404:	691b      	ldr	r3, [r3, #16]
 8013406:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801340a:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 801340e:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013412:	681b      	ldr	r3, [r3, #0]
 8013414:	689b      	ldr	r3, [r3, #8]
 8013416:	4619      	mov	r1, r3
 8013418:	4610      	mov	r0, r2
 801341a:	f7fb ff85 	bl	800f328 <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);
 801341e:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013422:	691b      	ldr	r3, [r3, #16]
 8013424:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8013428:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 801342c:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013430:	681b      	ldr	r3, [r3, #0]
 8013432:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8013436:	4608      	mov	r0, r1
 8013438:	f7fb ffa2 	bl	800f380 <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);
 801343c:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013440:	691b      	ldr	r3, [r3, #16]
 8013442:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 8013446:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 801344a:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 801344e:	681b      	ldr	r3, [r3, #0]
 8013450:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8013454:	4608      	mov	r0, r1
 8013456:	f7fb ff93 	bl	800f380 <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 801345a:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 801345e:	691b      	ldr	r3, [r3, #16]
 8013460:	330c      	adds	r3, #12
 8013462:	f8d7 14c0 	ldr.w	r1, [r7, #1216]	@ 0x4c0
 8013466:	4618      	mov	r0, r3
 8013468:	f7fb ff5e 	bl	800f328 <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 801346c:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013470:	691b      	ldr	r3, [r3, #16]
 8013472:	3315      	adds	r3, #21
 8013474:	2200      	movs	r2, #0
 8013476:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 8013478:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 801347c:	691b      	ldr	r3, [r3, #16]
 801347e:	3310      	adds	r3, #16
 8013480:	2100      	movs	r1, #0
 8013482:	4618      	mov	r0, r3
 8013484:	f7fb ff50 	bl	800f328 <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 8013488:	f507 638d 	add.w	r3, r7, #1128	@ 0x468
 801348c:	4618      	mov	r0, r3
 801348e:	f7fd fd99 	bl	8010fc4 <store_xdir>
 8013492:	4603      	mov	r3, r0
 8013494:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
						if (res == FR_OK) {
 8013498:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 801349c:	2b00      	cmp	r3, #0
 801349e:	f040 808c 	bne.w	80135ba <f_sync+0x34e>
							res = sync_fs(fs);
 80134a2:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80134a6:	4618      	mov	r0, r3
 80134a8:	f7fc fa80 	bl	800f9ac <sync_fs>
 80134ac:	4603      	mov	r3, r0
 80134ae:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
							fp->flag &= (BYTE)~FA_MODIFIED;
 80134b2:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80134b6:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80134ba:	681b      	ldr	r3, [r3, #0]
 80134bc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80134c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80134c4:	b2da      	uxtb	r2, r3
 80134c6:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80134ca:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80134ce:	681b      	ldr	r3, [r3, #0]
 80134d0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 80134d4:	e071      	b.n	80135ba <f_sync+0x34e>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80134d6:	f8d7 24b8 	ldr.w	r2, [r7, #1208]	@ 0x4b8
 80134da:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80134de:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80134e2:	681b      	ldr	r3, [r3, #0]
 80134e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80134e6:	4619      	mov	r1, r3
 80134e8:	4610      	mov	r0, r2
 80134ea:	f7fc fa31 	bl	800f950 <move_window>
 80134ee:	4603      	mov	r3, r0
 80134f0:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
				if (res == FR_OK) {
 80134f4:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d15e      	bne.n	80135ba <f_sync+0x34e>
					dir = fp->dir_ptr;
 80134fc:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013500:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013504:	681b      	ldr	r3, [r3, #0]
 8013506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8013508:	f8c7 34bc 	str.w	r3, [r7, #1212]	@ 0x4bc
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801350c:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 8013510:	330b      	adds	r3, #11
 8013512:	781a      	ldrb	r2, [r3, #0]
 8013514:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 8013518:	330b      	adds	r3, #11
 801351a:	f042 0220 	orr.w	r2, r2, #32
 801351e:	b2d2      	uxtb	r2, r2
 8013520:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8013522:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013526:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 801352a:	681b      	ldr	r3, [r3, #0]
 801352c:	6818      	ldr	r0, [r3, #0]
 801352e:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013532:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013536:	681b      	ldr	r3, [r3, #0]
 8013538:	689b      	ldr	r3, [r3, #8]
 801353a:	461a      	mov	r2, r3
 801353c:	f8d7 14bc 	ldr.w	r1, [r7, #1212]	@ 0x4bc
 8013540:	f7fd f9df 	bl	8010902 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8013544:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 8013548:	f103 001c 	add.w	r0, r3, #28
 801354c:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 8013550:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 8013554:	681b      	ldr	r3, [r3, #0]
 8013556:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801355a:	4613      	mov	r3, r2
 801355c:	4619      	mov	r1, r3
 801355e:	f7fb fee3 	bl	800f328 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8013562:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 8013566:	3316      	adds	r3, #22
 8013568:	f8d7 14c0 	ldr.w	r1, [r7, #1216]	@ 0x4c0
 801356c:	4618      	mov	r0, r3
 801356e:	f7fb fedb 	bl	800f328 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8013572:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	@ 0x4bc
 8013576:	3312      	adds	r3, #18
 8013578:	2100      	movs	r1, #0
 801357a:	4618      	mov	r0, r3
 801357c:	f7fb feb9 	bl	800f2f2 <st_word>
					fs->wflag = 1;
 8013580:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 8013584:	2201      	movs	r2, #1
 8013586:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8013588:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 801358c:	4618      	mov	r0, r3
 801358e:	f7fc fa0d 	bl	800f9ac <sync_fs>
 8013592:	4603      	mov	r3, r0
 8013594:	f887 34c7 	strb.w	r3, [r7, #1223]	@ 0x4c7
					fp->flag &= (BYTE)~FA_MODIFIED;
 8013598:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 801359c:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80135a0:	681b      	ldr	r3, [r3, #0]
 80135a2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80135a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80135aa:	b2da      	uxtb	r2, r3
 80135ac:	f507 6399 	add.w	r3, r7, #1224	@ 0x4c8
 80135b0:	f2a3 43c4 	subw	r3, r3, #1220	@ 0x4c4
 80135b4:	681b      	ldr	r3, [r3, #0]
 80135b6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80135ba:	f8d7 34b8 	ldr.w	r3, [r7, #1208]	@ 0x4b8
 80135be:	f897 24c7 	ldrb.w	r2, [r7, #1223]	@ 0x4c7
 80135c2:	4611      	mov	r1, r2
 80135c4:	4618      	mov	r0, r3
 80135c6:	f7fb fff7 	bl	800f5b8 <unlock_fs>
 80135ca:	f897 34c7 	ldrb.w	r3, [r7, #1223]	@ 0x4c7
}
 80135ce:	4618      	mov	r0, r3
 80135d0:	f507 6799 	add.w	r7, r7, #1224	@ 0x4c8
 80135d4:	46bd      	mov	sp, r7
 80135d6:	bd80      	pop	{r7, pc}

080135d8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80135d8:	b580      	push	{r7, lr}
 80135da:	b084      	sub	sp, #16
 80135dc:	af00      	add	r7, sp, #0
 80135de:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80135e0:	6878      	ldr	r0, [r7, #4]
 80135e2:	f7ff fe43 	bl	801326c <f_sync>
 80135e6:	4603      	mov	r3, r0
 80135e8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80135ea:	7bfb      	ldrb	r3, [r7, #15]
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	d11d      	bne.n	801362c <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	f107 0208 	add.w	r2, r7, #8
 80135f6:	4611      	mov	r1, r2
 80135f8:	4618      	mov	r0, r3
 80135fa:	f7fe ffa1 	bl	8012540 <validate>
 80135fe:	4603      	mov	r3, r0
 8013600:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8013602:	7bfb      	ldrb	r3, [r7, #15]
 8013604:	2b00      	cmp	r3, #0
 8013606:	d111      	bne.n	801362c <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801360c:	4618      	mov	r0, r3
 801360e:	f7fc f8fb 	bl	800f808 <dec_lock>
 8013612:	4603      	mov	r3, r0
 8013614:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8013616:	7bfb      	ldrb	r3, [r7, #15]
 8013618:	2b00      	cmp	r3, #0
 801361a:	d102      	bne.n	8013622 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	2200      	movs	r2, #0
 8013620:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8013622:	68bb      	ldr	r3, [r7, #8]
 8013624:	2100      	movs	r1, #0
 8013626:	4618      	mov	r0, r3
 8013628:	f7fb ffc6 	bl	800f5b8 <unlock_fs>
#endif
		}
	}
	return res;
 801362c:	7bfb      	ldrb	r3, [r7, #15]
}
 801362e:	4618      	mov	r0, r3
 8013630:	3710      	adds	r7, #16
 8013632:	46bd      	mov	sp, r7
 8013634:	bd80      	pop	{r7, pc}

08013636 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8013636:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801363a:	b0b6      	sub	sp, #216	@ 0xd8
 801363c:	af00      	add	r7, sp, #0
 801363e:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
 8013642:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8013646:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801364a:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 801364e:	4619      	mov	r1, r3
 8013650:	4610      	mov	r0, r2
 8013652:	f7fe ff75 	bl	8012540 <validate>
 8013656:	4603      	mov	r3, r0
 8013658:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
	if (res == FR_OK) res = (FRESULT)fp->err;
 801365c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8013660:	2b00      	cmp	r3, #0
 8013662:	d105      	bne.n	8013670 <f_lseek+0x3a>
 8013664:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013668:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 801366c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
 8013670:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 8013674:	2b00      	cmp	r3, #0
 8013676:	d111      	bne.n	801369c <f_lseek+0x66>
 8013678:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801367c:	781b      	ldrb	r3, [r3, #0]
 801367e:	2b04      	cmp	r3, #4
 8013680:	d10c      	bne.n	801369c <f_lseek+0x66>
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 8013682:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8013686:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801368a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801368c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013690:	4619      	mov	r1, r3
 8013692:	f7fc fd36 	bl	8010102 <fill_last_frag>
 8013696:	4603      	mov	r3, r0
 8013698:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 801369c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	d00a      	beq.n	80136ba <f_lseek+0x84>
 80136a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80136a8:	f897 20d7 	ldrb.w	r2, [r7, #215]	@ 0xd7
 80136ac:	4611      	mov	r1, r2
 80136ae:	4618      	mov	r0, r3
 80136b0:	f7fb ff82 	bl	800f5b8 <unlock_fs>
 80136b4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
 80136b8:	e3dc      	b.n	8013e74 <f_lseek+0x83e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80136ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80136be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80136c0:	2b00      	cmp	r3, #0
 80136c2:	f000 815f 	beq.w	8013984 <f_lseek+0x34e>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80136c6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80136ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80136ce:	bf08      	it	eq
 80136d0:	f1b2 3fff 	cmpeq.w	r2, #4294967295	@ 0xffffffff
 80136d4:	f040 8093 	bne.w	80137fe <f_lseek+0x1c8>
			tbl = fp->cltbl;
 80136d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80136dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80136de:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80136e2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80136e6:	1d1a      	adds	r2, r3, #4
 80136e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80136ec:	681b      	ldr	r3, [r3, #0]
 80136ee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80136f2:	2302      	movs	r3, #2
 80136f4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
			cl = fp->obj.sclust;		/* Origin of the chain */
 80136f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80136fc:	689b      	ldr	r3, [r3, #8]
 80136fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
			if (cl) {
 8013702:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013706:	2b00      	cmp	r3, #0
 8013708:	d064      	beq.n	80137d4 <f_lseek+0x19e>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 801370a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801370e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8013712:	2300      	movs	r3, #0
 8013714:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8013718:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 801371c:	3302      	adds	r3, #2
 801371e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
					do {
						pcl = cl; ncl++;
 8013722:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8013726:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801372a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 801372e:	3301      	adds	r3, #1
 8013730:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
						cl = get_fat(&fp->obj, cl);
 8013734:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013738:	f8d7 10c8 	ldr.w	r1, [r7, #200]	@ 0xc8
 801373c:	4618      	mov	r0, r3
 801373e:	f7fc f9c3 	bl	800fac8 <get_fat>
 8013742:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8013746:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801374a:	2b01      	cmp	r3, #1
 801374c:	d80c      	bhi.n	8013768 <f_lseek+0x132>
 801374e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013752:	2202      	movs	r2, #2
 8013754:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013758:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801375c:	2102      	movs	r1, #2
 801375e:	4618      	mov	r0, r3
 8013760:	f7fb ff2a 	bl	800f5b8 <unlock_fs>
 8013764:	2302      	movs	r3, #2
 8013766:	e385      	b.n	8013e74 <f_lseek+0x83e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013768:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801376c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013770:	d10c      	bne.n	801378c <f_lseek+0x156>
 8013772:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013776:	2201      	movs	r2, #1
 8013778:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 801377c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013780:	2101      	movs	r1, #1
 8013782:	4618      	mov	r0, r3
 8013784:	f7fb ff18 	bl	800f5b8 <unlock_fs>
 8013788:	2301      	movs	r3, #1
 801378a:	e373      	b.n	8013e74 <f_lseek+0x83e>
					} while (cl == pcl + 1);
 801378c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013790:	3301      	adds	r3, #1
 8013792:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8013796:	429a      	cmp	r2, r3
 8013798:	d0c3      	beq.n	8013722 <f_lseek+0xec>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 801379a:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 801379e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80137a2:	429a      	cmp	r2, r3
 80137a4:	d80f      	bhi.n	80137c6 <f_lseek+0x190>
						*tbl++ = ncl; *tbl++ = tcl;
 80137a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80137aa:	1d1a      	adds	r2, r3, #4
 80137ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80137b0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80137b4:	601a      	str	r2, [r3, #0]
 80137b6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80137ba:	1d1a      	adds	r2, r3, #4
 80137bc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80137c0:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80137c4:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80137c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80137ca:	6a1b      	ldr	r3, [r3, #32]
 80137cc:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80137d0:	429a      	cmp	r2, r3
 80137d2:	d39a      	bcc.n	801370a <f_lseek+0xd4>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80137d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80137d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80137da:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80137de:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80137e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80137e4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80137e8:	429a      	cmp	r2, r3
 80137ea:	d804      	bhi.n	80137f6 <f_lseek+0x1c0>
				*tbl = 0;		/* Terminate table */
 80137ec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80137f0:	2200      	movs	r2, #0
 80137f2:	601a      	str	r2, [r3, #0]
 80137f4:	e334      	b.n	8013e60 <f_lseek+0x82a>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80137f6:	2311      	movs	r3, #17
 80137f8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80137fc:	e330      	b.n	8013e60 <f_lseek+0x82a>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80137fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013802:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8013806:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 801380a:	4290      	cmp	r0, r2
 801380c:	eb71 0303 	sbcs.w	r3, r1, r3
 8013810:	d205      	bcs.n	801381e <f_lseek+0x1e8>
 8013812:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013816:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 801381a:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
			fp->fptr = ofs;				/* Set file pointer */
 801381e:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8013822:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013826:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
			if (ofs) {
 801382a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 801382e:	4313      	orrs	r3, r2
 8013830:	f000 8316 	beq.w	8013e60 <f_lseek+0x82a>
				fp->clust = clmt_clust(fp, ofs - 1);
 8013834:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013838:	f112 3aff 	adds.w	sl, r2, #4294967295	@ 0xffffffff
 801383c:	f143 3bff 	adc.w	fp, r3, #4294967295	@ 0xffffffff
 8013840:	4652      	mov	r2, sl
 8013842:	465b      	mov	r3, fp
 8013844:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8013848:	f7fc fe41 	bl	80104ce <clmt_clust>
 801384c:	4602      	mov	r2, r0
 801384e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013852:	641a      	str	r2, [r3, #64]	@ 0x40
				dsc = clust2sect(fs, fp->clust);
 8013854:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013858:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801385c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801385e:	4619      	mov	r1, r3
 8013860:	4610      	mov	r0, r2
 8013862:	f7fc f911 	bl	800fa88 <clust2sect>
 8013866:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
				if (!dsc) ABORT(fs, FR_INT_ERR);
 801386a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801386e:	2b00      	cmp	r3, #0
 8013870:	d10c      	bne.n	801388c <f_lseek+0x256>
 8013872:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013876:	2202      	movs	r2, #2
 8013878:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 801387c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013880:	2102      	movs	r1, #2
 8013882:	4618      	mov	r0, r3
 8013884:	f7fb fe98 	bl	800f5b8 <unlock_fs>
 8013888:	2302      	movs	r3, #2
 801388a:	e2f3      	b.n	8013e74 <f_lseek+0x83e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 801388c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013890:	1e54      	subs	r4, r2, #1
 8013892:	f143 35ff 	adc.w	r5, r3, #4294967295	@ 0xffffffff
 8013896:	f04f 0200 	mov.w	r2, #0
 801389a:	f04f 0300 	mov.w	r3, #0
 801389e:	0a62      	lsrs	r2, r4, #9
 80138a0:	ea42 52c5 	orr.w	r2, r2, r5, lsl #23
 80138a4:	0a6b      	lsrs	r3, r5, #9
 80138a6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80138aa:	895b      	ldrh	r3, [r3, #10]
 80138ac:	3b01      	subs	r3, #1
 80138ae:	4013      	ands	r3, r2
 80138b0:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80138b4:	4413      	add	r3, r2
 80138b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80138ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80138be:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80138c2:	f3c2 0808 	ubfx	r8, r2, #0, #9
 80138c6:	f04f 0900 	mov.w	r9, #0
 80138ca:	ea58 0309 	orrs.w	r3, r8, r9
 80138ce:	f000 82c7 	beq.w	8013e60 <f_lseek+0x82a>
 80138d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80138d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80138d8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80138dc:	429a      	cmp	r2, r3
 80138de:	f000 82bf 	beq.w	8013e60 <f_lseek+0x82a>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80138e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80138e6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80138ea:	b25b      	sxtb	r3, r3
 80138ec:	2b00      	cmp	r3, #0
 80138ee:	da27      	bge.n	8013940 <f_lseek+0x30a>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80138f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80138f4:	7858      	ldrb	r0, [r3, #1]
 80138f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80138fa:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 80138fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013902:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013904:	2301      	movs	r3, #1
 8013906:	f7fb fb9f 	bl	800f048 <disk_write>
 801390a:	4603      	mov	r3, r0
 801390c:	2b00      	cmp	r3, #0
 801390e:	d00c      	beq.n	801392a <f_lseek+0x2f4>
 8013910:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013914:	2201      	movs	r2, #1
 8013916:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 801391a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801391e:	2101      	movs	r1, #1
 8013920:	4618      	mov	r0, r3
 8013922:	f7fb fe49 	bl	800f5b8 <unlock_fs>
 8013926:	2301      	movs	r3, #1
 8013928:	e2a4      	b.n	8013e74 <f_lseek+0x83e>
						fp->flag &= (BYTE)~FA_DIRTY;
 801392a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801392e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013932:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013936:	b2da      	uxtb	r2, r3
 8013938:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801393c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8013940:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013944:	7858      	ldrb	r0, [r3, #1]
 8013946:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801394a:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 801394e:	2301      	movs	r3, #1
 8013950:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013954:	f7fb fb58 	bl	800f008 <disk_read>
 8013958:	4603      	mov	r3, r0
 801395a:	2b00      	cmp	r3, #0
 801395c:	d00c      	beq.n	8013978 <f_lseek+0x342>
 801395e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013962:	2201      	movs	r2, #1
 8013964:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013968:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801396c:	2101      	movs	r1, #1
 801396e:	4618      	mov	r0, r3
 8013970:	f7fb fe22 	bl	800f5b8 <unlock_fs>
 8013974:	2301      	movs	r3, #1
 8013976:	e27d      	b.n	8013e74 <f_lseek+0x83e>
#endif
					fp->sect = dsc;
 8013978:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801397c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013980:	645a      	str	r2, [r3, #68]	@ 0x44
 8013982:	e26d      	b.n	8013e60 <f_lseek+0x82a>
#endif

	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
 8013984:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013988:	781b      	ldrb	r3, [r3, #0]
 801398a:	2b04      	cmp	r3, #4
 801398c:	d009      	beq.n	80139a2 <f_lseek+0x36c>
 801398e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013992:	2b01      	cmp	r3, #1
 8013994:	d305      	bcc.n	80139a2 <f_lseek+0x36c>
 8013996:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801399a:	f04f 0300 	mov.w	r3, #0
 801399e:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80139a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80139a6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80139aa:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80139ae:	4290      	cmp	r0, r2
 80139b0:	eb71 0303 	sbcs.w	r3, r1, r3
 80139b4:	d20d      	bcs.n	80139d2 <f_lseek+0x39c>
 80139b6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80139ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80139be:	f003 0302 	and.w	r3, r3, #2
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d105      	bne.n	80139d2 <f_lseek+0x39c>
			ofs = fp->obj.objsize;
 80139c6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80139ca:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80139ce:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
		}
		ifptr = fp->fptr;
 80139d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80139d6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80139da:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
		fp->fptr = nsect = 0;
 80139de:	2300      	movs	r3, #0
 80139e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80139e4:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80139e8:	f04f 0200 	mov.w	r2, #0
 80139ec:	f04f 0300 	mov.w	r3, #0
 80139f0:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		if (ofs) {
 80139f4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80139f8:	4313      	orrs	r3, r2
 80139fa:	f000 81ad 	beq.w	8013d58 <f_lseek+0x722>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80139fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013a02:	895b      	ldrh	r3, [r3, #10]
 8013a04:	025b      	lsls	r3, r3, #9
 8013a06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			if (ifptr > 0 &&
 8013a0a:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8013a0e:	4313      	orrs	r3, r2
 8013a10:	d06b      	beq.n	8013aea <f_lseek+0x4b4>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8013a12:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013a16:	1e51      	subs	r1, r2, #1
 8013a18:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8013a1c:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8013a20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013a24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013a28:	2200      	movs	r2, #0
 8013a2a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8013a2c:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8013a2e:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8013a32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8013a36:	f7ec fc2b 	bl	8000290 <__aeabi_uldivmod>
 8013a3a:	4602      	mov	r2, r0
 8013a3c:	460b      	mov	r3, r1
 8013a3e:	4614      	mov	r4, r2
 8013a40:	461d      	mov	r5, r3
 8013a42:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8013a46:	1e51      	subs	r1, r2, #1
 8013a48:	6739      	str	r1, [r7, #112]	@ 0x70
 8013a4a:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8013a4e:	677b      	str	r3, [r7, #116]	@ 0x74
 8013a50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013a54:	2200      	movs	r2, #0
 8013a56:	66bb      	str	r3, [r7, #104]	@ 0x68
 8013a58:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013a5a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8013a5e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8013a62:	f7ec fc15 	bl	8000290 <__aeabi_uldivmod>
 8013a66:	4602      	mov	r2, r0
 8013a68:	460b      	mov	r3, r1
			if (ifptr > 0 &&
 8013a6a:	4294      	cmp	r4, r2
 8013a6c:	eb75 0303 	sbcs.w	r3, r5, r3
 8013a70:	d33b      	bcc.n	8013aea <f_lseek+0x4b4>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8013a72:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8013a76:	1e51      	subs	r1, r2, #1
 8013a78:	6639      	str	r1, [r7, #96]	@ 0x60
 8013a7a:	f143 33ff 	adc.w	r3, r3, #4294967295	@ 0xffffffff
 8013a7e:	667b      	str	r3, [r7, #100]	@ 0x64
 8013a80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013a84:	3b01      	subs	r3, #1
 8013a86:	2200      	movs	r2, #0
 8013a88:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013a8a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8013a8c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8013a90:	460b      	mov	r3, r1
 8013a92:	43db      	mvns	r3, r3
 8013a94:	653b      	str	r3, [r7, #80]	@ 0x50
 8013a96:	4613      	mov	r3, r2
 8013a98:	43db      	mvns	r3, r3
 8013a9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8013a9c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8013aa0:	4623      	mov	r3, r4
 8013aa2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8013aa6:	4602      	mov	r2, r0
 8013aa8:	4013      	ands	r3, r2
 8013aaa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8013aac:	462b      	mov	r3, r5
 8013aae:	460a      	mov	r2, r1
 8013ab0:	4013      	ands	r3, r2
 8013ab2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8013ab4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013ab8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8013abc:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
				ofs -= fp->fptr;
 8013ac0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013ac4:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8013ac8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013acc:	1a14      	subs	r4, r2, r0
 8013ace:	60bc      	str	r4, [r7, #8]
 8013ad0:	eb63 0301 	sbc.w	r3, r3, r1
 8013ad4:	60fb      	str	r3, [r7, #12]
 8013ad6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8013ada:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
				clst = fp->clust;
 8013ade:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013ae4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8013ae8:	e03d      	b.n	8013b66 <f_lseek+0x530>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8013aea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013aee:	689b      	ldr	r3, [r3, #8]
 8013af0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8013af4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013af8:	2b00      	cmp	r3, #0
 8013afa:	d12f      	bne.n	8013b5c <f_lseek+0x526>
					clst = create_chain(&fp->obj, 0);
 8013afc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b00:	2100      	movs	r1, #0
 8013b02:	4618      	mov	r0, r3
 8013b04:	f7fc fbe2 	bl	80102cc <create_chain>
 8013b08:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8013b0c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013b10:	2b01      	cmp	r3, #1
 8013b12:	d10c      	bne.n	8013b2e <f_lseek+0x4f8>
 8013b14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b18:	2202      	movs	r2, #2
 8013b1a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013b1e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013b22:	2102      	movs	r1, #2
 8013b24:	4618      	mov	r0, r3
 8013b26:	f7fb fd47 	bl	800f5b8 <unlock_fs>
 8013b2a:	2302      	movs	r3, #2
 8013b2c:	e1a2      	b.n	8013e74 <f_lseek+0x83e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013b2e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013b32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013b36:	d10c      	bne.n	8013b52 <f_lseek+0x51c>
 8013b38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b3c:	2201      	movs	r2, #1
 8013b3e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013b42:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013b46:	2101      	movs	r1, #1
 8013b48:	4618      	mov	r0, r3
 8013b4a:	f7fb fd35 	bl	800f5b8 <unlock_fs>
 8013b4e:	2301      	movs	r3, #1
 8013b50:	e190      	b.n	8013e74 <f_lseek+0x83e>
					fp->obj.sclust = clst;
 8013b52:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013b56:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013b5a:	6093      	str	r3, [r2, #8]
				}
#endif
				fp->clust = clst;
 8013b5c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013b60:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013b64:	6413      	str	r3, [r2, #64]	@ 0x40
			}
			if (clst != 0) {
 8013b66:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	f000 80f4 	beq.w	8013d58 <f_lseek+0x722>
				while (ofs > bcs) {						/* Cluster following loop */
 8013b70:	e09c      	b.n	8013cac <f_lseek+0x676>
					ofs -= bcs; fp->fptr += bcs;
 8013b72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013b76:	2200      	movs	r2, #0
 8013b78:	643b      	str	r3, [r7, #64]	@ 0x40
 8013b7a:	647a      	str	r2, [r7, #68]	@ 0x44
 8013b7c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013b80:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8013b84:	4621      	mov	r1, r4
 8013b86:	1a51      	subs	r1, r2, r1
 8013b88:	6039      	str	r1, [r7, #0]
 8013b8a:	4629      	mov	r1, r5
 8013b8c:	eb63 0301 	sbc.w	r3, r3, r1
 8013b90:	607b      	str	r3, [r7, #4]
 8013b92:	e9d7 3400 	ldrd	r3, r4, [r7]
 8013b96:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
 8013b9a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b9e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8013ba2:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8013ba6:	2000      	movs	r0, #0
 8013ba8:	63b9      	str	r1, [r7, #56]	@ 0x38
 8013baa:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8013bac:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8013bb0:	4621      	mov	r1, r4
 8013bb2:	1851      	adds	r1, r2, r1
 8013bb4:	6339      	str	r1, [r7, #48]	@ 0x30
 8013bb6:	4629      	mov	r1, r5
 8013bb8:	414b      	adcs	r3, r1
 8013bba:	637b      	str	r3, [r7, #52]	@ 0x34
 8013bbc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013bc0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8013bc4:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8013bc8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013bcc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013bd0:	f003 0302 	and.w	r3, r3, #2
 8013bd4:	2b00      	cmp	r3, #0
 8013bd6:	d031      	beq.n	8013c3c <f_lseek+0x606>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
 8013bd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013bdc:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8013be0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013be4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8013be8:	4282      	cmp	r2, r0
 8013bea:	418b      	sbcs	r3, r1
 8013bec:	d212      	bcs.n	8013c14 <f_lseek+0x5de>
							fp->obj.objsize = fp->fptr;
 8013bee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013bf2:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8013bf6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013bfa:	e9c3 0104 	strd	r0, r1, [r3, #16]
							fp->flag |= FA_MODIFIED;
 8013bfe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c02:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013c06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013c0a:	b2db      	uxtb	r3, r3
 8013c0c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013c10:	f882 3030 	strb.w	r3, [r2, #48]	@ 0x30
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8013c14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c18:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8013c1c:	4618      	mov	r0, r3
 8013c1e:	f7fc fb55 	bl	80102cc <create_chain>
 8013c22:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
						if (clst == 0) {				/* Clip file size in case of disk full */
 8013c26:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d10f      	bne.n	8013c4e <f_lseek+0x618>
							ofs = 0; break;
 8013c2e:	f04f 0200 	mov.w	r2, #0
 8013c32:	f04f 0300 	mov.w	r3, #0
 8013c36:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
 8013c3a:	e047      	b.n	8013ccc <f_lseek+0x696>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8013c3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c40:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8013c44:	4618      	mov	r0, r3
 8013c46:	f7fb ff3f 	bl	800fac8 <get_fat>
 8013c4a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8013c4e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013c52:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013c56:	d10c      	bne.n	8013c72 <f_lseek+0x63c>
 8013c58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c5c:	2201      	movs	r2, #1
 8013c5e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013c62:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013c66:	2101      	movs	r1, #1
 8013c68:	4618      	mov	r0, r3
 8013c6a:	f7fb fca5 	bl	800f5b8 <unlock_fs>
 8013c6e:	2301      	movs	r3, #1
 8013c70:	e100      	b.n	8013e74 <f_lseek+0x83e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8013c72:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013c76:	2b01      	cmp	r3, #1
 8013c78:	d906      	bls.n	8013c88 <f_lseek+0x652>
 8013c7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013c7e:	6a1a      	ldr	r2, [r3, #32]
 8013c80:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013c84:	4293      	cmp	r3, r2
 8013c86:	d30c      	bcc.n	8013ca2 <f_lseek+0x66c>
 8013c88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013c8c:	2202      	movs	r2, #2
 8013c8e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013c92:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013c96:	2102      	movs	r1, #2
 8013c98:	4618      	mov	r0, r3
 8013c9a:	f7fb fc8d 	bl	800f5b8 <unlock_fs>
 8013c9e:	2302      	movs	r3, #2
 8013ca0:	e0e8      	b.n	8013e74 <f_lseek+0x83e>
					fp->clust = clst;
 8013ca2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013ca6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8013caa:	6413      	str	r3, [r2, #64]	@ 0x40
				while (ofs > bcs) {						/* Cluster following loop */
 8013cac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013cb0:	2200      	movs	r2, #0
 8013cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8013cb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013cb6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013cba:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8013cbe:	4621      	mov	r1, r4
 8013cc0:	4291      	cmp	r1, r2
 8013cc2:	4629      	mov	r1, r5
 8013cc4:	eb71 0303 	sbcs.w	r3, r1, r3
 8013cc8:	f4ff af53 	bcc.w	8013b72 <f_lseek+0x53c>
				}
				fp->fptr += ofs;
 8013ccc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013cd0:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8013cd4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013cd8:	1884      	adds	r4, r0, r2
 8013cda:	623c      	str	r4, [r7, #32]
 8013cdc:	eb41 0303 	adc.w	r3, r1, r3
 8013ce0:	627b      	str	r3, [r7, #36]	@ 0x24
 8013ce2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013ce6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8013cea:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
				if (ofs % SS(fs)) {
 8013cee:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8013cf2:	f3c2 0308 	ubfx	r3, r2, #0, #9
 8013cf6:	61bb      	str	r3, [r7, #24]
 8013cf8:	2300      	movs	r3, #0
 8013cfa:	61fb      	str	r3, [r7, #28]
 8013cfc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8013d00:	460b      	mov	r3, r1
 8013d02:	4313      	orrs	r3, r2
 8013d04:	d028      	beq.n	8013d58 <f_lseek+0x722>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8013d06:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013d0a:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8013d0e:	4618      	mov	r0, r3
 8013d10:	f7fb feba 	bl	800fa88 <clust2sect>
 8013d14:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8013d18:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d10c      	bne.n	8013d3a <f_lseek+0x704>
 8013d20:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d24:	2202      	movs	r2, #2
 8013d26:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013d2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013d2e:	2102      	movs	r1, #2
 8013d30:	4618      	mov	r0, r3
 8013d32:	f7fb fc41 	bl	800f5b8 <unlock_fs>
 8013d36:	2302      	movs	r3, #2
 8013d38:	e09c      	b.n	8013e74 <f_lseek+0x83e>
					nsect += (DWORD)(ofs / SS(fs));
 8013d3a:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8013d3e:	f04f 0200 	mov.w	r2, #0
 8013d42:	f04f 0300 	mov.w	r3, #0
 8013d46:	0a42      	lsrs	r2, r0, #9
 8013d48:	ea42 52c1 	orr.w	r2, r2, r1, lsl #23
 8013d4c:	0a4b      	lsrs	r3, r1, #9
 8013d4e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8013d52:	4413      	add	r3, r2
 8013d54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8013d58:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d5c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8013d60:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8013d64:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8013d68:	4290      	cmp	r0, r2
 8013d6a:	eb71 0303 	sbcs.w	r3, r1, r3
 8013d6e:	d212      	bcs.n	8013d96 <f_lseek+0x760>
			fp->obj.objsize = fp->fptr;
 8013d70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d74:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8013d78:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8013d7c:	e9c1 2304 	strd	r2, r3, [r1, #16]
			fp->flag |= FA_MODIFIED;
 8013d80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d84:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013d88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d8c:	b2da      	uxtb	r2, r3
 8013d8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d92:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8013d96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013d9a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8013d9e:	f3c2 0308 	ubfx	r3, r2, #0, #9
 8013da2:	613b      	str	r3, [r7, #16]
 8013da4:	2300      	movs	r3, #0
 8013da6:	617b      	str	r3, [r7, #20]
 8013da8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8013dac:	460b      	mov	r3, r1
 8013dae:	4313      	orrs	r3, r2
 8013db0:	d056      	beq.n	8013e60 <f_lseek+0x82a>
 8013db2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8013db8:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8013dbc:	429a      	cmp	r2, r3
 8013dbe:	d04f      	beq.n	8013e60 <f_lseek+0x82a>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8013dc0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013dc4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013dc8:	b25b      	sxtb	r3, r3
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	da27      	bge.n	8013e1e <f_lseek+0x7e8>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8013dce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013dd2:	7858      	ldrb	r0, [r3, #1]
 8013dd4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013dd8:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 8013ddc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013de0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013de2:	2301      	movs	r3, #1
 8013de4:	f7fb f930 	bl	800f048 <disk_write>
 8013de8:	4603      	mov	r3, r0
 8013dea:	2b00      	cmp	r3, #0
 8013dec:	d00c      	beq.n	8013e08 <f_lseek+0x7d2>
 8013dee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013df2:	2201      	movs	r2, #1
 8013df4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013df8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013dfc:	2101      	movs	r1, #1
 8013dfe:	4618      	mov	r0, r3
 8013e00:	f7fb fbda 	bl	800f5b8 <unlock_fs>
 8013e04:	2301      	movs	r3, #1
 8013e06:	e035      	b.n	8013e74 <f_lseek+0x83e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8013e08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013e0c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013e10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013e14:	b2da      	uxtb	r2, r3
 8013e16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013e1a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8013e1e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013e22:	7858      	ldrb	r0, [r3, #1]
 8013e24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013e28:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 8013e2c:	2301      	movs	r3, #1
 8013e2e:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8013e32:	f7fb f8e9 	bl	800f008 <disk_read>
 8013e36:	4603      	mov	r3, r0
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d00c      	beq.n	8013e56 <f_lseek+0x820>
 8013e3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013e40:	2201      	movs	r2, #1
 8013e42:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8013e46:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013e4a:	2101      	movs	r1, #1
 8013e4c:	4618      	mov	r0, r3
 8013e4e:	f7fb fbb3 	bl	800f5b8 <unlock_fs>
 8013e52:	2301      	movs	r3, #1
 8013e54:	e00e      	b.n	8013e74 <f_lseek+0x83e>
#endif
			fp->sect = nsect;
 8013e56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013e5a:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8013e5e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
	}

	LEAVE_FF(fs, res);
 8013e60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013e64:	f897 20d7 	ldrb.w	r2, [r7, #215]	@ 0xd7
 8013e68:	4611      	mov	r1, r2
 8013e6a:	4618      	mov	r0, r3
 8013e6c:	f7fb fba4 	bl	800f5b8 <unlock_fs>
 8013e70:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8013e74:	4618      	mov	r0, r3
 8013e76:	37d8      	adds	r7, #216	@ 0xd8
 8013e78:	46bd      	mov	sp, r7
 8013e7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08013e80 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8013e80:	b480      	push	{r7}
 8013e82:	b087      	sub	sp, #28
 8013e84:	af00      	add	r7, sp, #0
 8013e86:	60f8      	str	r0, [r7, #12]
 8013e88:	60b9      	str	r1, [r7, #8]
 8013e8a:	4613      	mov	r3, r2
 8013e8c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8013e8e:	2301      	movs	r3, #1
 8013e90:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8013e92:	2300      	movs	r3, #0
 8013e94:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8013e96:	4b1f      	ldr	r3, [pc, #124]	@ (8013f14 <FATFS_LinkDriverEx+0x94>)
 8013e98:	7a5b      	ldrb	r3, [r3, #9]
 8013e9a:	b2db      	uxtb	r3, r3
 8013e9c:	2b00      	cmp	r3, #0
 8013e9e:	d131      	bne.n	8013f04 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8013ea0:	4b1c      	ldr	r3, [pc, #112]	@ (8013f14 <FATFS_LinkDriverEx+0x94>)
 8013ea2:	7a5b      	ldrb	r3, [r3, #9]
 8013ea4:	b2db      	uxtb	r3, r3
 8013ea6:	461a      	mov	r2, r3
 8013ea8:	4b1a      	ldr	r3, [pc, #104]	@ (8013f14 <FATFS_LinkDriverEx+0x94>)
 8013eaa:	2100      	movs	r1, #0
 8013eac:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8013eae:	4b19      	ldr	r3, [pc, #100]	@ (8013f14 <FATFS_LinkDriverEx+0x94>)
 8013eb0:	7a5b      	ldrb	r3, [r3, #9]
 8013eb2:	b2db      	uxtb	r3, r3
 8013eb4:	4a17      	ldr	r2, [pc, #92]	@ (8013f14 <FATFS_LinkDriverEx+0x94>)
 8013eb6:	009b      	lsls	r3, r3, #2
 8013eb8:	4413      	add	r3, r2
 8013eba:	68fa      	ldr	r2, [r7, #12]
 8013ebc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8013ebe:	4b15      	ldr	r3, [pc, #84]	@ (8013f14 <FATFS_LinkDriverEx+0x94>)
 8013ec0:	7a5b      	ldrb	r3, [r3, #9]
 8013ec2:	b2db      	uxtb	r3, r3
 8013ec4:	461a      	mov	r2, r3
 8013ec6:	4b13      	ldr	r3, [pc, #76]	@ (8013f14 <FATFS_LinkDriverEx+0x94>)
 8013ec8:	4413      	add	r3, r2
 8013eca:	79fa      	ldrb	r2, [r7, #7]
 8013ecc:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8013ece:	4b11      	ldr	r3, [pc, #68]	@ (8013f14 <FATFS_LinkDriverEx+0x94>)
 8013ed0:	7a5b      	ldrb	r3, [r3, #9]
 8013ed2:	b2db      	uxtb	r3, r3
 8013ed4:	1c5a      	adds	r2, r3, #1
 8013ed6:	b2d1      	uxtb	r1, r2
 8013ed8:	4a0e      	ldr	r2, [pc, #56]	@ (8013f14 <FATFS_LinkDriverEx+0x94>)
 8013eda:	7251      	strb	r1, [r2, #9]
 8013edc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8013ede:	7dbb      	ldrb	r3, [r7, #22]
 8013ee0:	3330      	adds	r3, #48	@ 0x30
 8013ee2:	b2da      	uxtb	r2, r3
 8013ee4:	68bb      	ldr	r3, [r7, #8]
 8013ee6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8013ee8:	68bb      	ldr	r3, [r7, #8]
 8013eea:	3301      	adds	r3, #1
 8013eec:	223a      	movs	r2, #58	@ 0x3a
 8013eee:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8013ef0:	68bb      	ldr	r3, [r7, #8]
 8013ef2:	3302      	adds	r3, #2
 8013ef4:	222f      	movs	r2, #47	@ 0x2f
 8013ef6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8013ef8:	68bb      	ldr	r3, [r7, #8]
 8013efa:	3303      	adds	r3, #3
 8013efc:	2200      	movs	r2, #0
 8013efe:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8013f00:	2300      	movs	r3, #0
 8013f02:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8013f04:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f06:	4618      	mov	r0, r3
 8013f08:	371c      	adds	r7, #28
 8013f0a:	46bd      	mov	sp, r7
 8013f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f10:	4770      	bx	lr
 8013f12:	bf00      	nop
 8013f14:	20002988 	.word	0x20002988

08013f18 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8013f18:	b580      	push	{r7, lr}
 8013f1a:	b082      	sub	sp, #8
 8013f1c:	af00      	add	r7, sp, #0
 8013f1e:	6078      	str	r0, [r7, #4]
 8013f20:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8013f22:	2200      	movs	r2, #0
 8013f24:	6839      	ldr	r1, [r7, #0]
 8013f26:	6878      	ldr	r0, [r7, #4]
 8013f28:	f7ff ffaa 	bl	8013e80 <FATFS_LinkDriverEx>
 8013f2c:	4603      	mov	r3, r0
}
 8013f2e:	4618      	mov	r0, r3
 8013f30:	3708      	adds	r7, #8
 8013f32:	46bd      	mov	sp, r7
 8013f34:	bd80      	pop	{r7, pc}
	...

08013f38 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8013f38:	b480      	push	{r7}
 8013f3a:	b085      	sub	sp, #20
 8013f3c:	af00      	add	r7, sp, #0
 8013f3e:	4603      	mov	r3, r0
 8013f40:	6039      	str	r1, [r7, #0]
 8013f42:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8013f44:	88fb      	ldrh	r3, [r7, #6]
 8013f46:	2b7f      	cmp	r3, #127	@ 0x7f
 8013f48:	d802      	bhi.n	8013f50 <ff_convert+0x18>
		c = chr;
 8013f4a:	88fb      	ldrh	r3, [r7, #6]
 8013f4c:	81fb      	strh	r3, [r7, #14]
 8013f4e:	e025      	b.n	8013f9c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8013f50:	683b      	ldr	r3, [r7, #0]
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d00b      	beq.n	8013f6e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8013f56:	88fb      	ldrh	r3, [r7, #6]
 8013f58:	2bff      	cmp	r3, #255	@ 0xff
 8013f5a:	d805      	bhi.n	8013f68 <ff_convert+0x30>
 8013f5c:	88fb      	ldrh	r3, [r7, #6]
 8013f5e:	3b80      	subs	r3, #128	@ 0x80
 8013f60:	4a12      	ldr	r2, [pc, #72]	@ (8013fac <ff_convert+0x74>)
 8013f62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013f66:	e000      	b.n	8013f6a <ff_convert+0x32>
 8013f68:	2300      	movs	r3, #0
 8013f6a:	81fb      	strh	r3, [r7, #14]
 8013f6c:	e016      	b.n	8013f9c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8013f6e:	2300      	movs	r3, #0
 8013f70:	81fb      	strh	r3, [r7, #14]
 8013f72:	e009      	b.n	8013f88 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8013f74:	89fb      	ldrh	r3, [r7, #14]
 8013f76:	4a0d      	ldr	r2, [pc, #52]	@ (8013fac <ff_convert+0x74>)
 8013f78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013f7c:	88fa      	ldrh	r2, [r7, #6]
 8013f7e:	429a      	cmp	r2, r3
 8013f80:	d006      	beq.n	8013f90 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8013f82:	89fb      	ldrh	r3, [r7, #14]
 8013f84:	3301      	adds	r3, #1
 8013f86:	81fb      	strh	r3, [r7, #14]
 8013f88:	89fb      	ldrh	r3, [r7, #14]
 8013f8a:	2b7f      	cmp	r3, #127	@ 0x7f
 8013f8c:	d9f2      	bls.n	8013f74 <ff_convert+0x3c>
 8013f8e:	e000      	b.n	8013f92 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8013f90:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8013f92:	89fb      	ldrh	r3, [r7, #14]
 8013f94:	3380      	adds	r3, #128	@ 0x80
 8013f96:	b29b      	uxth	r3, r3
 8013f98:	b2db      	uxtb	r3, r3
 8013f9a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8013f9c:	89fb      	ldrh	r3, [r7, #14]
}
 8013f9e:	4618      	mov	r0, r3
 8013fa0:	3714      	adds	r7, #20
 8013fa2:	46bd      	mov	sp, r7
 8013fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fa8:	4770      	bx	lr
 8013faa:	bf00      	nop
 8013fac:	0801a884 	.word	0x0801a884

08013fb0 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8013fb0:	b480      	push	{r7}
 8013fb2:	b087      	sub	sp, #28
 8013fb4:	af00      	add	r7, sp, #0
 8013fb6:	4603      	mov	r3, r0
 8013fb8:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8013fba:	88fb      	ldrh	r3, [r7, #6]
 8013fbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013fc0:	d201      	bcs.n	8013fc6 <ff_wtoupper+0x16>
 8013fc2:	4b3e      	ldr	r3, [pc, #248]	@ (80140bc <ff_wtoupper+0x10c>)
 8013fc4:	e000      	b.n	8013fc8 <ff_wtoupper+0x18>
 8013fc6:	4b3e      	ldr	r3, [pc, #248]	@ (80140c0 <ff_wtoupper+0x110>)
 8013fc8:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8013fca:	697b      	ldr	r3, [r7, #20]
 8013fcc:	1c9a      	adds	r2, r3, #2
 8013fce:	617a      	str	r2, [r7, #20]
 8013fd0:	881b      	ldrh	r3, [r3, #0]
 8013fd2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8013fd4:	8a7b      	ldrh	r3, [r7, #18]
 8013fd6:	2b00      	cmp	r3, #0
 8013fd8:	d068      	beq.n	80140ac <ff_wtoupper+0xfc>
 8013fda:	88fa      	ldrh	r2, [r7, #6]
 8013fdc:	8a7b      	ldrh	r3, [r7, #18]
 8013fde:	429a      	cmp	r2, r3
 8013fe0:	d364      	bcc.n	80140ac <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8013fe2:	697b      	ldr	r3, [r7, #20]
 8013fe4:	1c9a      	adds	r2, r3, #2
 8013fe6:	617a      	str	r2, [r7, #20]
 8013fe8:	881b      	ldrh	r3, [r3, #0]
 8013fea:	823b      	strh	r3, [r7, #16]
 8013fec:	8a3b      	ldrh	r3, [r7, #16]
 8013fee:	0a1b      	lsrs	r3, r3, #8
 8013ff0:	81fb      	strh	r3, [r7, #14]
 8013ff2:	8a3b      	ldrh	r3, [r7, #16]
 8013ff4:	b2db      	uxtb	r3, r3
 8013ff6:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8013ff8:	88fa      	ldrh	r2, [r7, #6]
 8013ffa:	8a79      	ldrh	r1, [r7, #18]
 8013ffc:	8a3b      	ldrh	r3, [r7, #16]
 8013ffe:	440b      	add	r3, r1
 8014000:	429a      	cmp	r2, r3
 8014002:	da49      	bge.n	8014098 <ff_wtoupper+0xe8>
			switch (cmd) {
 8014004:	89fb      	ldrh	r3, [r7, #14]
 8014006:	2b08      	cmp	r3, #8
 8014008:	d84f      	bhi.n	80140aa <ff_wtoupper+0xfa>
 801400a:	a201      	add	r2, pc, #4	@ (adr r2, 8014010 <ff_wtoupper+0x60>)
 801400c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014010:	08014035 	.word	0x08014035
 8014014:	08014047 	.word	0x08014047
 8014018:	0801405d 	.word	0x0801405d
 801401c:	08014065 	.word	0x08014065
 8014020:	0801406d 	.word	0x0801406d
 8014024:	08014075 	.word	0x08014075
 8014028:	0801407d 	.word	0x0801407d
 801402c:	08014085 	.word	0x08014085
 8014030:	0801408d 	.word	0x0801408d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8014034:	88fa      	ldrh	r2, [r7, #6]
 8014036:	8a7b      	ldrh	r3, [r7, #18]
 8014038:	1ad3      	subs	r3, r2, r3
 801403a:	005b      	lsls	r3, r3, #1
 801403c:	697a      	ldr	r2, [r7, #20]
 801403e:	4413      	add	r3, r2
 8014040:	881b      	ldrh	r3, [r3, #0]
 8014042:	80fb      	strh	r3, [r7, #6]
 8014044:	e027      	b.n	8014096 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8014046:	88fa      	ldrh	r2, [r7, #6]
 8014048:	8a7b      	ldrh	r3, [r7, #18]
 801404a:	1ad3      	subs	r3, r2, r3
 801404c:	b29b      	uxth	r3, r3
 801404e:	f003 0301 	and.w	r3, r3, #1
 8014052:	b29b      	uxth	r3, r3
 8014054:	88fa      	ldrh	r2, [r7, #6]
 8014056:	1ad3      	subs	r3, r2, r3
 8014058:	80fb      	strh	r3, [r7, #6]
 801405a:	e01c      	b.n	8014096 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 801405c:	88fb      	ldrh	r3, [r7, #6]
 801405e:	3b10      	subs	r3, #16
 8014060:	80fb      	strh	r3, [r7, #6]
 8014062:	e018      	b.n	8014096 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8014064:	88fb      	ldrh	r3, [r7, #6]
 8014066:	3b20      	subs	r3, #32
 8014068:	80fb      	strh	r3, [r7, #6]
 801406a:	e014      	b.n	8014096 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 801406c:	88fb      	ldrh	r3, [r7, #6]
 801406e:	3b30      	subs	r3, #48	@ 0x30
 8014070:	80fb      	strh	r3, [r7, #6]
 8014072:	e010      	b.n	8014096 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8014074:	88fb      	ldrh	r3, [r7, #6]
 8014076:	3b1a      	subs	r3, #26
 8014078:	80fb      	strh	r3, [r7, #6]
 801407a:	e00c      	b.n	8014096 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 801407c:	88fb      	ldrh	r3, [r7, #6]
 801407e:	3308      	adds	r3, #8
 8014080:	80fb      	strh	r3, [r7, #6]
 8014082:	e008      	b.n	8014096 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8014084:	88fb      	ldrh	r3, [r7, #6]
 8014086:	3b50      	subs	r3, #80	@ 0x50
 8014088:	80fb      	strh	r3, [r7, #6]
 801408a:	e004      	b.n	8014096 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 801408c:	88fb      	ldrh	r3, [r7, #6]
 801408e:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 8014092:	80fb      	strh	r3, [r7, #6]
 8014094:	bf00      	nop
			}
			break;
 8014096:	e008      	b.n	80140aa <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8014098:	89fb      	ldrh	r3, [r7, #14]
 801409a:	2b00      	cmp	r3, #0
 801409c:	d195      	bne.n	8013fca <ff_wtoupper+0x1a>
 801409e:	8a3b      	ldrh	r3, [r7, #16]
 80140a0:	005b      	lsls	r3, r3, #1
 80140a2:	697a      	ldr	r2, [r7, #20]
 80140a4:	4413      	add	r3, r2
 80140a6:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80140a8:	e78f      	b.n	8013fca <ff_wtoupper+0x1a>
			break;
 80140aa:	bf00      	nop
	}

	return chr;
 80140ac:	88fb      	ldrh	r3, [r7, #6]
}
 80140ae:	4618      	mov	r0, r3
 80140b0:	371c      	adds	r7, #28
 80140b2:	46bd      	mov	sp, r7
 80140b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140b8:	4770      	bx	lr
 80140ba:	bf00      	nop
 80140bc:	0801a984 	.word	0x0801a984
 80140c0:	0801ab78 	.word	0x0801ab78

080140c4 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 80140c4:	b580      	push	{r7, lr}
 80140c6:	b084      	sub	sp, #16
 80140c8:	af00      	add	r7, sp, #0
 80140ca:	4603      	mov	r3, r0
 80140cc:	6039      	str	r1, [r7, #0]
 80140ce:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 80140d0:	2200      	movs	r2, #0
 80140d2:	2101      	movs	r1, #1
 80140d4:	2001      	movs	r0, #1
 80140d6:	f000 f9a6 	bl	8014426 <osSemaphoreNew>
 80140da:	4602      	mov	r2, r0
 80140dc:	683b      	ldr	r3, [r7, #0]
 80140de:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 80140e0:	683b      	ldr	r3, [r7, #0]
 80140e2:	681b      	ldr	r3, [r3, #0]
 80140e4:	2b00      	cmp	r3, #0
 80140e6:	bf14      	ite	ne
 80140e8:	2301      	movne	r3, #1
 80140ea:	2300      	moveq	r3, #0
 80140ec:	b2db      	uxtb	r3, r3
 80140ee:	60fb      	str	r3, [r7, #12]

    return ret;
 80140f0:	68fb      	ldr	r3, [r7, #12]
}
 80140f2:	4618      	mov	r0, r3
 80140f4:	3710      	adds	r7, #16
 80140f6:	46bd      	mov	sp, r7
 80140f8:	bd80      	pop	{r7, pc}

080140fa <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 80140fa:	b580      	push	{r7, lr}
 80140fc:	b082      	sub	sp, #8
 80140fe:	af00      	add	r7, sp, #0
 8014100:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8014102:	6878      	ldr	r0, [r7, #4]
 8014104:	f000 faae 	bl	8014664 <osSemaphoreDelete>
#endif
    return 1;
 8014108:	2301      	movs	r3, #1
}
 801410a:	4618      	mov	r0, r3
 801410c:	3708      	adds	r7, #8
 801410e:	46bd      	mov	sp, r7
 8014110:	bd80      	pop	{r7, pc}

08014112 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8014112:	b580      	push	{r7, lr}
 8014114:	b084      	sub	sp, #16
 8014116:	af00      	add	r7, sp, #0
 8014118:	6078      	str	r0, [r7, #4]
  int ret = 0;
 801411a:	2300      	movs	r3, #0
 801411c:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 801411e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8014122:	6878      	ldr	r0, [r7, #4]
 8014124:	f000 fa08 	bl	8014538 <osSemaphoreAcquire>
 8014128:	4603      	mov	r3, r0
 801412a:	2b00      	cmp	r3, #0
 801412c:	d101      	bne.n	8014132 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 801412e:	2301      	movs	r3, #1
 8014130:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8014132:	68fb      	ldr	r3, [r7, #12]
}
 8014134:	4618      	mov	r0, r3
 8014136:	3710      	adds	r7, #16
 8014138:	46bd      	mov	sp, r7
 801413a:	bd80      	pop	{r7, pc}

0801413c <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 801413c:	b580      	push	{r7, lr}
 801413e:	b082      	sub	sp, #8
 8014140:	af00      	add	r7, sp, #0
 8014142:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8014144:	6878      	ldr	r0, [r7, #4]
 8014146:	f000 fa49 	bl	80145dc <osSemaphoreRelease>
#endif
}
 801414a:	bf00      	nop
 801414c:	3708      	adds	r7, #8
 801414e:	46bd      	mov	sp, r7
 8014150:	bd80      	pop	{r7, pc}
	...

08014154 <__NVIC_SetPriority>:
{
 8014154:	b480      	push	{r7}
 8014156:	b083      	sub	sp, #12
 8014158:	af00      	add	r7, sp, #0
 801415a:	4603      	mov	r3, r0
 801415c:	6039      	str	r1, [r7, #0]
 801415e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8014160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014164:	2b00      	cmp	r3, #0
 8014166:	db0a      	blt.n	801417e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8014168:	683b      	ldr	r3, [r7, #0]
 801416a:	b2da      	uxtb	r2, r3
 801416c:	490c      	ldr	r1, [pc, #48]	@ (80141a0 <__NVIC_SetPriority+0x4c>)
 801416e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014172:	0112      	lsls	r2, r2, #4
 8014174:	b2d2      	uxtb	r2, r2
 8014176:	440b      	add	r3, r1
 8014178:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 801417c:	e00a      	b.n	8014194 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801417e:	683b      	ldr	r3, [r7, #0]
 8014180:	b2da      	uxtb	r2, r3
 8014182:	4908      	ldr	r1, [pc, #32]	@ (80141a4 <__NVIC_SetPriority+0x50>)
 8014184:	79fb      	ldrb	r3, [r7, #7]
 8014186:	f003 030f 	and.w	r3, r3, #15
 801418a:	3b04      	subs	r3, #4
 801418c:	0112      	lsls	r2, r2, #4
 801418e:	b2d2      	uxtb	r2, r2
 8014190:	440b      	add	r3, r1
 8014192:	761a      	strb	r2, [r3, #24]
}
 8014194:	bf00      	nop
 8014196:	370c      	adds	r7, #12
 8014198:	46bd      	mov	sp, r7
 801419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801419e:	4770      	bx	lr
 80141a0:	e000e100 	.word	0xe000e100
 80141a4:	e000ed00 	.word	0xe000ed00

080141a8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80141a8:	b580      	push	{r7, lr}
 80141aa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80141ac:	2100      	movs	r1, #0
 80141ae:	f06f 0004 	mvn.w	r0, #4
 80141b2:	f7ff ffcf 	bl	8014154 <__NVIC_SetPriority>
#endif
}
 80141b6:	bf00      	nop
 80141b8:	bd80      	pop	{r7, pc}
	...

080141bc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80141bc:	b480      	push	{r7}
 80141be:	b083      	sub	sp, #12
 80141c0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80141c2:	f3ef 8305 	mrs	r3, IPSR
 80141c6:	603b      	str	r3, [r7, #0]
  return(result);
 80141c8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80141ca:	2b00      	cmp	r3, #0
 80141cc:	d003      	beq.n	80141d6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80141ce:	f06f 0305 	mvn.w	r3, #5
 80141d2:	607b      	str	r3, [r7, #4]
 80141d4:	e00c      	b.n	80141f0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80141d6:	4b0a      	ldr	r3, [pc, #40]	@ (8014200 <osKernelInitialize+0x44>)
 80141d8:	681b      	ldr	r3, [r3, #0]
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d105      	bne.n	80141ea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80141de:	4b08      	ldr	r3, [pc, #32]	@ (8014200 <osKernelInitialize+0x44>)
 80141e0:	2201      	movs	r2, #1
 80141e2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80141e4:	2300      	movs	r3, #0
 80141e6:	607b      	str	r3, [r7, #4]
 80141e8:	e002      	b.n	80141f0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80141ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80141ee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80141f0:	687b      	ldr	r3, [r7, #4]
}
 80141f2:	4618      	mov	r0, r3
 80141f4:	370c      	adds	r7, #12
 80141f6:	46bd      	mov	sp, r7
 80141f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141fc:	4770      	bx	lr
 80141fe:	bf00      	nop
 8014200:	20002994 	.word	0x20002994

08014204 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8014204:	b580      	push	{r7, lr}
 8014206:	b082      	sub	sp, #8
 8014208:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 801420a:	f002 fb45 	bl	8016898 <xTaskGetSchedulerState>
 801420e:	4603      	mov	r3, r0
 8014210:	2b00      	cmp	r3, #0
 8014212:	d004      	beq.n	801421e <osKernelGetState+0x1a>
 8014214:	2b02      	cmp	r3, #2
 8014216:	d105      	bne.n	8014224 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8014218:	2302      	movs	r3, #2
 801421a:	607b      	str	r3, [r7, #4]
      break;
 801421c:	e00c      	b.n	8014238 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 801421e:	2303      	movs	r3, #3
 8014220:	607b      	str	r3, [r7, #4]
      break;
 8014222:	e009      	b.n	8014238 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8014224:	4b07      	ldr	r3, [pc, #28]	@ (8014244 <osKernelGetState+0x40>)
 8014226:	681b      	ldr	r3, [r3, #0]
 8014228:	2b01      	cmp	r3, #1
 801422a:	d102      	bne.n	8014232 <osKernelGetState+0x2e>
        state = osKernelReady;
 801422c:	2301      	movs	r3, #1
 801422e:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8014230:	e001      	b.n	8014236 <osKernelGetState+0x32>
        state = osKernelInactive;
 8014232:	2300      	movs	r3, #0
 8014234:	607b      	str	r3, [r7, #4]
      break;
 8014236:	bf00      	nop
  }

  return (state);
 8014238:	687b      	ldr	r3, [r7, #4]
}
 801423a:	4618      	mov	r0, r3
 801423c:	3708      	adds	r7, #8
 801423e:	46bd      	mov	sp, r7
 8014240:	bd80      	pop	{r7, pc}
 8014242:	bf00      	nop
 8014244:	20002994 	.word	0x20002994

08014248 <osKernelStart>:

osStatus_t osKernelStart (void) {
 8014248:	b580      	push	{r7, lr}
 801424a:	b082      	sub	sp, #8
 801424c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801424e:	f3ef 8305 	mrs	r3, IPSR
 8014252:	603b      	str	r3, [r7, #0]
  return(result);
 8014254:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8014256:	2b00      	cmp	r3, #0
 8014258:	d003      	beq.n	8014262 <osKernelStart+0x1a>
    stat = osErrorISR;
 801425a:	f06f 0305 	mvn.w	r3, #5
 801425e:	607b      	str	r3, [r7, #4]
 8014260:	e010      	b.n	8014284 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8014262:	4b0b      	ldr	r3, [pc, #44]	@ (8014290 <osKernelStart+0x48>)
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	2b01      	cmp	r3, #1
 8014268:	d109      	bne.n	801427e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801426a:	f7ff ff9d 	bl	80141a8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801426e:	4b08      	ldr	r3, [pc, #32]	@ (8014290 <osKernelStart+0x48>)
 8014270:	2202      	movs	r2, #2
 8014272:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8014274:	f001 feb0 	bl	8015fd8 <vTaskStartScheduler>
      stat = osOK;
 8014278:	2300      	movs	r3, #0
 801427a:	607b      	str	r3, [r7, #4]
 801427c:	e002      	b.n	8014284 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801427e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014282:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8014284:	687b      	ldr	r3, [r7, #4]
}
 8014286:	4618      	mov	r0, r3
 8014288:	3708      	adds	r7, #8
 801428a:	46bd      	mov	sp, r7
 801428c:	bd80      	pop	{r7, pc}
 801428e:	bf00      	nop
 8014290:	20002994 	.word	0x20002994

08014294 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8014294:	b580      	push	{r7, lr}
 8014296:	b082      	sub	sp, #8
 8014298:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801429a:	f3ef 8305 	mrs	r3, IPSR
 801429e:	603b      	str	r3, [r7, #0]
  return(result);
 80142a0:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80142a2:	2b00      	cmp	r3, #0
 80142a4:	d003      	beq.n	80142ae <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80142a6:	f001 ffbb 	bl	8016220 <xTaskGetTickCountFromISR>
 80142aa:	6078      	str	r0, [r7, #4]
 80142ac:	e002      	b.n	80142b4 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80142ae:	f001 ffa7 	bl	8016200 <xTaskGetTickCount>
 80142b2:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80142b4:	687b      	ldr	r3, [r7, #4]
}
 80142b6:	4618      	mov	r0, r3
 80142b8:	3708      	adds	r7, #8
 80142ba:	46bd      	mov	sp, r7
 80142bc:	bd80      	pop	{r7, pc}

080142be <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80142be:	b580      	push	{r7, lr}
 80142c0:	b08e      	sub	sp, #56	@ 0x38
 80142c2:	af04      	add	r7, sp, #16
 80142c4:	60f8      	str	r0, [r7, #12]
 80142c6:	60b9      	str	r1, [r7, #8]
 80142c8:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80142ca:	2300      	movs	r3, #0
 80142cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80142ce:	f3ef 8305 	mrs	r3, IPSR
 80142d2:	617b      	str	r3, [r7, #20]
  return(result);
 80142d4:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	d17e      	bne.n	80143d8 <osThreadNew+0x11a>
 80142da:	68fb      	ldr	r3, [r7, #12]
 80142dc:	2b00      	cmp	r3, #0
 80142de:	d07b      	beq.n	80143d8 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80142e0:	2380      	movs	r3, #128	@ 0x80
 80142e2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80142e4:	2318      	movs	r3, #24
 80142e6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80142e8:	2300      	movs	r3, #0
 80142ea:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80142ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80142f0:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	2b00      	cmp	r3, #0
 80142f6:	d045      	beq.n	8014384 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	681b      	ldr	r3, [r3, #0]
 80142fc:	2b00      	cmp	r3, #0
 80142fe:	d002      	beq.n	8014306 <osThreadNew+0x48>
        name = attr->name;
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	681b      	ldr	r3, [r3, #0]
 8014304:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	699b      	ldr	r3, [r3, #24]
 801430a:	2b00      	cmp	r3, #0
 801430c:	d002      	beq.n	8014314 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	699b      	ldr	r3, [r3, #24]
 8014312:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8014314:	69fb      	ldr	r3, [r7, #28]
 8014316:	2b00      	cmp	r3, #0
 8014318:	d008      	beq.n	801432c <osThreadNew+0x6e>
 801431a:	69fb      	ldr	r3, [r7, #28]
 801431c:	2b38      	cmp	r3, #56	@ 0x38
 801431e:	d805      	bhi.n	801432c <osThreadNew+0x6e>
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	685b      	ldr	r3, [r3, #4]
 8014324:	f003 0301 	and.w	r3, r3, #1
 8014328:	2b00      	cmp	r3, #0
 801432a:	d001      	beq.n	8014330 <osThreadNew+0x72>
        return (NULL);
 801432c:	2300      	movs	r3, #0
 801432e:	e054      	b.n	80143da <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8014330:	687b      	ldr	r3, [r7, #4]
 8014332:	695b      	ldr	r3, [r3, #20]
 8014334:	2b00      	cmp	r3, #0
 8014336:	d003      	beq.n	8014340 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8014338:	687b      	ldr	r3, [r7, #4]
 801433a:	695b      	ldr	r3, [r3, #20]
 801433c:	089b      	lsrs	r3, r3, #2
 801433e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	689b      	ldr	r3, [r3, #8]
 8014344:	2b00      	cmp	r3, #0
 8014346:	d00e      	beq.n	8014366 <osThreadNew+0xa8>
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	68db      	ldr	r3, [r3, #12]
 801434c:	2b5b      	cmp	r3, #91	@ 0x5b
 801434e:	d90a      	bls.n	8014366 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8014354:	2b00      	cmp	r3, #0
 8014356:	d006      	beq.n	8014366 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8014358:	687b      	ldr	r3, [r7, #4]
 801435a:	695b      	ldr	r3, [r3, #20]
 801435c:	2b00      	cmp	r3, #0
 801435e:	d002      	beq.n	8014366 <osThreadNew+0xa8>
        mem = 1;
 8014360:	2301      	movs	r3, #1
 8014362:	61bb      	str	r3, [r7, #24]
 8014364:	e010      	b.n	8014388 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	689b      	ldr	r3, [r3, #8]
 801436a:	2b00      	cmp	r3, #0
 801436c:	d10c      	bne.n	8014388 <osThreadNew+0xca>
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	68db      	ldr	r3, [r3, #12]
 8014372:	2b00      	cmp	r3, #0
 8014374:	d108      	bne.n	8014388 <osThreadNew+0xca>
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	691b      	ldr	r3, [r3, #16]
 801437a:	2b00      	cmp	r3, #0
 801437c:	d104      	bne.n	8014388 <osThreadNew+0xca>
          mem = 0;
 801437e:	2300      	movs	r3, #0
 8014380:	61bb      	str	r3, [r7, #24]
 8014382:	e001      	b.n	8014388 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8014384:	2300      	movs	r3, #0
 8014386:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8014388:	69bb      	ldr	r3, [r7, #24]
 801438a:	2b01      	cmp	r3, #1
 801438c:	d110      	bne.n	80143b0 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8014392:	687a      	ldr	r2, [r7, #4]
 8014394:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8014396:	9202      	str	r2, [sp, #8]
 8014398:	9301      	str	r3, [sp, #4]
 801439a:	69fb      	ldr	r3, [r7, #28]
 801439c:	9300      	str	r3, [sp, #0]
 801439e:	68bb      	ldr	r3, [r7, #8]
 80143a0:	6a3a      	ldr	r2, [r7, #32]
 80143a2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80143a4:	68f8      	ldr	r0, [r7, #12]
 80143a6:	f001 fbc7 	bl	8015b38 <xTaskCreateStatic>
 80143aa:	4603      	mov	r3, r0
 80143ac:	613b      	str	r3, [r7, #16]
 80143ae:	e013      	b.n	80143d8 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80143b0:	69bb      	ldr	r3, [r7, #24]
 80143b2:	2b00      	cmp	r3, #0
 80143b4:	d110      	bne.n	80143d8 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80143b6:	6a3b      	ldr	r3, [r7, #32]
 80143b8:	b29a      	uxth	r2, r3
 80143ba:	f107 0310 	add.w	r3, r7, #16
 80143be:	9301      	str	r3, [sp, #4]
 80143c0:	69fb      	ldr	r3, [r7, #28]
 80143c2:	9300      	str	r3, [sp, #0]
 80143c4:	68bb      	ldr	r3, [r7, #8]
 80143c6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80143c8:	68f8      	ldr	r0, [r7, #12]
 80143ca:	f001 fc15 	bl	8015bf8 <xTaskCreate>
 80143ce:	4603      	mov	r3, r0
 80143d0:	2b01      	cmp	r3, #1
 80143d2:	d001      	beq.n	80143d8 <osThreadNew+0x11a>
            hTask = NULL;
 80143d4:	2300      	movs	r3, #0
 80143d6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80143d8:	693b      	ldr	r3, [r7, #16]
}
 80143da:	4618      	mov	r0, r3
 80143dc:	3728      	adds	r7, #40	@ 0x28
 80143de:	46bd      	mov	sp, r7
 80143e0:	bd80      	pop	{r7, pc}

080143e2 <osThreadExit>:

  return (stat);
}
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 80143e2:	b580      	push	{r7, lr}
 80143e4:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 80143e6:	2000      	movs	r0, #0
 80143e8:	f001 fd4c 	bl	8015e84 <vTaskDelete>
#endif
  for (;;);
 80143ec:	bf00      	nop
 80143ee:	e7fd      	b.n	80143ec <osThreadExit+0xa>

080143f0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80143f0:	b580      	push	{r7, lr}
 80143f2:	b084      	sub	sp, #16
 80143f4:	af00      	add	r7, sp, #0
 80143f6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80143f8:	f3ef 8305 	mrs	r3, IPSR
 80143fc:	60bb      	str	r3, [r7, #8]
  return(result);
 80143fe:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8014400:	2b00      	cmp	r3, #0
 8014402:	d003      	beq.n	801440c <osDelay+0x1c>
    stat = osErrorISR;
 8014404:	f06f 0305 	mvn.w	r3, #5
 8014408:	60fb      	str	r3, [r7, #12]
 801440a:	e007      	b.n	801441c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 801440c:	2300      	movs	r3, #0
 801440e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8014410:	687b      	ldr	r3, [r7, #4]
 8014412:	2b00      	cmp	r3, #0
 8014414:	d002      	beq.n	801441c <osDelay+0x2c>
      vTaskDelay(ticks);
 8014416:	6878      	ldr	r0, [r7, #4]
 8014418:	f001 fda8 	bl	8015f6c <vTaskDelay>
    }
  }

  return (stat);
 801441c:	68fb      	ldr	r3, [r7, #12]
}
 801441e:	4618      	mov	r0, r3
 8014420:	3710      	adds	r7, #16
 8014422:	46bd      	mov	sp, r7
 8014424:	bd80      	pop	{r7, pc}

08014426 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8014426:	b580      	push	{r7, lr}
 8014428:	b08a      	sub	sp, #40	@ 0x28
 801442a:	af02      	add	r7, sp, #8
 801442c:	60f8      	str	r0, [r7, #12]
 801442e:	60b9      	str	r1, [r7, #8]
 8014430:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8014432:	2300      	movs	r3, #0
 8014434:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014436:	f3ef 8305 	mrs	r3, IPSR
 801443a:	613b      	str	r3, [r7, #16]
  return(result);
 801443c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 801443e:	2b00      	cmp	r3, #0
 8014440:	d175      	bne.n	801452e <osSemaphoreNew+0x108>
 8014442:	68fb      	ldr	r3, [r7, #12]
 8014444:	2b00      	cmp	r3, #0
 8014446:	d072      	beq.n	801452e <osSemaphoreNew+0x108>
 8014448:	68ba      	ldr	r2, [r7, #8]
 801444a:	68fb      	ldr	r3, [r7, #12]
 801444c:	429a      	cmp	r2, r3
 801444e:	d86e      	bhi.n	801452e <osSemaphoreNew+0x108>
    mem = -1;
 8014450:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014454:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	2b00      	cmp	r3, #0
 801445a:	d015      	beq.n	8014488 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 801445c:	687b      	ldr	r3, [r7, #4]
 801445e:	689b      	ldr	r3, [r3, #8]
 8014460:	2b00      	cmp	r3, #0
 8014462:	d006      	beq.n	8014472 <osSemaphoreNew+0x4c>
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	68db      	ldr	r3, [r3, #12]
 8014468:	2b4f      	cmp	r3, #79	@ 0x4f
 801446a:	d902      	bls.n	8014472 <osSemaphoreNew+0x4c>
        mem = 1;
 801446c:	2301      	movs	r3, #1
 801446e:	61bb      	str	r3, [r7, #24]
 8014470:	e00c      	b.n	801448c <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8014472:	687b      	ldr	r3, [r7, #4]
 8014474:	689b      	ldr	r3, [r3, #8]
 8014476:	2b00      	cmp	r3, #0
 8014478:	d108      	bne.n	801448c <osSemaphoreNew+0x66>
 801447a:	687b      	ldr	r3, [r7, #4]
 801447c:	68db      	ldr	r3, [r3, #12]
 801447e:	2b00      	cmp	r3, #0
 8014480:	d104      	bne.n	801448c <osSemaphoreNew+0x66>
          mem = 0;
 8014482:	2300      	movs	r3, #0
 8014484:	61bb      	str	r3, [r7, #24]
 8014486:	e001      	b.n	801448c <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8014488:	2300      	movs	r3, #0
 801448a:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 801448c:	69bb      	ldr	r3, [r7, #24]
 801448e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014492:	d04c      	beq.n	801452e <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	2b01      	cmp	r3, #1
 8014498:	d128      	bne.n	80144ec <osSemaphoreNew+0xc6>
        if (mem == 1) {
 801449a:	69bb      	ldr	r3, [r7, #24]
 801449c:	2b01      	cmp	r3, #1
 801449e:	d10a      	bne.n	80144b6 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80144a0:	687b      	ldr	r3, [r7, #4]
 80144a2:	689b      	ldr	r3, [r3, #8]
 80144a4:	2203      	movs	r2, #3
 80144a6:	9200      	str	r2, [sp, #0]
 80144a8:	2200      	movs	r2, #0
 80144aa:	2100      	movs	r1, #0
 80144ac:	2001      	movs	r0, #1
 80144ae:	f000 fb81 	bl	8014bb4 <xQueueGenericCreateStatic>
 80144b2:	61f8      	str	r0, [r7, #28]
 80144b4:	e005      	b.n	80144c2 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80144b6:	2203      	movs	r2, #3
 80144b8:	2100      	movs	r1, #0
 80144ba:	2001      	movs	r0, #1
 80144bc:	f000 fbf7 	bl	8014cae <xQueueGenericCreate>
 80144c0:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80144c2:	69fb      	ldr	r3, [r7, #28]
 80144c4:	2b00      	cmp	r3, #0
 80144c6:	d022      	beq.n	801450e <osSemaphoreNew+0xe8>
 80144c8:	68bb      	ldr	r3, [r7, #8]
 80144ca:	2b00      	cmp	r3, #0
 80144cc:	d01f      	beq.n	801450e <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80144ce:	2300      	movs	r3, #0
 80144d0:	2200      	movs	r2, #0
 80144d2:	2100      	movs	r1, #0
 80144d4:	69f8      	ldr	r0, [r7, #28]
 80144d6:	f000 fcb7 	bl	8014e48 <xQueueGenericSend>
 80144da:	4603      	mov	r3, r0
 80144dc:	2b01      	cmp	r3, #1
 80144de:	d016      	beq.n	801450e <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80144e0:	69f8      	ldr	r0, [r7, #28]
 80144e2:	f001 f955 	bl	8015790 <vQueueDelete>
            hSemaphore = NULL;
 80144e6:	2300      	movs	r3, #0
 80144e8:	61fb      	str	r3, [r7, #28]
 80144ea:	e010      	b.n	801450e <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80144ec:	69bb      	ldr	r3, [r7, #24]
 80144ee:	2b01      	cmp	r3, #1
 80144f0:	d108      	bne.n	8014504 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	689b      	ldr	r3, [r3, #8]
 80144f6:	461a      	mov	r2, r3
 80144f8:	68b9      	ldr	r1, [r7, #8]
 80144fa:	68f8      	ldr	r0, [r7, #12]
 80144fc:	f000 fc35 	bl	8014d6a <xQueueCreateCountingSemaphoreStatic>
 8014500:	61f8      	str	r0, [r7, #28]
 8014502:	e004      	b.n	801450e <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8014504:	68b9      	ldr	r1, [r7, #8]
 8014506:	68f8      	ldr	r0, [r7, #12]
 8014508:	f000 fc68 	bl	8014ddc <xQueueCreateCountingSemaphore>
 801450c:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 801450e:	69fb      	ldr	r3, [r7, #28]
 8014510:	2b00      	cmp	r3, #0
 8014512:	d00c      	beq.n	801452e <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	2b00      	cmp	r3, #0
 8014518:	d003      	beq.n	8014522 <osSemaphoreNew+0xfc>
          name = attr->name;
 801451a:	687b      	ldr	r3, [r7, #4]
 801451c:	681b      	ldr	r3, [r3, #0]
 801451e:	617b      	str	r3, [r7, #20]
 8014520:	e001      	b.n	8014526 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8014522:	2300      	movs	r3, #0
 8014524:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8014526:	6979      	ldr	r1, [r7, #20]
 8014528:	69f8      	ldr	r0, [r7, #28]
 801452a:	f001 fa7d 	bl	8015a28 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 801452e:	69fb      	ldr	r3, [r7, #28]
}
 8014530:	4618      	mov	r0, r3
 8014532:	3720      	adds	r7, #32
 8014534:	46bd      	mov	sp, r7
 8014536:	bd80      	pop	{r7, pc}

08014538 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8014538:	b580      	push	{r7, lr}
 801453a:	b086      	sub	sp, #24
 801453c:	af00      	add	r7, sp, #0
 801453e:	6078      	str	r0, [r7, #4]
 8014540:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8014542:	687b      	ldr	r3, [r7, #4]
 8014544:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8014546:	2300      	movs	r3, #0
 8014548:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 801454a:	693b      	ldr	r3, [r7, #16]
 801454c:	2b00      	cmp	r3, #0
 801454e:	d103      	bne.n	8014558 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8014550:	f06f 0303 	mvn.w	r3, #3
 8014554:	617b      	str	r3, [r7, #20]
 8014556:	e039      	b.n	80145cc <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014558:	f3ef 8305 	mrs	r3, IPSR
 801455c:	60fb      	str	r3, [r7, #12]
  return(result);
 801455e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8014560:	2b00      	cmp	r3, #0
 8014562:	d022      	beq.n	80145aa <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8014564:	683b      	ldr	r3, [r7, #0]
 8014566:	2b00      	cmp	r3, #0
 8014568:	d003      	beq.n	8014572 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 801456a:	f06f 0303 	mvn.w	r3, #3
 801456e:	617b      	str	r3, [r7, #20]
 8014570:	e02c      	b.n	80145cc <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8014572:	2300      	movs	r3, #0
 8014574:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8014576:	f107 0308 	add.w	r3, r7, #8
 801457a:	461a      	mov	r2, r3
 801457c:	2100      	movs	r1, #0
 801457e:	6938      	ldr	r0, [r7, #16]
 8014580:	f001 f884 	bl	801568c <xQueueReceiveFromISR>
 8014584:	4603      	mov	r3, r0
 8014586:	2b01      	cmp	r3, #1
 8014588:	d003      	beq.n	8014592 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 801458a:	f06f 0302 	mvn.w	r3, #2
 801458e:	617b      	str	r3, [r7, #20]
 8014590:	e01c      	b.n	80145cc <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8014592:	68bb      	ldr	r3, [r7, #8]
 8014594:	2b00      	cmp	r3, #0
 8014596:	d019      	beq.n	80145cc <osSemaphoreAcquire+0x94>
 8014598:	4b0f      	ldr	r3, [pc, #60]	@ (80145d8 <osSemaphoreAcquire+0xa0>)
 801459a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801459e:	601a      	str	r2, [r3, #0]
 80145a0:	f3bf 8f4f 	dsb	sy
 80145a4:	f3bf 8f6f 	isb	sy
 80145a8:	e010      	b.n	80145cc <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80145aa:	6839      	ldr	r1, [r7, #0]
 80145ac:	6938      	ldr	r0, [r7, #16]
 80145ae:	f000 ff5d 	bl	801546c <xQueueSemaphoreTake>
 80145b2:	4603      	mov	r3, r0
 80145b4:	2b01      	cmp	r3, #1
 80145b6:	d009      	beq.n	80145cc <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80145b8:	683b      	ldr	r3, [r7, #0]
 80145ba:	2b00      	cmp	r3, #0
 80145bc:	d003      	beq.n	80145c6 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80145be:	f06f 0301 	mvn.w	r3, #1
 80145c2:	617b      	str	r3, [r7, #20]
 80145c4:	e002      	b.n	80145cc <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80145c6:	f06f 0302 	mvn.w	r3, #2
 80145ca:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80145cc:	697b      	ldr	r3, [r7, #20]
}
 80145ce:	4618      	mov	r0, r3
 80145d0:	3718      	adds	r7, #24
 80145d2:	46bd      	mov	sp, r7
 80145d4:	bd80      	pop	{r7, pc}
 80145d6:	bf00      	nop
 80145d8:	e000ed04 	.word	0xe000ed04

080145dc <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80145dc:	b580      	push	{r7, lr}
 80145de:	b086      	sub	sp, #24
 80145e0:	af00      	add	r7, sp, #0
 80145e2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80145e4:	687b      	ldr	r3, [r7, #4]
 80145e6:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80145e8:	2300      	movs	r3, #0
 80145ea:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80145ec:	693b      	ldr	r3, [r7, #16]
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d103      	bne.n	80145fa <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80145f2:	f06f 0303 	mvn.w	r3, #3
 80145f6:	617b      	str	r3, [r7, #20]
 80145f8:	e02c      	b.n	8014654 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80145fa:	f3ef 8305 	mrs	r3, IPSR
 80145fe:	60fb      	str	r3, [r7, #12]
  return(result);
 8014600:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8014602:	2b00      	cmp	r3, #0
 8014604:	d01a      	beq.n	801463c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8014606:	2300      	movs	r3, #0
 8014608:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 801460a:	f107 0308 	add.w	r3, r7, #8
 801460e:	4619      	mov	r1, r3
 8014610:	6938      	ldr	r0, [r7, #16]
 8014612:	f000 fdb9 	bl	8015188 <xQueueGiveFromISR>
 8014616:	4603      	mov	r3, r0
 8014618:	2b01      	cmp	r3, #1
 801461a:	d003      	beq.n	8014624 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 801461c:	f06f 0302 	mvn.w	r3, #2
 8014620:	617b      	str	r3, [r7, #20]
 8014622:	e017      	b.n	8014654 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8014624:	68bb      	ldr	r3, [r7, #8]
 8014626:	2b00      	cmp	r3, #0
 8014628:	d014      	beq.n	8014654 <osSemaphoreRelease+0x78>
 801462a:	4b0d      	ldr	r3, [pc, #52]	@ (8014660 <osSemaphoreRelease+0x84>)
 801462c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014630:	601a      	str	r2, [r3, #0]
 8014632:	f3bf 8f4f 	dsb	sy
 8014636:	f3bf 8f6f 	isb	sy
 801463a:	e00b      	b.n	8014654 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 801463c:	2300      	movs	r3, #0
 801463e:	2200      	movs	r2, #0
 8014640:	2100      	movs	r1, #0
 8014642:	6938      	ldr	r0, [r7, #16]
 8014644:	f000 fc00 	bl	8014e48 <xQueueGenericSend>
 8014648:	4603      	mov	r3, r0
 801464a:	2b01      	cmp	r3, #1
 801464c:	d002      	beq.n	8014654 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 801464e:	f06f 0302 	mvn.w	r3, #2
 8014652:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8014654:	697b      	ldr	r3, [r7, #20]
}
 8014656:	4618      	mov	r0, r3
 8014658:	3718      	adds	r7, #24
 801465a:	46bd      	mov	sp, r7
 801465c:	bd80      	pop	{r7, pc}
 801465e:	bf00      	nop
 8014660:	e000ed04 	.word	0xe000ed04

08014664 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8014664:	b580      	push	{r7, lr}
 8014666:	b086      	sub	sp, #24
 8014668:	af00      	add	r7, sp, #0
 801466a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014670:	f3ef 8305 	mrs	r3, IPSR
 8014674:	60fb      	str	r3, [r7, #12]
  return(result);
 8014676:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8014678:	2b00      	cmp	r3, #0
 801467a:	d003      	beq.n	8014684 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 801467c:	f06f 0305 	mvn.w	r3, #5
 8014680:	617b      	str	r3, [r7, #20]
 8014682:	e00e      	b.n	80146a2 <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8014684:	693b      	ldr	r3, [r7, #16]
 8014686:	2b00      	cmp	r3, #0
 8014688:	d103      	bne.n	8014692 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 801468a:	f06f 0303 	mvn.w	r3, #3
 801468e:	617b      	str	r3, [r7, #20]
 8014690:	e007      	b.n	80146a2 <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8014692:	6938      	ldr	r0, [r7, #16]
 8014694:	f001 f9f2 	bl	8015a7c <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8014698:	2300      	movs	r3, #0
 801469a:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 801469c:	6938      	ldr	r0, [r7, #16]
 801469e:	f001 f877 	bl	8015790 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 80146a2:	697b      	ldr	r3, [r7, #20]
}
 80146a4:	4618      	mov	r0, r3
 80146a6:	3718      	adds	r7, #24
 80146a8:	46bd      	mov	sp, r7
 80146aa:	bd80      	pop	{r7, pc}

080146ac <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80146ac:	b580      	push	{r7, lr}
 80146ae:	b08a      	sub	sp, #40	@ 0x28
 80146b0:	af02      	add	r7, sp, #8
 80146b2:	60f8      	str	r0, [r7, #12]
 80146b4:	60b9      	str	r1, [r7, #8]
 80146b6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80146b8:	2300      	movs	r3, #0
 80146ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80146bc:	f3ef 8305 	mrs	r3, IPSR
 80146c0:	613b      	str	r3, [r7, #16]
  return(result);
 80146c2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	d15f      	bne.n	8014788 <osMessageQueueNew+0xdc>
 80146c8:	68fb      	ldr	r3, [r7, #12]
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	d05c      	beq.n	8014788 <osMessageQueueNew+0xdc>
 80146ce:	68bb      	ldr	r3, [r7, #8]
 80146d0:	2b00      	cmp	r3, #0
 80146d2:	d059      	beq.n	8014788 <osMessageQueueNew+0xdc>
    mem = -1;
 80146d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80146d8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	2b00      	cmp	r3, #0
 80146de:	d029      	beq.n	8014734 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80146e0:	687b      	ldr	r3, [r7, #4]
 80146e2:	689b      	ldr	r3, [r3, #8]
 80146e4:	2b00      	cmp	r3, #0
 80146e6:	d012      	beq.n	801470e <osMessageQueueNew+0x62>
 80146e8:	687b      	ldr	r3, [r7, #4]
 80146ea:	68db      	ldr	r3, [r3, #12]
 80146ec:	2b4f      	cmp	r3, #79	@ 0x4f
 80146ee:	d90e      	bls.n	801470e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80146f4:	2b00      	cmp	r3, #0
 80146f6:	d00a      	beq.n	801470e <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80146f8:	687b      	ldr	r3, [r7, #4]
 80146fa:	695a      	ldr	r2, [r3, #20]
 80146fc:	68fb      	ldr	r3, [r7, #12]
 80146fe:	68b9      	ldr	r1, [r7, #8]
 8014700:	fb01 f303 	mul.w	r3, r1, r3
 8014704:	429a      	cmp	r2, r3
 8014706:	d302      	bcc.n	801470e <osMessageQueueNew+0x62>
        mem = 1;
 8014708:	2301      	movs	r3, #1
 801470a:	61bb      	str	r3, [r7, #24]
 801470c:	e014      	b.n	8014738 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801470e:	687b      	ldr	r3, [r7, #4]
 8014710:	689b      	ldr	r3, [r3, #8]
 8014712:	2b00      	cmp	r3, #0
 8014714:	d110      	bne.n	8014738 <osMessageQueueNew+0x8c>
 8014716:	687b      	ldr	r3, [r7, #4]
 8014718:	68db      	ldr	r3, [r3, #12]
 801471a:	2b00      	cmp	r3, #0
 801471c:	d10c      	bne.n	8014738 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801471e:	687b      	ldr	r3, [r7, #4]
 8014720:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8014722:	2b00      	cmp	r3, #0
 8014724:	d108      	bne.n	8014738 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8014726:	687b      	ldr	r3, [r7, #4]
 8014728:	695b      	ldr	r3, [r3, #20]
 801472a:	2b00      	cmp	r3, #0
 801472c:	d104      	bne.n	8014738 <osMessageQueueNew+0x8c>
          mem = 0;
 801472e:	2300      	movs	r3, #0
 8014730:	61bb      	str	r3, [r7, #24]
 8014732:	e001      	b.n	8014738 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8014734:	2300      	movs	r3, #0
 8014736:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8014738:	69bb      	ldr	r3, [r7, #24]
 801473a:	2b01      	cmp	r3, #1
 801473c:	d10b      	bne.n	8014756 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 801473e:	687b      	ldr	r3, [r7, #4]
 8014740:	691a      	ldr	r2, [r3, #16]
 8014742:	687b      	ldr	r3, [r7, #4]
 8014744:	689b      	ldr	r3, [r3, #8]
 8014746:	2100      	movs	r1, #0
 8014748:	9100      	str	r1, [sp, #0]
 801474a:	68b9      	ldr	r1, [r7, #8]
 801474c:	68f8      	ldr	r0, [r7, #12]
 801474e:	f000 fa31 	bl	8014bb4 <xQueueGenericCreateStatic>
 8014752:	61f8      	str	r0, [r7, #28]
 8014754:	e008      	b.n	8014768 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8014756:	69bb      	ldr	r3, [r7, #24]
 8014758:	2b00      	cmp	r3, #0
 801475a:	d105      	bne.n	8014768 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 801475c:	2200      	movs	r2, #0
 801475e:	68b9      	ldr	r1, [r7, #8]
 8014760:	68f8      	ldr	r0, [r7, #12]
 8014762:	f000 faa4 	bl	8014cae <xQueueGenericCreate>
 8014766:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8014768:	69fb      	ldr	r3, [r7, #28]
 801476a:	2b00      	cmp	r3, #0
 801476c:	d00c      	beq.n	8014788 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 801476e:	687b      	ldr	r3, [r7, #4]
 8014770:	2b00      	cmp	r3, #0
 8014772:	d003      	beq.n	801477c <osMessageQueueNew+0xd0>
        name = attr->name;
 8014774:	687b      	ldr	r3, [r7, #4]
 8014776:	681b      	ldr	r3, [r3, #0]
 8014778:	617b      	str	r3, [r7, #20]
 801477a:	e001      	b.n	8014780 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 801477c:	2300      	movs	r3, #0
 801477e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8014780:	6979      	ldr	r1, [r7, #20]
 8014782:	69f8      	ldr	r0, [r7, #28]
 8014784:	f001 f950 	bl	8015a28 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8014788:	69fb      	ldr	r3, [r7, #28]
}
 801478a:	4618      	mov	r0, r3
 801478c:	3720      	adds	r7, #32
 801478e:	46bd      	mov	sp, r7
 8014790:	bd80      	pop	{r7, pc}
	...

08014794 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8014794:	b580      	push	{r7, lr}
 8014796:	b088      	sub	sp, #32
 8014798:	af00      	add	r7, sp, #0
 801479a:	60f8      	str	r0, [r7, #12]
 801479c:	60b9      	str	r1, [r7, #8]
 801479e:	603b      	str	r3, [r7, #0]
 80147a0:	4613      	mov	r3, r2
 80147a2:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80147a4:	68fb      	ldr	r3, [r7, #12]
 80147a6:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80147a8:	2300      	movs	r3, #0
 80147aa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80147ac:	f3ef 8305 	mrs	r3, IPSR
 80147b0:	617b      	str	r3, [r7, #20]
  return(result);
 80147b2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d028      	beq.n	801480a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80147b8:	69bb      	ldr	r3, [r7, #24]
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d005      	beq.n	80147ca <osMessageQueuePut+0x36>
 80147be:	68bb      	ldr	r3, [r7, #8]
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	d002      	beq.n	80147ca <osMessageQueuePut+0x36>
 80147c4:	683b      	ldr	r3, [r7, #0]
 80147c6:	2b00      	cmp	r3, #0
 80147c8:	d003      	beq.n	80147d2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80147ca:	f06f 0303 	mvn.w	r3, #3
 80147ce:	61fb      	str	r3, [r7, #28]
 80147d0:	e038      	b.n	8014844 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80147d2:	2300      	movs	r3, #0
 80147d4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80147d6:	f107 0210 	add.w	r2, r7, #16
 80147da:	2300      	movs	r3, #0
 80147dc:	68b9      	ldr	r1, [r7, #8]
 80147de:	69b8      	ldr	r0, [r7, #24]
 80147e0:	f000 fc34 	bl	801504c <xQueueGenericSendFromISR>
 80147e4:	4603      	mov	r3, r0
 80147e6:	2b01      	cmp	r3, #1
 80147e8:	d003      	beq.n	80147f2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80147ea:	f06f 0302 	mvn.w	r3, #2
 80147ee:	61fb      	str	r3, [r7, #28]
 80147f0:	e028      	b.n	8014844 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80147f2:	693b      	ldr	r3, [r7, #16]
 80147f4:	2b00      	cmp	r3, #0
 80147f6:	d025      	beq.n	8014844 <osMessageQueuePut+0xb0>
 80147f8:	4b15      	ldr	r3, [pc, #84]	@ (8014850 <osMessageQueuePut+0xbc>)
 80147fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80147fe:	601a      	str	r2, [r3, #0]
 8014800:	f3bf 8f4f 	dsb	sy
 8014804:	f3bf 8f6f 	isb	sy
 8014808:	e01c      	b.n	8014844 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 801480a:	69bb      	ldr	r3, [r7, #24]
 801480c:	2b00      	cmp	r3, #0
 801480e:	d002      	beq.n	8014816 <osMessageQueuePut+0x82>
 8014810:	68bb      	ldr	r3, [r7, #8]
 8014812:	2b00      	cmp	r3, #0
 8014814:	d103      	bne.n	801481e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8014816:	f06f 0303 	mvn.w	r3, #3
 801481a:	61fb      	str	r3, [r7, #28]
 801481c:	e012      	b.n	8014844 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801481e:	2300      	movs	r3, #0
 8014820:	683a      	ldr	r2, [r7, #0]
 8014822:	68b9      	ldr	r1, [r7, #8]
 8014824:	69b8      	ldr	r0, [r7, #24]
 8014826:	f000 fb0f 	bl	8014e48 <xQueueGenericSend>
 801482a:	4603      	mov	r3, r0
 801482c:	2b01      	cmp	r3, #1
 801482e:	d009      	beq.n	8014844 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8014830:	683b      	ldr	r3, [r7, #0]
 8014832:	2b00      	cmp	r3, #0
 8014834:	d003      	beq.n	801483e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8014836:	f06f 0301 	mvn.w	r3, #1
 801483a:	61fb      	str	r3, [r7, #28]
 801483c:	e002      	b.n	8014844 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 801483e:	f06f 0302 	mvn.w	r3, #2
 8014842:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8014844:	69fb      	ldr	r3, [r7, #28]
}
 8014846:	4618      	mov	r0, r3
 8014848:	3720      	adds	r7, #32
 801484a:	46bd      	mov	sp, r7
 801484c:	bd80      	pop	{r7, pc}
 801484e:	bf00      	nop
 8014850:	e000ed04 	.word	0xe000ed04

08014854 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8014854:	b580      	push	{r7, lr}
 8014856:	b088      	sub	sp, #32
 8014858:	af00      	add	r7, sp, #0
 801485a:	60f8      	str	r0, [r7, #12]
 801485c:	60b9      	str	r1, [r7, #8]
 801485e:	607a      	str	r2, [r7, #4]
 8014860:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8014862:	68fb      	ldr	r3, [r7, #12]
 8014864:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8014866:	2300      	movs	r3, #0
 8014868:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801486a:	f3ef 8305 	mrs	r3, IPSR
 801486e:	617b      	str	r3, [r7, #20]
  return(result);
 8014870:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8014872:	2b00      	cmp	r3, #0
 8014874:	d028      	beq.n	80148c8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8014876:	69bb      	ldr	r3, [r7, #24]
 8014878:	2b00      	cmp	r3, #0
 801487a:	d005      	beq.n	8014888 <osMessageQueueGet+0x34>
 801487c:	68bb      	ldr	r3, [r7, #8]
 801487e:	2b00      	cmp	r3, #0
 8014880:	d002      	beq.n	8014888 <osMessageQueueGet+0x34>
 8014882:	683b      	ldr	r3, [r7, #0]
 8014884:	2b00      	cmp	r3, #0
 8014886:	d003      	beq.n	8014890 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8014888:	f06f 0303 	mvn.w	r3, #3
 801488c:	61fb      	str	r3, [r7, #28]
 801488e:	e037      	b.n	8014900 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8014890:	2300      	movs	r3, #0
 8014892:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8014894:	f107 0310 	add.w	r3, r7, #16
 8014898:	461a      	mov	r2, r3
 801489a:	68b9      	ldr	r1, [r7, #8]
 801489c:	69b8      	ldr	r0, [r7, #24]
 801489e:	f000 fef5 	bl	801568c <xQueueReceiveFromISR>
 80148a2:	4603      	mov	r3, r0
 80148a4:	2b01      	cmp	r3, #1
 80148a6:	d003      	beq.n	80148b0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80148a8:	f06f 0302 	mvn.w	r3, #2
 80148ac:	61fb      	str	r3, [r7, #28]
 80148ae:	e027      	b.n	8014900 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80148b0:	693b      	ldr	r3, [r7, #16]
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	d024      	beq.n	8014900 <osMessageQueueGet+0xac>
 80148b6:	4b15      	ldr	r3, [pc, #84]	@ (801490c <osMessageQueueGet+0xb8>)
 80148b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80148bc:	601a      	str	r2, [r3, #0]
 80148be:	f3bf 8f4f 	dsb	sy
 80148c2:	f3bf 8f6f 	isb	sy
 80148c6:	e01b      	b.n	8014900 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80148c8:	69bb      	ldr	r3, [r7, #24]
 80148ca:	2b00      	cmp	r3, #0
 80148cc:	d002      	beq.n	80148d4 <osMessageQueueGet+0x80>
 80148ce:	68bb      	ldr	r3, [r7, #8]
 80148d0:	2b00      	cmp	r3, #0
 80148d2:	d103      	bne.n	80148dc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80148d4:	f06f 0303 	mvn.w	r3, #3
 80148d8:	61fb      	str	r3, [r7, #28]
 80148da:	e011      	b.n	8014900 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80148dc:	683a      	ldr	r2, [r7, #0]
 80148de:	68b9      	ldr	r1, [r7, #8]
 80148e0:	69b8      	ldr	r0, [r7, #24]
 80148e2:	f000 fce1 	bl	80152a8 <xQueueReceive>
 80148e6:	4603      	mov	r3, r0
 80148e8:	2b01      	cmp	r3, #1
 80148ea:	d009      	beq.n	8014900 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80148ec:	683b      	ldr	r3, [r7, #0]
 80148ee:	2b00      	cmp	r3, #0
 80148f0:	d003      	beq.n	80148fa <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80148f2:	f06f 0301 	mvn.w	r3, #1
 80148f6:	61fb      	str	r3, [r7, #28]
 80148f8:	e002      	b.n	8014900 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80148fa:	f06f 0302 	mvn.w	r3, #2
 80148fe:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8014900:	69fb      	ldr	r3, [r7, #28]
}
 8014902:	4618      	mov	r0, r3
 8014904:	3720      	adds	r7, #32
 8014906:	46bd      	mov	sp, r7
 8014908:	bd80      	pop	{r7, pc}
 801490a:	bf00      	nop
 801490c:	e000ed04 	.word	0xe000ed04

08014910 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8014910:	b480      	push	{r7}
 8014912:	b085      	sub	sp, #20
 8014914:	af00      	add	r7, sp, #0
 8014916:	60f8      	str	r0, [r7, #12]
 8014918:	60b9      	str	r1, [r7, #8]
 801491a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 801491c:	68fb      	ldr	r3, [r7, #12]
 801491e:	4a07      	ldr	r2, [pc, #28]	@ (801493c <vApplicationGetIdleTaskMemory+0x2c>)
 8014920:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8014922:	68bb      	ldr	r3, [r7, #8]
 8014924:	4a06      	ldr	r2, [pc, #24]	@ (8014940 <vApplicationGetIdleTaskMemory+0x30>)
 8014926:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8014928:	687b      	ldr	r3, [r7, #4]
 801492a:	2280      	movs	r2, #128	@ 0x80
 801492c:	601a      	str	r2, [r3, #0]
}
 801492e:	bf00      	nop
 8014930:	3714      	adds	r7, #20
 8014932:	46bd      	mov	sp, r7
 8014934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014938:	4770      	bx	lr
 801493a:	bf00      	nop
 801493c:	20002998 	.word	0x20002998
 8014940:	200029f4 	.word	0x200029f4

08014944 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8014944:	b480      	push	{r7}
 8014946:	b085      	sub	sp, #20
 8014948:	af00      	add	r7, sp, #0
 801494a:	60f8      	str	r0, [r7, #12]
 801494c:	60b9      	str	r1, [r7, #8]
 801494e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8014950:	68fb      	ldr	r3, [r7, #12]
 8014952:	4a07      	ldr	r2, [pc, #28]	@ (8014970 <vApplicationGetTimerTaskMemory+0x2c>)
 8014954:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8014956:	68bb      	ldr	r3, [r7, #8]
 8014958:	4a06      	ldr	r2, [pc, #24]	@ (8014974 <vApplicationGetTimerTaskMemory+0x30>)
 801495a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8014962:	601a      	str	r2, [r3, #0]
}
 8014964:	bf00      	nop
 8014966:	3714      	adds	r7, #20
 8014968:	46bd      	mov	sp, r7
 801496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801496e:	4770      	bx	lr
 8014970:	20002bf4 	.word	0x20002bf4
 8014974:	20002c50 	.word	0x20002c50

08014978 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8014978:	b480      	push	{r7}
 801497a:	b083      	sub	sp, #12
 801497c:	af00      	add	r7, sp, #0
 801497e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	f103 0208 	add.w	r2, r3, #8
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014990:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	f103 0208 	add.w	r2, r3, #8
 8014998:	687b      	ldr	r3, [r7, #4]
 801499a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	f103 0208 	add.w	r2, r3, #8
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80149a6:	687b      	ldr	r3, [r7, #4]
 80149a8:	2200      	movs	r2, #0
 80149aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80149ac:	bf00      	nop
 80149ae:	370c      	adds	r7, #12
 80149b0:	46bd      	mov	sp, r7
 80149b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149b6:	4770      	bx	lr

080149b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80149b8:	b480      	push	{r7}
 80149ba:	b083      	sub	sp, #12
 80149bc:	af00      	add	r7, sp, #0
 80149be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	2200      	movs	r2, #0
 80149c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80149c6:	bf00      	nop
 80149c8:	370c      	adds	r7, #12
 80149ca:	46bd      	mov	sp, r7
 80149cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149d0:	4770      	bx	lr

080149d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80149d2:	b480      	push	{r7}
 80149d4:	b085      	sub	sp, #20
 80149d6:	af00      	add	r7, sp, #0
 80149d8:	6078      	str	r0, [r7, #4]
 80149da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80149dc:	687b      	ldr	r3, [r7, #4]
 80149de:	685b      	ldr	r3, [r3, #4]
 80149e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80149e2:	683b      	ldr	r3, [r7, #0]
 80149e4:	68fa      	ldr	r2, [r7, #12]
 80149e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80149e8:	68fb      	ldr	r3, [r7, #12]
 80149ea:	689a      	ldr	r2, [r3, #8]
 80149ec:	683b      	ldr	r3, [r7, #0]
 80149ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80149f0:	68fb      	ldr	r3, [r7, #12]
 80149f2:	689b      	ldr	r3, [r3, #8]
 80149f4:	683a      	ldr	r2, [r7, #0]
 80149f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80149f8:	68fb      	ldr	r3, [r7, #12]
 80149fa:	683a      	ldr	r2, [r7, #0]
 80149fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80149fe:	683b      	ldr	r3, [r7, #0]
 8014a00:	687a      	ldr	r2, [r7, #4]
 8014a02:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014a04:	687b      	ldr	r3, [r7, #4]
 8014a06:	681b      	ldr	r3, [r3, #0]
 8014a08:	1c5a      	adds	r2, r3, #1
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	601a      	str	r2, [r3, #0]
}
 8014a0e:	bf00      	nop
 8014a10:	3714      	adds	r7, #20
 8014a12:	46bd      	mov	sp, r7
 8014a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a18:	4770      	bx	lr

08014a1a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8014a1a:	b480      	push	{r7}
 8014a1c:	b085      	sub	sp, #20
 8014a1e:	af00      	add	r7, sp, #0
 8014a20:	6078      	str	r0, [r7, #4]
 8014a22:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8014a24:	683b      	ldr	r3, [r7, #0]
 8014a26:	681b      	ldr	r3, [r3, #0]
 8014a28:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8014a2a:	68bb      	ldr	r3, [r7, #8]
 8014a2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014a30:	d103      	bne.n	8014a3a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	691b      	ldr	r3, [r3, #16]
 8014a36:	60fb      	str	r3, [r7, #12]
 8014a38:	e00c      	b.n	8014a54 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	3308      	adds	r3, #8
 8014a3e:	60fb      	str	r3, [r7, #12]
 8014a40:	e002      	b.n	8014a48 <vListInsert+0x2e>
 8014a42:	68fb      	ldr	r3, [r7, #12]
 8014a44:	685b      	ldr	r3, [r3, #4]
 8014a46:	60fb      	str	r3, [r7, #12]
 8014a48:	68fb      	ldr	r3, [r7, #12]
 8014a4a:	685b      	ldr	r3, [r3, #4]
 8014a4c:	681b      	ldr	r3, [r3, #0]
 8014a4e:	68ba      	ldr	r2, [r7, #8]
 8014a50:	429a      	cmp	r2, r3
 8014a52:	d2f6      	bcs.n	8014a42 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8014a54:	68fb      	ldr	r3, [r7, #12]
 8014a56:	685a      	ldr	r2, [r3, #4]
 8014a58:	683b      	ldr	r3, [r7, #0]
 8014a5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8014a5c:	683b      	ldr	r3, [r7, #0]
 8014a5e:	685b      	ldr	r3, [r3, #4]
 8014a60:	683a      	ldr	r2, [r7, #0]
 8014a62:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8014a64:	683b      	ldr	r3, [r7, #0]
 8014a66:	68fa      	ldr	r2, [r7, #12]
 8014a68:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8014a6a:	68fb      	ldr	r3, [r7, #12]
 8014a6c:	683a      	ldr	r2, [r7, #0]
 8014a6e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8014a70:	683b      	ldr	r3, [r7, #0]
 8014a72:	687a      	ldr	r2, [r7, #4]
 8014a74:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8014a76:	687b      	ldr	r3, [r7, #4]
 8014a78:	681b      	ldr	r3, [r3, #0]
 8014a7a:	1c5a      	adds	r2, r3, #1
 8014a7c:	687b      	ldr	r3, [r7, #4]
 8014a7e:	601a      	str	r2, [r3, #0]
}
 8014a80:	bf00      	nop
 8014a82:	3714      	adds	r7, #20
 8014a84:	46bd      	mov	sp, r7
 8014a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a8a:	4770      	bx	lr

08014a8c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8014a8c:	b480      	push	{r7}
 8014a8e:	b085      	sub	sp, #20
 8014a90:	af00      	add	r7, sp, #0
 8014a92:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8014a94:	687b      	ldr	r3, [r7, #4]
 8014a96:	691b      	ldr	r3, [r3, #16]
 8014a98:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	685b      	ldr	r3, [r3, #4]
 8014a9e:	687a      	ldr	r2, [r7, #4]
 8014aa0:	6892      	ldr	r2, [r2, #8]
 8014aa2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	689b      	ldr	r3, [r3, #8]
 8014aa8:	687a      	ldr	r2, [r7, #4]
 8014aaa:	6852      	ldr	r2, [r2, #4]
 8014aac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8014aae:	68fb      	ldr	r3, [r7, #12]
 8014ab0:	685b      	ldr	r3, [r3, #4]
 8014ab2:	687a      	ldr	r2, [r7, #4]
 8014ab4:	429a      	cmp	r2, r3
 8014ab6:	d103      	bne.n	8014ac0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8014ab8:	687b      	ldr	r3, [r7, #4]
 8014aba:	689a      	ldr	r2, [r3, #8]
 8014abc:	68fb      	ldr	r3, [r7, #12]
 8014abe:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	2200      	movs	r2, #0
 8014ac4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8014ac6:	68fb      	ldr	r3, [r7, #12]
 8014ac8:	681b      	ldr	r3, [r3, #0]
 8014aca:	1e5a      	subs	r2, r3, #1
 8014acc:	68fb      	ldr	r3, [r7, #12]
 8014ace:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8014ad0:	68fb      	ldr	r3, [r7, #12]
 8014ad2:	681b      	ldr	r3, [r3, #0]
}
 8014ad4:	4618      	mov	r0, r3
 8014ad6:	3714      	adds	r7, #20
 8014ad8:	46bd      	mov	sp, r7
 8014ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ade:	4770      	bx	lr

08014ae0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8014ae0:	b580      	push	{r7, lr}
 8014ae2:	b084      	sub	sp, #16
 8014ae4:	af00      	add	r7, sp, #0
 8014ae6:	6078      	str	r0, [r7, #4]
 8014ae8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8014aee:	68fb      	ldr	r3, [r7, #12]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d10b      	bne.n	8014b0c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8014af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014af8:	f383 8811 	msr	BASEPRI, r3
 8014afc:	f3bf 8f6f 	isb	sy
 8014b00:	f3bf 8f4f 	dsb	sy
 8014b04:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8014b06:	bf00      	nop
 8014b08:	bf00      	nop
 8014b0a:	e7fd      	b.n	8014b08 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8014b0c:	f002 fd34 	bl	8017578 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014b10:	68fb      	ldr	r3, [r7, #12]
 8014b12:	681a      	ldr	r2, [r3, #0]
 8014b14:	68fb      	ldr	r3, [r7, #12]
 8014b16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014b18:	68f9      	ldr	r1, [r7, #12]
 8014b1a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014b1c:	fb01 f303 	mul.w	r3, r1, r3
 8014b20:	441a      	add	r2, r3
 8014b22:	68fb      	ldr	r3, [r7, #12]
 8014b24:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8014b26:	68fb      	ldr	r3, [r7, #12]
 8014b28:	2200      	movs	r2, #0
 8014b2a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014b2c:	68fb      	ldr	r3, [r7, #12]
 8014b2e:	681a      	ldr	r2, [r3, #0]
 8014b30:	68fb      	ldr	r3, [r7, #12]
 8014b32:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014b34:	68fb      	ldr	r3, [r7, #12]
 8014b36:	681a      	ldr	r2, [r3, #0]
 8014b38:	68fb      	ldr	r3, [r7, #12]
 8014b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014b3c:	3b01      	subs	r3, #1
 8014b3e:	68f9      	ldr	r1, [r7, #12]
 8014b40:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014b42:	fb01 f303 	mul.w	r3, r1, r3
 8014b46:	441a      	add	r2, r3
 8014b48:	68fb      	ldr	r3, [r7, #12]
 8014b4a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8014b4c:	68fb      	ldr	r3, [r7, #12]
 8014b4e:	22ff      	movs	r2, #255	@ 0xff
 8014b50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8014b54:	68fb      	ldr	r3, [r7, #12]
 8014b56:	22ff      	movs	r2, #255	@ 0xff
 8014b58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8014b5c:	683b      	ldr	r3, [r7, #0]
 8014b5e:	2b00      	cmp	r3, #0
 8014b60:	d114      	bne.n	8014b8c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014b62:	68fb      	ldr	r3, [r7, #12]
 8014b64:	691b      	ldr	r3, [r3, #16]
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	d01a      	beq.n	8014ba0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014b6a:	68fb      	ldr	r3, [r7, #12]
 8014b6c:	3310      	adds	r3, #16
 8014b6e:	4618      	mov	r0, r3
 8014b70:	f001 fcd2 	bl	8016518 <xTaskRemoveFromEventList>
 8014b74:	4603      	mov	r3, r0
 8014b76:	2b00      	cmp	r3, #0
 8014b78:	d012      	beq.n	8014ba0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8014b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8014bb0 <xQueueGenericReset+0xd0>)
 8014b7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014b80:	601a      	str	r2, [r3, #0]
 8014b82:	f3bf 8f4f 	dsb	sy
 8014b86:	f3bf 8f6f 	isb	sy
 8014b8a:	e009      	b.n	8014ba0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8014b8c:	68fb      	ldr	r3, [r7, #12]
 8014b8e:	3310      	adds	r3, #16
 8014b90:	4618      	mov	r0, r3
 8014b92:	f7ff fef1 	bl	8014978 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8014b96:	68fb      	ldr	r3, [r7, #12]
 8014b98:	3324      	adds	r3, #36	@ 0x24
 8014b9a:	4618      	mov	r0, r3
 8014b9c:	f7ff feec 	bl	8014978 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8014ba0:	f002 fd1c 	bl	80175dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8014ba4:	2301      	movs	r3, #1
}
 8014ba6:	4618      	mov	r0, r3
 8014ba8:	3710      	adds	r7, #16
 8014baa:	46bd      	mov	sp, r7
 8014bac:	bd80      	pop	{r7, pc}
 8014bae:	bf00      	nop
 8014bb0:	e000ed04 	.word	0xe000ed04

08014bb4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8014bb4:	b580      	push	{r7, lr}
 8014bb6:	b08e      	sub	sp, #56	@ 0x38
 8014bb8:	af02      	add	r7, sp, #8
 8014bba:	60f8      	str	r0, [r7, #12]
 8014bbc:	60b9      	str	r1, [r7, #8]
 8014bbe:	607a      	str	r2, [r7, #4]
 8014bc0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014bc2:	68fb      	ldr	r3, [r7, #12]
 8014bc4:	2b00      	cmp	r3, #0
 8014bc6:	d10b      	bne.n	8014be0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8014bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014bcc:	f383 8811 	msr	BASEPRI, r3
 8014bd0:	f3bf 8f6f 	isb	sy
 8014bd4:	f3bf 8f4f 	dsb	sy
 8014bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014bda:	bf00      	nop
 8014bdc:	bf00      	nop
 8014bde:	e7fd      	b.n	8014bdc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8014be0:	683b      	ldr	r3, [r7, #0]
 8014be2:	2b00      	cmp	r3, #0
 8014be4:	d10b      	bne.n	8014bfe <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8014be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014bea:	f383 8811 	msr	BASEPRI, r3
 8014bee:	f3bf 8f6f 	isb	sy
 8014bf2:	f3bf 8f4f 	dsb	sy
 8014bf6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014bf8:	bf00      	nop
 8014bfa:	bf00      	nop
 8014bfc:	e7fd      	b.n	8014bfa <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8014bfe:	687b      	ldr	r3, [r7, #4]
 8014c00:	2b00      	cmp	r3, #0
 8014c02:	d002      	beq.n	8014c0a <xQueueGenericCreateStatic+0x56>
 8014c04:	68bb      	ldr	r3, [r7, #8]
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d001      	beq.n	8014c0e <xQueueGenericCreateStatic+0x5a>
 8014c0a:	2301      	movs	r3, #1
 8014c0c:	e000      	b.n	8014c10 <xQueueGenericCreateStatic+0x5c>
 8014c0e:	2300      	movs	r3, #0
 8014c10:	2b00      	cmp	r3, #0
 8014c12:	d10b      	bne.n	8014c2c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8014c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c18:	f383 8811 	msr	BASEPRI, r3
 8014c1c:	f3bf 8f6f 	isb	sy
 8014c20:	f3bf 8f4f 	dsb	sy
 8014c24:	623b      	str	r3, [r7, #32]
}
 8014c26:	bf00      	nop
 8014c28:	bf00      	nop
 8014c2a:	e7fd      	b.n	8014c28 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	2b00      	cmp	r3, #0
 8014c30:	d102      	bne.n	8014c38 <xQueueGenericCreateStatic+0x84>
 8014c32:	68bb      	ldr	r3, [r7, #8]
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	d101      	bne.n	8014c3c <xQueueGenericCreateStatic+0x88>
 8014c38:	2301      	movs	r3, #1
 8014c3a:	e000      	b.n	8014c3e <xQueueGenericCreateStatic+0x8a>
 8014c3c:	2300      	movs	r3, #0
 8014c3e:	2b00      	cmp	r3, #0
 8014c40:	d10b      	bne.n	8014c5a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8014c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c46:	f383 8811 	msr	BASEPRI, r3
 8014c4a:	f3bf 8f6f 	isb	sy
 8014c4e:	f3bf 8f4f 	dsb	sy
 8014c52:	61fb      	str	r3, [r7, #28]
}
 8014c54:	bf00      	nop
 8014c56:	bf00      	nop
 8014c58:	e7fd      	b.n	8014c56 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8014c5a:	2350      	movs	r3, #80	@ 0x50
 8014c5c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8014c5e:	697b      	ldr	r3, [r7, #20]
 8014c60:	2b50      	cmp	r3, #80	@ 0x50
 8014c62:	d00b      	beq.n	8014c7c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8014c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014c68:	f383 8811 	msr	BASEPRI, r3
 8014c6c:	f3bf 8f6f 	isb	sy
 8014c70:	f3bf 8f4f 	dsb	sy
 8014c74:	61bb      	str	r3, [r7, #24]
}
 8014c76:	bf00      	nop
 8014c78:	bf00      	nop
 8014c7a:	e7fd      	b.n	8014c78 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8014c7c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014c7e:	683b      	ldr	r3, [r7, #0]
 8014c80:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8014c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c84:	2b00      	cmp	r3, #0
 8014c86:	d00d      	beq.n	8014ca4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8014c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c8a:	2201      	movs	r2, #1
 8014c8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014c90:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8014c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c96:	9300      	str	r3, [sp, #0]
 8014c98:	4613      	mov	r3, r2
 8014c9a:	687a      	ldr	r2, [r7, #4]
 8014c9c:	68b9      	ldr	r1, [r7, #8]
 8014c9e:	68f8      	ldr	r0, [r7, #12]
 8014ca0:	f000 f840 	bl	8014d24 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8014ca6:	4618      	mov	r0, r3
 8014ca8:	3730      	adds	r7, #48	@ 0x30
 8014caa:	46bd      	mov	sp, r7
 8014cac:	bd80      	pop	{r7, pc}

08014cae <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8014cae:	b580      	push	{r7, lr}
 8014cb0:	b08a      	sub	sp, #40	@ 0x28
 8014cb2:	af02      	add	r7, sp, #8
 8014cb4:	60f8      	str	r0, [r7, #12]
 8014cb6:	60b9      	str	r1, [r7, #8]
 8014cb8:	4613      	mov	r3, r2
 8014cba:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8014cbc:	68fb      	ldr	r3, [r7, #12]
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d10b      	bne.n	8014cda <xQueueGenericCreate+0x2c>
	__asm volatile
 8014cc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014cc6:	f383 8811 	msr	BASEPRI, r3
 8014cca:	f3bf 8f6f 	isb	sy
 8014cce:	f3bf 8f4f 	dsb	sy
 8014cd2:	613b      	str	r3, [r7, #16]
}
 8014cd4:	bf00      	nop
 8014cd6:	bf00      	nop
 8014cd8:	e7fd      	b.n	8014cd6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014cda:	68fb      	ldr	r3, [r7, #12]
 8014cdc:	68ba      	ldr	r2, [r7, #8]
 8014cde:	fb02 f303 	mul.w	r3, r2, r3
 8014ce2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8014ce4:	69fb      	ldr	r3, [r7, #28]
 8014ce6:	3350      	adds	r3, #80	@ 0x50
 8014ce8:	4618      	mov	r0, r3
 8014cea:	f002 fd67 	bl	80177bc <pvPortMalloc>
 8014cee:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8014cf0:	69bb      	ldr	r3, [r7, #24]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d011      	beq.n	8014d1a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8014cf6:	69bb      	ldr	r3, [r7, #24]
 8014cf8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014cfa:	697b      	ldr	r3, [r7, #20]
 8014cfc:	3350      	adds	r3, #80	@ 0x50
 8014cfe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8014d00:	69bb      	ldr	r3, [r7, #24]
 8014d02:	2200      	movs	r2, #0
 8014d04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8014d08:	79fa      	ldrb	r2, [r7, #7]
 8014d0a:	69bb      	ldr	r3, [r7, #24]
 8014d0c:	9300      	str	r3, [sp, #0]
 8014d0e:	4613      	mov	r3, r2
 8014d10:	697a      	ldr	r2, [r7, #20]
 8014d12:	68b9      	ldr	r1, [r7, #8]
 8014d14:	68f8      	ldr	r0, [r7, #12]
 8014d16:	f000 f805 	bl	8014d24 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8014d1a:	69bb      	ldr	r3, [r7, #24]
	}
 8014d1c:	4618      	mov	r0, r3
 8014d1e:	3720      	adds	r7, #32
 8014d20:	46bd      	mov	sp, r7
 8014d22:	bd80      	pop	{r7, pc}

08014d24 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8014d24:	b580      	push	{r7, lr}
 8014d26:	b084      	sub	sp, #16
 8014d28:	af00      	add	r7, sp, #0
 8014d2a:	60f8      	str	r0, [r7, #12]
 8014d2c:	60b9      	str	r1, [r7, #8]
 8014d2e:	607a      	str	r2, [r7, #4]
 8014d30:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8014d32:	68bb      	ldr	r3, [r7, #8]
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d103      	bne.n	8014d40 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8014d38:	69bb      	ldr	r3, [r7, #24]
 8014d3a:	69ba      	ldr	r2, [r7, #24]
 8014d3c:	601a      	str	r2, [r3, #0]
 8014d3e:	e002      	b.n	8014d46 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8014d40:	69bb      	ldr	r3, [r7, #24]
 8014d42:	687a      	ldr	r2, [r7, #4]
 8014d44:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8014d46:	69bb      	ldr	r3, [r7, #24]
 8014d48:	68fa      	ldr	r2, [r7, #12]
 8014d4a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8014d4c:	69bb      	ldr	r3, [r7, #24]
 8014d4e:	68ba      	ldr	r2, [r7, #8]
 8014d50:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8014d52:	2101      	movs	r1, #1
 8014d54:	69b8      	ldr	r0, [r7, #24]
 8014d56:	f7ff fec3 	bl	8014ae0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8014d5a:	69bb      	ldr	r3, [r7, #24]
 8014d5c:	78fa      	ldrb	r2, [r7, #3]
 8014d5e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8014d62:	bf00      	nop
 8014d64:	3710      	adds	r7, #16
 8014d66:	46bd      	mov	sp, r7
 8014d68:	bd80      	pop	{r7, pc}

08014d6a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8014d6a:	b580      	push	{r7, lr}
 8014d6c:	b08a      	sub	sp, #40	@ 0x28
 8014d6e:	af02      	add	r7, sp, #8
 8014d70:	60f8      	str	r0, [r7, #12]
 8014d72:	60b9      	str	r1, [r7, #8]
 8014d74:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8014d76:	68fb      	ldr	r3, [r7, #12]
 8014d78:	2b00      	cmp	r3, #0
 8014d7a:	d10b      	bne.n	8014d94 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8014d7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014d80:	f383 8811 	msr	BASEPRI, r3
 8014d84:	f3bf 8f6f 	isb	sy
 8014d88:	f3bf 8f4f 	dsb	sy
 8014d8c:	61bb      	str	r3, [r7, #24]
}
 8014d8e:	bf00      	nop
 8014d90:	bf00      	nop
 8014d92:	e7fd      	b.n	8014d90 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8014d94:	68ba      	ldr	r2, [r7, #8]
 8014d96:	68fb      	ldr	r3, [r7, #12]
 8014d98:	429a      	cmp	r2, r3
 8014d9a:	d90b      	bls.n	8014db4 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8014d9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014da0:	f383 8811 	msr	BASEPRI, r3
 8014da4:	f3bf 8f6f 	isb	sy
 8014da8:	f3bf 8f4f 	dsb	sy
 8014dac:	617b      	str	r3, [r7, #20]
}
 8014dae:	bf00      	nop
 8014db0:	bf00      	nop
 8014db2:	e7fd      	b.n	8014db0 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8014db4:	2302      	movs	r3, #2
 8014db6:	9300      	str	r3, [sp, #0]
 8014db8:	687b      	ldr	r3, [r7, #4]
 8014dba:	2200      	movs	r2, #0
 8014dbc:	2100      	movs	r1, #0
 8014dbe:	68f8      	ldr	r0, [r7, #12]
 8014dc0:	f7ff fef8 	bl	8014bb4 <xQueueGenericCreateStatic>
 8014dc4:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8014dc6:	69fb      	ldr	r3, [r7, #28]
 8014dc8:	2b00      	cmp	r3, #0
 8014dca:	d002      	beq.n	8014dd2 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8014dcc:	69fb      	ldr	r3, [r7, #28]
 8014dce:	68ba      	ldr	r2, [r7, #8]
 8014dd0:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8014dd2:	69fb      	ldr	r3, [r7, #28]
	}
 8014dd4:	4618      	mov	r0, r3
 8014dd6:	3720      	adds	r7, #32
 8014dd8:	46bd      	mov	sp, r7
 8014dda:	bd80      	pop	{r7, pc}

08014ddc <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8014ddc:	b580      	push	{r7, lr}
 8014dde:	b086      	sub	sp, #24
 8014de0:	af00      	add	r7, sp, #0
 8014de2:	6078      	str	r0, [r7, #4]
 8014de4:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8014de6:	687b      	ldr	r3, [r7, #4]
 8014de8:	2b00      	cmp	r3, #0
 8014dea:	d10b      	bne.n	8014e04 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8014dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014df0:	f383 8811 	msr	BASEPRI, r3
 8014df4:	f3bf 8f6f 	isb	sy
 8014df8:	f3bf 8f4f 	dsb	sy
 8014dfc:	613b      	str	r3, [r7, #16]
}
 8014dfe:	bf00      	nop
 8014e00:	bf00      	nop
 8014e02:	e7fd      	b.n	8014e00 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8014e04:	683a      	ldr	r2, [r7, #0]
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	429a      	cmp	r2, r3
 8014e0a:	d90b      	bls.n	8014e24 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8014e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e10:	f383 8811 	msr	BASEPRI, r3
 8014e14:	f3bf 8f6f 	isb	sy
 8014e18:	f3bf 8f4f 	dsb	sy
 8014e1c:	60fb      	str	r3, [r7, #12]
}
 8014e1e:	bf00      	nop
 8014e20:	bf00      	nop
 8014e22:	e7fd      	b.n	8014e20 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8014e24:	2202      	movs	r2, #2
 8014e26:	2100      	movs	r1, #0
 8014e28:	6878      	ldr	r0, [r7, #4]
 8014e2a:	f7ff ff40 	bl	8014cae <xQueueGenericCreate>
 8014e2e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8014e30:	697b      	ldr	r3, [r7, #20]
 8014e32:	2b00      	cmp	r3, #0
 8014e34:	d002      	beq.n	8014e3c <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8014e36:	697b      	ldr	r3, [r7, #20]
 8014e38:	683a      	ldr	r2, [r7, #0]
 8014e3a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8014e3c:	697b      	ldr	r3, [r7, #20]
	}
 8014e3e:	4618      	mov	r0, r3
 8014e40:	3718      	adds	r7, #24
 8014e42:	46bd      	mov	sp, r7
 8014e44:	bd80      	pop	{r7, pc}
	...

08014e48 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8014e48:	b580      	push	{r7, lr}
 8014e4a:	b08e      	sub	sp, #56	@ 0x38
 8014e4c:	af00      	add	r7, sp, #0
 8014e4e:	60f8      	str	r0, [r7, #12]
 8014e50:	60b9      	str	r1, [r7, #8]
 8014e52:	607a      	str	r2, [r7, #4]
 8014e54:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8014e56:	2300      	movs	r3, #0
 8014e58:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8014e5a:	68fb      	ldr	r3, [r7, #12]
 8014e5c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8014e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e60:	2b00      	cmp	r3, #0
 8014e62:	d10b      	bne.n	8014e7c <xQueueGenericSend+0x34>
	__asm volatile
 8014e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e68:	f383 8811 	msr	BASEPRI, r3
 8014e6c:	f3bf 8f6f 	isb	sy
 8014e70:	f3bf 8f4f 	dsb	sy
 8014e74:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014e76:	bf00      	nop
 8014e78:	bf00      	nop
 8014e7a:	e7fd      	b.n	8014e78 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014e7c:	68bb      	ldr	r3, [r7, #8]
 8014e7e:	2b00      	cmp	r3, #0
 8014e80:	d103      	bne.n	8014e8a <xQueueGenericSend+0x42>
 8014e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014e86:	2b00      	cmp	r3, #0
 8014e88:	d101      	bne.n	8014e8e <xQueueGenericSend+0x46>
 8014e8a:	2301      	movs	r3, #1
 8014e8c:	e000      	b.n	8014e90 <xQueueGenericSend+0x48>
 8014e8e:	2300      	movs	r3, #0
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	d10b      	bne.n	8014eac <xQueueGenericSend+0x64>
	__asm volatile
 8014e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e98:	f383 8811 	msr	BASEPRI, r3
 8014e9c:	f3bf 8f6f 	isb	sy
 8014ea0:	f3bf 8f4f 	dsb	sy
 8014ea4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014ea6:	bf00      	nop
 8014ea8:	bf00      	nop
 8014eaa:	e7fd      	b.n	8014ea8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014eac:	683b      	ldr	r3, [r7, #0]
 8014eae:	2b02      	cmp	r3, #2
 8014eb0:	d103      	bne.n	8014eba <xQueueGenericSend+0x72>
 8014eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014eb6:	2b01      	cmp	r3, #1
 8014eb8:	d101      	bne.n	8014ebe <xQueueGenericSend+0x76>
 8014eba:	2301      	movs	r3, #1
 8014ebc:	e000      	b.n	8014ec0 <xQueueGenericSend+0x78>
 8014ebe:	2300      	movs	r3, #0
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d10b      	bne.n	8014edc <xQueueGenericSend+0x94>
	__asm volatile
 8014ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ec8:	f383 8811 	msr	BASEPRI, r3
 8014ecc:	f3bf 8f6f 	isb	sy
 8014ed0:	f3bf 8f4f 	dsb	sy
 8014ed4:	623b      	str	r3, [r7, #32]
}
 8014ed6:	bf00      	nop
 8014ed8:	bf00      	nop
 8014eda:	e7fd      	b.n	8014ed8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8014edc:	f001 fcdc 	bl	8016898 <xTaskGetSchedulerState>
 8014ee0:	4603      	mov	r3, r0
 8014ee2:	2b00      	cmp	r3, #0
 8014ee4:	d102      	bne.n	8014eec <xQueueGenericSend+0xa4>
 8014ee6:	687b      	ldr	r3, [r7, #4]
 8014ee8:	2b00      	cmp	r3, #0
 8014eea:	d101      	bne.n	8014ef0 <xQueueGenericSend+0xa8>
 8014eec:	2301      	movs	r3, #1
 8014eee:	e000      	b.n	8014ef2 <xQueueGenericSend+0xaa>
 8014ef0:	2300      	movs	r3, #0
 8014ef2:	2b00      	cmp	r3, #0
 8014ef4:	d10b      	bne.n	8014f0e <xQueueGenericSend+0xc6>
	__asm volatile
 8014ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014efa:	f383 8811 	msr	BASEPRI, r3
 8014efe:	f3bf 8f6f 	isb	sy
 8014f02:	f3bf 8f4f 	dsb	sy
 8014f06:	61fb      	str	r3, [r7, #28]
}
 8014f08:	bf00      	nop
 8014f0a:	bf00      	nop
 8014f0c:	e7fd      	b.n	8014f0a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014f0e:	f002 fb33 	bl	8017578 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8014f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014f1a:	429a      	cmp	r2, r3
 8014f1c:	d302      	bcc.n	8014f24 <xQueueGenericSend+0xdc>
 8014f1e:	683b      	ldr	r3, [r7, #0]
 8014f20:	2b02      	cmp	r3, #2
 8014f22:	d129      	bne.n	8014f78 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014f24:	683a      	ldr	r2, [r7, #0]
 8014f26:	68b9      	ldr	r1, [r7, #8]
 8014f28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014f2a:	f000 fc6d 	bl	8015808 <prvCopyDataToQueue>
 8014f2e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014f34:	2b00      	cmp	r3, #0
 8014f36:	d010      	beq.n	8014f5a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8014f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f3a:	3324      	adds	r3, #36	@ 0x24
 8014f3c:	4618      	mov	r0, r3
 8014f3e:	f001 faeb 	bl	8016518 <xTaskRemoveFromEventList>
 8014f42:	4603      	mov	r3, r0
 8014f44:	2b00      	cmp	r3, #0
 8014f46:	d013      	beq.n	8014f70 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8014f48:	4b3f      	ldr	r3, [pc, #252]	@ (8015048 <xQueueGenericSend+0x200>)
 8014f4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014f4e:	601a      	str	r2, [r3, #0]
 8014f50:	f3bf 8f4f 	dsb	sy
 8014f54:	f3bf 8f6f 	isb	sy
 8014f58:	e00a      	b.n	8014f70 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8014f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f5c:	2b00      	cmp	r3, #0
 8014f5e:	d007      	beq.n	8014f70 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8014f60:	4b39      	ldr	r3, [pc, #228]	@ (8015048 <xQueueGenericSend+0x200>)
 8014f62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014f66:	601a      	str	r2, [r3, #0]
 8014f68:	f3bf 8f4f 	dsb	sy
 8014f6c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8014f70:	f002 fb34 	bl	80175dc <vPortExitCritical>
				return pdPASS;
 8014f74:	2301      	movs	r3, #1
 8014f76:	e063      	b.n	8015040 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d103      	bne.n	8014f86 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8014f7e:	f002 fb2d 	bl	80175dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8014f82:	2300      	movs	r3, #0
 8014f84:	e05c      	b.n	8015040 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8014f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d106      	bne.n	8014f9a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014f8c:	f107 0314 	add.w	r3, r7, #20
 8014f90:	4618      	mov	r0, r3
 8014f92:	f001 fb25 	bl	80165e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8014f96:	2301      	movs	r3, #1
 8014f98:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014f9a:	f002 fb1f 	bl	80175dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8014f9e:	f001 f883 	bl	80160a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014fa2:	f002 fae9 	bl	8017578 <vPortEnterCritical>
 8014fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014fa8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014fac:	b25b      	sxtb	r3, r3
 8014fae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014fb2:	d103      	bne.n	8014fbc <xQueueGenericSend+0x174>
 8014fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014fb6:	2200      	movs	r2, #0
 8014fb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014fbe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014fc2:	b25b      	sxtb	r3, r3
 8014fc4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8014fc8:	d103      	bne.n	8014fd2 <xQueueGenericSend+0x18a>
 8014fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014fcc:	2200      	movs	r2, #0
 8014fce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8014fd2:	f002 fb03 	bl	80175dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8014fd6:	1d3a      	adds	r2, r7, #4
 8014fd8:	f107 0314 	add.w	r3, r7, #20
 8014fdc:	4611      	mov	r1, r2
 8014fde:	4618      	mov	r0, r3
 8014fe0:	f001 fb14 	bl	801660c <xTaskCheckForTimeOut>
 8014fe4:	4603      	mov	r3, r0
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d124      	bne.n	8015034 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8014fea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014fec:	f000 fd04 	bl	80159f8 <prvIsQueueFull>
 8014ff0:	4603      	mov	r3, r0
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d018      	beq.n	8015028 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8014ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ff8:	3310      	adds	r3, #16
 8014ffa:	687a      	ldr	r2, [r7, #4]
 8014ffc:	4611      	mov	r1, r2
 8014ffe:	4618      	mov	r0, r3
 8015000:	f001 fa38 	bl	8016474 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8015004:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015006:	f000 fc8f 	bl	8015928 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 801500a:	f001 f85b 	bl	80160c4 <xTaskResumeAll>
 801500e:	4603      	mov	r3, r0
 8015010:	2b00      	cmp	r3, #0
 8015012:	f47f af7c 	bne.w	8014f0e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8015016:	4b0c      	ldr	r3, [pc, #48]	@ (8015048 <xQueueGenericSend+0x200>)
 8015018:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801501c:	601a      	str	r2, [r3, #0]
 801501e:	f3bf 8f4f 	dsb	sy
 8015022:	f3bf 8f6f 	isb	sy
 8015026:	e772      	b.n	8014f0e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8015028:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801502a:	f000 fc7d 	bl	8015928 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801502e:	f001 f849 	bl	80160c4 <xTaskResumeAll>
 8015032:	e76c      	b.n	8014f0e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8015034:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015036:	f000 fc77 	bl	8015928 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801503a:	f001 f843 	bl	80160c4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801503e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8015040:	4618      	mov	r0, r3
 8015042:	3738      	adds	r7, #56	@ 0x38
 8015044:	46bd      	mov	sp, r7
 8015046:	bd80      	pop	{r7, pc}
 8015048:	e000ed04 	.word	0xe000ed04

0801504c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801504c:	b580      	push	{r7, lr}
 801504e:	b090      	sub	sp, #64	@ 0x40
 8015050:	af00      	add	r7, sp, #0
 8015052:	60f8      	str	r0, [r7, #12]
 8015054:	60b9      	str	r1, [r7, #8]
 8015056:	607a      	str	r2, [r7, #4]
 8015058:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801505a:	68fb      	ldr	r3, [r7, #12]
 801505c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 801505e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015060:	2b00      	cmp	r3, #0
 8015062:	d10b      	bne.n	801507c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8015064:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015068:	f383 8811 	msr	BASEPRI, r3
 801506c:	f3bf 8f6f 	isb	sy
 8015070:	f3bf 8f4f 	dsb	sy
 8015074:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015076:	bf00      	nop
 8015078:	bf00      	nop
 801507a:	e7fd      	b.n	8015078 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801507c:	68bb      	ldr	r3, [r7, #8]
 801507e:	2b00      	cmp	r3, #0
 8015080:	d103      	bne.n	801508a <xQueueGenericSendFromISR+0x3e>
 8015082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015086:	2b00      	cmp	r3, #0
 8015088:	d101      	bne.n	801508e <xQueueGenericSendFromISR+0x42>
 801508a:	2301      	movs	r3, #1
 801508c:	e000      	b.n	8015090 <xQueueGenericSendFromISR+0x44>
 801508e:	2300      	movs	r3, #0
 8015090:	2b00      	cmp	r3, #0
 8015092:	d10b      	bne.n	80150ac <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8015094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015098:	f383 8811 	msr	BASEPRI, r3
 801509c:	f3bf 8f6f 	isb	sy
 80150a0:	f3bf 8f4f 	dsb	sy
 80150a4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80150a6:	bf00      	nop
 80150a8:	bf00      	nop
 80150aa:	e7fd      	b.n	80150a8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80150ac:	683b      	ldr	r3, [r7, #0]
 80150ae:	2b02      	cmp	r3, #2
 80150b0:	d103      	bne.n	80150ba <xQueueGenericSendFromISR+0x6e>
 80150b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80150b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80150b6:	2b01      	cmp	r3, #1
 80150b8:	d101      	bne.n	80150be <xQueueGenericSendFromISR+0x72>
 80150ba:	2301      	movs	r3, #1
 80150bc:	e000      	b.n	80150c0 <xQueueGenericSendFromISR+0x74>
 80150be:	2300      	movs	r3, #0
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d10b      	bne.n	80150dc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80150c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150c8:	f383 8811 	msr	BASEPRI, r3
 80150cc:	f3bf 8f6f 	isb	sy
 80150d0:	f3bf 8f4f 	dsb	sy
 80150d4:	623b      	str	r3, [r7, #32]
}
 80150d6:	bf00      	nop
 80150d8:	bf00      	nop
 80150da:	e7fd      	b.n	80150d8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80150dc:	f002 fb2c 	bl	8017738 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80150e0:	f3ef 8211 	mrs	r2, BASEPRI
 80150e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80150e8:	f383 8811 	msr	BASEPRI, r3
 80150ec:	f3bf 8f6f 	isb	sy
 80150f0:	f3bf 8f4f 	dsb	sy
 80150f4:	61fa      	str	r2, [r7, #28]
 80150f6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80150f8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80150fa:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80150fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80150fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015104:	429a      	cmp	r2, r3
 8015106:	d302      	bcc.n	801510e <xQueueGenericSendFromISR+0xc2>
 8015108:	683b      	ldr	r3, [r7, #0]
 801510a:	2b02      	cmp	r3, #2
 801510c:	d12f      	bne.n	801516e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801510e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015110:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015114:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801511a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801511c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801511e:	683a      	ldr	r2, [r7, #0]
 8015120:	68b9      	ldr	r1, [r7, #8]
 8015122:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015124:	f000 fb70 	bl	8015808 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8015128:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 801512c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015130:	d112      	bne.n	8015158 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015136:	2b00      	cmp	r3, #0
 8015138:	d016      	beq.n	8015168 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801513a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801513c:	3324      	adds	r3, #36	@ 0x24
 801513e:	4618      	mov	r0, r3
 8015140:	f001 f9ea 	bl	8016518 <xTaskRemoveFromEventList>
 8015144:	4603      	mov	r3, r0
 8015146:	2b00      	cmp	r3, #0
 8015148:	d00e      	beq.n	8015168 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801514a:	687b      	ldr	r3, [r7, #4]
 801514c:	2b00      	cmp	r3, #0
 801514e:	d00b      	beq.n	8015168 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015150:	687b      	ldr	r3, [r7, #4]
 8015152:	2201      	movs	r2, #1
 8015154:	601a      	str	r2, [r3, #0]
 8015156:	e007      	b.n	8015168 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015158:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801515c:	3301      	adds	r3, #1
 801515e:	b2db      	uxtb	r3, r3
 8015160:	b25a      	sxtb	r2, r3
 8015162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015164:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8015168:	2301      	movs	r3, #1
 801516a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 801516c:	e001      	b.n	8015172 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801516e:	2300      	movs	r3, #0
 8015170:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8015172:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015174:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8015176:	697b      	ldr	r3, [r7, #20]
 8015178:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801517c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801517e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8015180:	4618      	mov	r0, r3
 8015182:	3740      	adds	r7, #64	@ 0x40
 8015184:	46bd      	mov	sp, r7
 8015186:	bd80      	pop	{r7, pc}

08015188 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015188:	b580      	push	{r7, lr}
 801518a:	b08e      	sub	sp, #56	@ 0x38
 801518c:	af00      	add	r7, sp, #0
 801518e:	6078      	str	r0, [r7, #4]
 8015190:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8015196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015198:	2b00      	cmp	r3, #0
 801519a:	d10b      	bne.n	80151b4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 801519c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151a0:	f383 8811 	msr	BASEPRI, r3
 80151a4:	f3bf 8f6f 	isb	sy
 80151a8:	f3bf 8f4f 	dsb	sy
 80151ac:	623b      	str	r3, [r7, #32]
}
 80151ae:	bf00      	nop
 80151b0:	bf00      	nop
 80151b2:	e7fd      	b.n	80151b0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80151b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80151b8:	2b00      	cmp	r3, #0
 80151ba:	d00b      	beq.n	80151d4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80151bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151c0:	f383 8811 	msr	BASEPRI, r3
 80151c4:	f3bf 8f6f 	isb	sy
 80151c8:	f3bf 8f4f 	dsb	sy
 80151cc:	61fb      	str	r3, [r7, #28]
}
 80151ce:	bf00      	nop
 80151d0:	bf00      	nop
 80151d2:	e7fd      	b.n	80151d0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80151d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151d6:	681b      	ldr	r3, [r3, #0]
 80151d8:	2b00      	cmp	r3, #0
 80151da:	d103      	bne.n	80151e4 <xQueueGiveFromISR+0x5c>
 80151dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80151de:	689b      	ldr	r3, [r3, #8]
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d101      	bne.n	80151e8 <xQueueGiveFromISR+0x60>
 80151e4:	2301      	movs	r3, #1
 80151e6:	e000      	b.n	80151ea <xQueueGiveFromISR+0x62>
 80151e8:	2300      	movs	r3, #0
 80151ea:	2b00      	cmp	r3, #0
 80151ec:	d10b      	bne.n	8015206 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80151ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80151f2:	f383 8811 	msr	BASEPRI, r3
 80151f6:	f3bf 8f6f 	isb	sy
 80151fa:	f3bf 8f4f 	dsb	sy
 80151fe:	61bb      	str	r3, [r7, #24]
}
 8015200:	bf00      	nop
 8015202:	bf00      	nop
 8015204:	e7fd      	b.n	8015202 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015206:	f002 fa97 	bl	8017738 <vPortValidateInterruptPriority>
	__asm volatile
 801520a:	f3ef 8211 	mrs	r2, BASEPRI
 801520e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015212:	f383 8811 	msr	BASEPRI, r3
 8015216:	f3bf 8f6f 	isb	sy
 801521a:	f3bf 8f4f 	dsb	sy
 801521e:	617a      	str	r2, [r7, #20]
 8015220:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8015222:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015224:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015228:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801522a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 801522c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801522e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015230:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015232:	429a      	cmp	r2, r3
 8015234:	d22b      	bcs.n	801528e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8015236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015238:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801523c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015242:	1c5a      	adds	r2, r3, #1
 8015244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015246:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8015248:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801524c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015250:	d112      	bne.n	8015278 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015256:	2b00      	cmp	r3, #0
 8015258:	d016      	beq.n	8015288 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801525a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801525c:	3324      	adds	r3, #36	@ 0x24
 801525e:	4618      	mov	r0, r3
 8015260:	f001 f95a 	bl	8016518 <xTaskRemoveFromEventList>
 8015264:	4603      	mov	r3, r0
 8015266:	2b00      	cmp	r3, #0
 8015268:	d00e      	beq.n	8015288 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801526a:	683b      	ldr	r3, [r7, #0]
 801526c:	2b00      	cmp	r3, #0
 801526e:	d00b      	beq.n	8015288 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8015270:	683b      	ldr	r3, [r7, #0]
 8015272:	2201      	movs	r2, #1
 8015274:	601a      	str	r2, [r3, #0]
 8015276:	e007      	b.n	8015288 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8015278:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801527c:	3301      	adds	r3, #1
 801527e:	b2db      	uxtb	r3, r3
 8015280:	b25a      	sxtb	r2, r3
 8015282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015284:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8015288:	2301      	movs	r3, #1
 801528a:	637b      	str	r3, [r7, #52]	@ 0x34
 801528c:	e001      	b.n	8015292 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801528e:	2300      	movs	r3, #0
 8015290:	637b      	str	r3, [r7, #52]	@ 0x34
 8015292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015294:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8015296:	68fb      	ldr	r3, [r7, #12]
 8015298:	f383 8811 	msr	BASEPRI, r3
}
 801529c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801529e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80152a0:	4618      	mov	r0, r3
 80152a2:	3738      	adds	r7, #56	@ 0x38
 80152a4:	46bd      	mov	sp, r7
 80152a6:	bd80      	pop	{r7, pc}

080152a8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80152a8:	b580      	push	{r7, lr}
 80152aa:	b08c      	sub	sp, #48	@ 0x30
 80152ac:	af00      	add	r7, sp, #0
 80152ae:	60f8      	str	r0, [r7, #12]
 80152b0:	60b9      	str	r1, [r7, #8]
 80152b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80152b4:	2300      	movs	r3, #0
 80152b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80152b8:	68fb      	ldr	r3, [r7, #12]
 80152ba:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80152bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152be:	2b00      	cmp	r3, #0
 80152c0:	d10b      	bne.n	80152da <xQueueReceive+0x32>
	__asm volatile
 80152c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152c6:	f383 8811 	msr	BASEPRI, r3
 80152ca:	f3bf 8f6f 	isb	sy
 80152ce:	f3bf 8f4f 	dsb	sy
 80152d2:	623b      	str	r3, [r7, #32]
}
 80152d4:	bf00      	nop
 80152d6:	bf00      	nop
 80152d8:	e7fd      	b.n	80152d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80152da:	68bb      	ldr	r3, [r7, #8]
 80152dc:	2b00      	cmp	r3, #0
 80152de:	d103      	bne.n	80152e8 <xQueueReceive+0x40>
 80152e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80152e4:	2b00      	cmp	r3, #0
 80152e6:	d101      	bne.n	80152ec <xQueueReceive+0x44>
 80152e8:	2301      	movs	r3, #1
 80152ea:	e000      	b.n	80152ee <xQueueReceive+0x46>
 80152ec:	2300      	movs	r3, #0
 80152ee:	2b00      	cmp	r3, #0
 80152f0:	d10b      	bne.n	801530a <xQueueReceive+0x62>
	__asm volatile
 80152f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152f6:	f383 8811 	msr	BASEPRI, r3
 80152fa:	f3bf 8f6f 	isb	sy
 80152fe:	f3bf 8f4f 	dsb	sy
 8015302:	61fb      	str	r3, [r7, #28]
}
 8015304:	bf00      	nop
 8015306:	bf00      	nop
 8015308:	e7fd      	b.n	8015306 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801530a:	f001 fac5 	bl	8016898 <xTaskGetSchedulerState>
 801530e:	4603      	mov	r3, r0
 8015310:	2b00      	cmp	r3, #0
 8015312:	d102      	bne.n	801531a <xQueueReceive+0x72>
 8015314:	687b      	ldr	r3, [r7, #4]
 8015316:	2b00      	cmp	r3, #0
 8015318:	d101      	bne.n	801531e <xQueueReceive+0x76>
 801531a:	2301      	movs	r3, #1
 801531c:	e000      	b.n	8015320 <xQueueReceive+0x78>
 801531e:	2300      	movs	r3, #0
 8015320:	2b00      	cmp	r3, #0
 8015322:	d10b      	bne.n	801533c <xQueueReceive+0x94>
	__asm volatile
 8015324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015328:	f383 8811 	msr	BASEPRI, r3
 801532c:	f3bf 8f6f 	isb	sy
 8015330:	f3bf 8f4f 	dsb	sy
 8015334:	61bb      	str	r3, [r7, #24]
}
 8015336:	bf00      	nop
 8015338:	bf00      	nop
 801533a:	e7fd      	b.n	8015338 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801533c:	f002 f91c 	bl	8017578 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015344:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015348:	2b00      	cmp	r3, #0
 801534a:	d01f      	beq.n	801538c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801534c:	68b9      	ldr	r1, [r7, #8]
 801534e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015350:	f000 fac4 	bl	80158dc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015356:	1e5a      	subs	r2, r3, #1
 8015358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801535a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801535c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801535e:	691b      	ldr	r3, [r3, #16]
 8015360:	2b00      	cmp	r3, #0
 8015362:	d00f      	beq.n	8015384 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015366:	3310      	adds	r3, #16
 8015368:	4618      	mov	r0, r3
 801536a:	f001 f8d5 	bl	8016518 <xTaskRemoveFromEventList>
 801536e:	4603      	mov	r3, r0
 8015370:	2b00      	cmp	r3, #0
 8015372:	d007      	beq.n	8015384 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015374:	4b3c      	ldr	r3, [pc, #240]	@ (8015468 <xQueueReceive+0x1c0>)
 8015376:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801537a:	601a      	str	r2, [r3, #0]
 801537c:	f3bf 8f4f 	dsb	sy
 8015380:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015384:	f002 f92a 	bl	80175dc <vPortExitCritical>
				return pdPASS;
 8015388:	2301      	movs	r3, #1
 801538a:	e069      	b.n	8015460 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	2b00      	cmp	r3, #0
 8015390:	d103      	bne.n	801539a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015392:	f002 f923 	bl	80175dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015396:	2300      	movs	r3, #0
 8015398:	e062      	b.n	8015460 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801539a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801539c:	2b00      	cmp	r3, #0
 801539e:	d106      	bne.n	80153ae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80153a0:	f107 0310 	add.w	r3, r7, #16
 80153a4:	4618      	mov	r0, r3
 80153a6:	f001 f91b 	bl	80165e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80153aa:	2301      	movs	r3, #1
 80153ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80153ae:	f002 f915 	bl	80175dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80153b2:	f000 fe79 	bl	80160a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80153b6:	f002 f8df 	bl	8017578 <vPortEnterCritical>
 80153ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80153c0:	b25b      	sxtb	r3, r3
 80153c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80153c6:	d103      	bne.n	80153d0 <xQueueReceive+0x128>
 80153c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153ca:	2200      	movs	r2, #0
 80153cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80153d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80153d6:	b25b      	sxtb	r3, r3
 80153d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80153dc:	d103      	bne.n	80153e6 <xQueueReceive+0x13e>
 80153de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80153e0:	2200      	movs	r2, #0
 80153e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80153e6:	f002 f8f9 	bl	80175dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80153ea:	1d3a      	adds	r2, r7, #4
 80153ec:	f107 0310 	add.w	r3, r7, #16
 80153f0:	4611      	mov	r1, r2
 80153f2:	4618      	mov	r0, r3
 80153f4:	f001 f90a 	bl	801660c <xTaskCheckForTimeOut>
 80153f8:	4603      	mov	r3, r0
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	d123      	bne.n	8015446 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80153fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015400:	f000 fae4 	bl	80159cc <prvIsQueueEmpty>
 8015404:	4603      	mov	r3, r0
 8015406:	2b00      	cmp	r3, #0
 8015408:	d017      	beq.n	801543a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801540a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801540c:	3324      	adds	r3, #36	@ 0x24
 801540e:	687a      	ldr	r2, [r7, #4]
 8015410:	4611      	mov	r1, r2
 8015412:	4618      	mov	r0, r3
 8015414:	f001 f82e 	bl	8016474 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015418:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801541a:	f000 fa85 	bl	8015928 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801541e:	f000 fe51 	bl	80160c4 <xTaskResumeAll>
 8015422:	4603      	mov	r3, r0
 8015424:	2b00      	cmp	r3, #0
 8015426:	d189      	bne.n	801533c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8015428:	4b0f      	ldr	r3, [pc, #60]	@ (8015468 <xQueueReceive+0x1c0>)
 801542a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801542e:	601a      	str	r2, [r3, #0]
 8015430:	f3bf 8f4f 	dsb	sy
 8015434:	f3bf 8f6f 	isb	sy
 8015438:	e780      	b.n	801533c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801543a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801543c:	f000 fa74 	bl	8015928 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015440:	f000 fe40 	bl	80160c4 <xTaskResumeAll>
 8015444:	e77a      	b.n	801533c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8015446:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015448:	f000 fa6e 	bl	8015928 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801544c:	f000 fe3a 	bl	80160c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015450:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015452:	f000 fabb 	bl	80159cc <prvIsQueueEmpty>
 8015456:	4603      	mov	r3, r0
 8015458:	2b00      	cmp	r3, #0
 801545a:	f43f af6f 	beq.w	801533c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801545e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015460:	4618      	mov	r0, r3
 8015462:	3730      	adds	r7, #48	@ 0x30
 8015464:	46bd      	mov	sp, r7
 8015466:	bd80      	pop	{r7, pc}
 8015468:	e000ed04 	.word	0xe000ed04

0801546c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801546c:	b580      	push	{r7, lr}
 801546e:	b08e      	sub	sp, #56	@ 0x38
 8015470:	af00      	add	r7, sp, #0
 8015472:	6078      	str	r0, [r7, #4]
 8015474:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8015476:	2300      	movs	r3, #0
 8015478:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801547a:	687b      	ldr	r3, [r7, #4]
 801547c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801547e:	2300      	movs	r3, #0
 8015480:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015484:	2b00      	cmp	r3, #0
 8015486:	d10b      	bne.n	80154a0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8015488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801548c:	f383 8811 	msr	BASEPRI, r3
 8015490:	f3bf 8f6f 	isb	sy
 8015494:	f3bf 8f4f 	dsb	sy
 8015498:	623b      	str	r3, [r7, #32]
}
 801549a:	bf00      	nop
 801549c:	bf00      	nop
 801549e:	e7fd      	b.n	801549c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80154a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80154a4:	2b00      	cmp	r3, #0
 80154a6:	d00b      	beq.n	80154c0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80154a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154ac:	f383 8811 	msr	BASEPRI, r3
 80154b0:	f3bf 8f6f 	isb	sy
 80154b4:	f3bf 8f4f 	dsb	sy
 80154b8:	61fb      	str	r3, [r7, #28]
}
 80154ba:	bf00      	nop
 80154bc:	bf00      	nop
 80154be:	e7fd      	b.n	80154bc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80154c0:	f001 f9ea 	bl	8016898 <xTaskGetSchedulerState>
 80154c4:	4603      	mov	r3, r0
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d102      	bne.n	80154d0 <xQueueSemaphoreTake+0x64>
 80154ca:	683b      	ldr	r3, [r7, #0]
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d101      	bne.n	80154d4 <xQueueSemaphoreTake+0x68>
 80154d0:	2301      	movs	r3, #1
 80154d2:	e000      	b.n	80154d6 <xQueueSemaphoreTake+0x6a>
 80154d4:	2300      	movs	r3, #0
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d10b      	bne.n	80154f2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80154da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154de:	f383 8811 	msr	BASEPRI, r3
 80154e2:	f3bf 8f6f 	isb	sy
 80154e6:	f3bf 8f4f 	dsb	sy
 80154ea:	61bb      	str	r3, [r7, #24]
}
 80154ec:	bf00      	nop
 80154ee:	bf00      	nop
 80154f0:	e7fd      	b.n	80154ee <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80154f2:	f002 f841 	bl	8017578 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80154f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80154f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80154fa:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80154fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80154fe:	2b00      	cmp	r3, #0
 8015500:	d024      	beq.n	801554c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8015502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015504:	1e5a      	subs	r2, r3, #1
 8015506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015508:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801550a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801550c:	681b      	ldr	r3, [r3, #0]
 801550e:	2b00      	cmp	r3, #0
 8015510:	d104      	bne.n	801551c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8015512:	f001 fb3b 	bl	8016b8c <pvTaskIncrementMutexHeldCount>
 8015516:	4602      	mov	r2, r0
 8015518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801551a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801551c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801551e:	691b      	ldr	r3, [r3, #16]
 8015520:	2b00      	cmp	r3, #0
 8015522:	d00f      	beq.n	8015544 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015526:	3310      	adds	r3, #16
 8015528:	4618      	mov	r0, r3
 801552a:	f000 fff5 	bl	8016518 <xTaskRemoveFromEventList>
 801552e:	4603      	mov	r3, r0
 8015530:	2b00      	cmp	r3, #0
 8015532:	d007      	beq.n	8015544 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015534:	4b54      	ldr	r3, [pc, #336]	@ (8015688 <xQueueSemaphoreTake+0x21c>)
 8015536:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801553a:	601a      	str	r2, [r3, #0]
 801553c:	f3bf 8f4f 	dsb	sy
 8015540:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015544:	f002 f84a 	bl	80175dc <vPortExitCritical>
				return pdPASS;
 8015548:	2301      	movs	r3, #1
 801554a:	e098      	b.n	801567e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801554c:	683b      	ldr	r3, [r7, #0]
 801554e:	2b00      	cmp	r3, #0
 8015550:	d112      	bne.n	8015578 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8015552:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015554:	2b00      	cmp	r3, #0
 8015556:	d00b      	beq.n	8015570 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8015558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801555c:	f383 8811 	msr	BASEPRI, r3
 8015560:	f3bf 8f6f 	isb	sy
 8015564:	f3bf 8f4f 	dsb	sy
 8015568:	617b      	str	r3, [r7, #20]
}
 801556a:	bf00      	nop
 801556c:	bf00      	nop
 801556e:	e7fd      	b.n	801556c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8015570:	f002 f834 	bl	80175dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015574:	2300      	movs	r3, #0
 8015576:	e082      	b.n	801567e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801557a:	2b00      	cmp	r3, #0
 801557c:	d106      	bne.n	801558c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801557e:	f107 030c 	add.w	r3, r7, #12
 8015582:	4618      	mov	r0, r3
 8015584:	f001 f82c 	bl	80165e0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015588:	2301      	movs	r3, #1
 801558a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801558c:	f002 f826 	bl	80175dc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015590:	f000 fd8a 	bl	80160a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015594:	f001 fff0 	bl	8017578 <vPortEnterCritical>
 8015598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801559a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801559e:	b25b      	sxtb	r3, r3
 80155a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80155a4:	d103      	bne.n	80155ae <xQueueSemaphoreTake+0x142>
 80155a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155a8:	2200      	movs	r2, #0
 80155aa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80155ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155b0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80155b4:	b25b      	sxtb	r3, r3
 80155b6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80155ba:	d103      	bne.n	80155c4 <xQueueSemaphoreTake+0x158>
 80155bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155be:	2200      	movs	r2, #0
 80155c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80155c4:	f002 f80a 	bl	80175dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80155c8:	463a      	mov	r2, r7
 80155ca:	f107 030c 	add.w	r3, r7, #12
 80155ce:	4611      	mov	r1, r2
 80155d0:	4618      	mov	r0, r3
 80155d2:	f001 f81b 	bl	801660c <xTaskCheckForTimeOut>
 80155d6:	4603      	mov	r3, r0
 80155d8:	2b00      	cmp	r3, #0
 80155da:	d132      	bne.n	8015642 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80155dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80155de:	f000 f9f5 	bl	80159cc <prvIsQueueEmpty>
 80155e2:	4603      	mov	r3, r0
 80155e4:	2b00      	cmp	r3, #0
 80155e6:	d026      	beq.n	8015636 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80155e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155ea:	681b      	ldr	r3, [r3, #0]
 80155ec:	2b00      	cmp	r3, #0
 80155ee:	d109      	bne.n	8015604 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80155f0:	f001 ffc2 	bl	8017578 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80155f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155f6:	689b      	ldr	r3, [r3, #8]
 80155f8:	4618      	mov	r0, r3
 80155fa:	f001 f96b 	bl	80168d4 <xTaskPriorityInherit>
 80155fe:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8015600:	f001 ffec 	bl	80175dc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015606:	3324      	adds	r3, #36	@ 0x24
 8015608:	683a      	ldr	r2, [r7, #0]
 801560a:	4611      	mov	r1, r2
 801560c:	4618      	mov	r0, r3
 801560e:	f000 ff31 	bl	8016474 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015612:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015614:	f000 f988 	bl	8015928 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015618:	f000 fd54 	bl	80160c4 <xTaskResumeAll>
 801561c:	4603      	mov	r3, r0
 801561e:	2b00      	cmp	r3, #0
 8015620:	f47f af67 	bne.w	80154f2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8015624:	4b18      	ldr	r3, [pc, #96]	@ (8015688 <xQueueSemaphoreTake+0x21c>)
 8015626:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801562a:	601a      	str	r2, [r3, #0]
 801562c:	f3bf 8f4f 	dsb	sy
 8015630:	f3bf 8f6f 	isb	sy
 8015634:	e75d      	b.n	80154f2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8015636:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015638:	f000 f976 	bl	8015928 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801563c:	f000 fd42 	bl	80160c4 <xTaskResumeAll>
 8015640:	e757      	b.n	80154f2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8015642:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015644:	f000 f970 	bl	8015928 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015648:	f000 fd3c 	bl	80160c4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801564c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801564e:	f000 f9bd 	bl	80159cc <prvIsQueueEmpty>
 8015652:	4603      	mov	r3, r0
 8015654:	2b00      	cmp	r3, #0
 8015656:	f43f af4c 	beq.w	80154f2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801565a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801565c:	2b00      	cmp	r3, #0
 801565e:	d00d      	beq.n	801567c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8015660:	f001 ff8a 	bl	8017578 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8015664:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015666:	f000 f8b7 	bl	80157d8 <prvGetDisinheritPriorityAfterTimeout>
 801566a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801566c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801566e:	689b      	ldr	r3, [r3, #8]
 8015670:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015672:	4618      	mov	r0, r3
 8015674:	f001 fa06 	bl	8016a84 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8015678:	f001 ffb0 	bl	80175dc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801567c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801567e:	4618      	mov	r0, r3
 8015680:	3738      	adds	r7, #56	@ 0x38
 8015682:	46bd      	mov	sp, r7
 8015684:	bd80      	pop	{r7, pc}
 8015686:	bf00      	nop
 8015688:	e000ed04 	.word	0xe000ed04

0801568c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801568c:	b580      	push	{r7, lr}
 801568e:	b08e      	sub	sp, #56	@ 0x38
 8015690:	af00      	add	r7, sp, #0
 8015692:	60f8      	str	r0, [r7, #12]
 8015694:	60b9      	str	r1, [r7, #8]
 8015696:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015698:	68fb      	ldr	r3, [r7, #12]
 801569a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 801569c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801569e:	2b00      	cmp	r3, #0
 80156a0:	d10b      	bne.n	80156ba <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80156a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156a6:	f383 8811 	msr	BASEPRI, r3
 80156aa:	f3bf 8f6f 	isb	sy
 80156ae:	f3bf 8f4f 	dsb	sy
 80156b2:	623b      	str	r3, [r7, #32]
}
 80156b4:	bf00      	nop
 80156b6:	bf00      	nop
 80156b8:	e7fd      	b.n	80156b6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80156ba:	68bb      	ldr	r3, [r7, #8]
 80156bc:	2b00      	cmp	r3, #0
 80156be:	d103      	bne.n	80156c8 <xQueueReceiveFromISR+0x3c>
 80156c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80156c4:	2b00      	cmp	r3, #0
 80156c6:	d101      	bne.n	80156cc <xQueueReceiveFromISR+0x40>
 80156c8:	2301      	movs	r3, #1
 80156ca:	e000      	b.n	80156ce <xQueueReceiveFromISR+0x42>
 80156cc:	2300      	movs	r3, #0
 80156ce:	2b00      	cmp	r3, #0
 80156d0:	d10b      	bne.n	80156ea <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80156d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156d6:	f383 8811 	msr	BASEPRI, r3
 80156da:	f3bf 8f6f 	isb	sy
 80156de:	f3bf 8f4f 	dsb	sy
 80156e2:	61fb      	str	r3, [r7, #28]
}
 80156e4:	bf00      	nop
 80156e6:	bf00      	nop
 80156e8:	e7fd      	b.n	80156e6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80156ea:	f002 f825 	bl	8017738 <vPortValidateInterruptPriority>
	__asm volatile
 80156ee:	f3ef 8211 	mrs	r2, BASEPRI
 80156f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156f6:	f383 8811 	msr	BASEPRI, r3
 80156fa:	f3bf 8f6f 	isb	sy
 80156fe:	f3bf 8f4f 	dsb	sy
 8015702:	61ba      	str	r2, [r7, #24]
 8015704:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8015706:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015708:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801570a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801570c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801570e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015710:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015712:	2b00      	cmp	r3, #0
 8015714:	d02f      	beq.n	8015776 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8015716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015718:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801571c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015720:	68b9      	ldr	r1, [r7, #8]
 8015722:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015724:	f000 f8da 	bl	80158dc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801572a:	1e5a      	subs	r2, r3, #1
 801572c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801572e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015730:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8015734:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015738:	d112      	bne.n	8015760 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801573a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801573c:	691b      	ldr	r3, [r3, #16]
 801573e:	2b00      	cmp	r3, #0
 8015740:	d016      	beq.n	8015770 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015744:	3310      	adds	r3, #16
 8015746:	4618      	mov	r0, r3
 8015748:	f000 fee6 	bl	8016518 <xTaskRemoveFromEventList>
 801574c:	4603      	mov	r3, r0
 801574e:	2b00      	cmp	r3, #0
 8015750:	d00e      	beq.n	8015770 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015752:	687b      	ldr	r3, [r7, #4]
 8015754:	2b00      	cmp	r3, #0
 8015756:	d00b      	beq.n	8015770 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8015758:	687b      	ldr	r3, [r7, #4]
 801575a:	2201      	movs	r2, #1
 801575c:	601a      	str	r2, [r3, #0]
 801575e:	e007      	b.n	8015770 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015760:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015764:	3301      	adds	r3, #1
 8015766:	b2db      	uxtb	r3, r3
 8015768:	b25a      	sxtb	r2, r3
 801576a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801576c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8015770:	2301      	movs	r3, #1
 8015772:	637b      	str	r3, [r7, #52]	@ 0x34
 8015774:	e001      	b.n	801577a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8015776:	2300      	movs	r3, #0
 8015778:	637b      	str	r3, [r7, #52]	@ 0x34
 801577a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801577c:	613b      	str	r3, [r7, #16]
	__asm volatile
 801577e:	693b      	ldr	r3, [r7, #16]
 8015780:	f383 8811 	msr	BASEPRI, r3
}
 8015784:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015788:	4618      	mov	r0, r3
 801578a:	3738      	adds	r7, #56	@ 0x38
 801578c:	46bd      	mov	sp, r7
 801578e:	bd80      	pop	{r7, pc}

08015790 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8015790:	b580      	push	{r7, lr}
 8015792:	b084      	sub	sp, #16
 8015794:	af00      	add	r7, sp, #0
 8015796:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8015798:	687b      	ldr	r3, [r7, #4]
 801579a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 801579c:	68fb      	ldr	r3, [r7, #12]
 801579e:	2b00      	cmp	r3, #0
 80157a0:	d10b      	bne.n	80157ba <vQueueDelete+0x2a>
	__asm volatile
 80157a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80157a6:	f383 8811 	msr	BASEPRI, r3
 80157aa:	f3bf 8f6f 	isb	sy
 80157ae:	f3bf 8f4f 	dsb	sy
 80157b2:	60bb      	str	r3, [r7, #8]
}
 80157b4:	bf00      	nop
 80157b6:	bf00      	nop
 80157b8:	e7fd      	b.n	80157b6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80157ba:	68f8      	ldr	r0, [r7, #12]
 80157bc:	f000 f95e 	bl	8015a7c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80157c0:	68fb      	ldr	r3, [r7, #12]
 80157c2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d102      	bne.n	80157d0 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80157ca:	68f8      	ldr	r0, [r7, #12]
 80157cc:	f002 f8c4 	bl	8017958 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80157d0:	bf00      	nop
 80157d2:	3710      	adds	r7, #16
 80157d4:	46bd      	mov	sp, r7
 80157d6:	bd80      	pop	{r7, pc}

080157d8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80157d8:	b480      	push	{r7}
 80157da:	b085      	sub	sp, #20
 80157dc:	af00      	add	r7, sp, #0
 80157de:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80157e0:	687b      	ldr	r3, [r7, #4]
 80157e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80157e4:	2b00      	cmp	r3, #0
 80157e6:	d006      	beq.n	80157f6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80157ec:	681b      	ldr	r3, [r3, #0]
 80157ee:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80157f2:	60fb      	str	r3, [r7, #12]
 80157f4:	e001      	b.n	80157fa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80157f6:	2300      	movs	r3, #0
 80157f8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80157fa:	68fb      	ldr	r3, [r7, #12]
	}
 80157fc:	4618      	mov	r0, r3
 80157fe:	3714      	adds	r7, #20
 8015800:	46bd      	mov	sp, r7
 8015802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015806:	4770      	bx	lr

08015808 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015808:	b580      	push	{r7, lr}
 801580a:	b086      	sub	sp, #24
 801580c:	af00      	add	r7, sp, #0
 801580e:	60f8      	str	r0, [r7, #12]
 8015810:	60b9      	str	r1, [r7, #8]
 8015812:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015814:	2300      	movs	r3, #0
 8015816:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015818:	68fb      	ldr	r3, [r7, #12]
 801581a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801581c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801581e:	68fb      	ldr	r3, [r7, #12]
 8015820:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015822:	2b00      	cmp	r3, #0
 8015824:	d10d      	bne.n	8015842 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015826:	68fb      	ldr	r3, [r7, #12]
 8015828:	681b      	ldr	r3, [r3, #0]
 801582a:	2b00      	cmp	r3, #0
 801582c:	d14d      	bne.n	80158ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801582e:	68fb      	ldr	r3, [r7, #12]
 8015830:	689b      	ldr	r3, [r3, #8]
 8015832:	4618      	mov	r0, r3
 8015834:	f001 f8b6 	bl	80169a4 <xTaskPriorityDisinherit>
 8015838:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801583a:	68fb      	ldr	r3, [r7, #12]
 801583c:	2200      	movs	r2, #0
 801583e:	609a      	str	r2, [r3, #8]
 8015840:	e043      	b.n	80158ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	2b00      	cmp	r3, #0
 8015846:	d119      	bne.n	801587c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015848:	68fb      	ldr	r3, [r7, #12]
 801584a:	6858      	ldr	r0, [r3, #4]
 801584c:	68fb      	ldr	r3, [r7, #12]
 801584e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015850:	461a      	mov	r2, r3
 8015852:	68b9      	ldr	r1, [r7, #8]
 8015854:	f003 f916 	bl	8018a84 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015858:	68fb      	ldr	r3, [r7, #12]
 801585a:	685a      	ldr	r2, [r3, #4]
 801585c:	68fb      	ldr	r3, [r7, #12]
 801585e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015860:	441a      	add	r2, r3
 8015862:	68fb      	ldr	r3, [r7, #12]
 8015864:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015866:	68fb      	ldr	r3, [r7, #12]
 8015868:	685a      	ldr	r2, [r3, #4]
 801586a:	68fb      	ldr	r3, [r7, #12]
 801586c:	689b      	ldr	r3, [r3, #8]
 801586e:	429a      	cmp	r2, r3
 8015870:	d32b      	bcc.n	80158ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015872:	68fb      	ldr	r3, [r7, #12]
 8015874:	681a      	ldr	r2, [r3, #0]
 8015876:	68fb      	ldr	r3, [r7, #12]
 8015878:	605a      	str	r2, [r3, #4]
 801587a:	e026      	b.n	80158ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801587c:	68fb      	ldr	r3, [r7, #12]
 801587e:	68d8      	ldr	r0, [r3, #12]
 8015880:	68fb      	ldr	r3, [r7, #12]
 8015882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015884:	461a      	mov	r2, r3
 8015886:	68b9      	ldr	r1, [r7, #8]
 8015888:	f003 f8fc 	bl	8018a84 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801588c:	68fb      	ldr	r3, [r7, #12]
 801588e:	68da      	ldr	r2, [r3, #12]
 8015890:	68fb      	ldr	r3, [r7, #12]
 8015892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015894:	425b      	negs	r3, r3
 8015896:	441a      	add	r2, r3
 8015898:	68fb      	ldr	r3, [r7, #12]
 801589a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801589c:	68fb      	ldr	r3, [r7, #12]
 801589e:	68da      	ldr	r2, [r3, #12]
 80158a0:	68fb      	ldr	r3, [r7, #12]
 80158a2:	681b      	ldr	r3, [r3, #0]
 80158a4:	429a      	cmp	r2, r3
 80158a6:	d207      	bcs.n	80158b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80158a8:	68fb      	ldr	r3, [r7, #12]
 80158aa:	689a      	ldr	r2, [r3, #8]
 80158ac:	68fb      	ldr	r3, [r7, #12]
 80158ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80158b0:	425b      	negs	r3, r3
 80158b2:	441a      	add	r2, r3
 80158b4:	68fb      	ldr	r3, [r7, #12]
 80158b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	2b02      	cmp	r3, #2
 80158bc:	d105      	bne.n	80158ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80158be:	693b      	ldr	r3, [r7, #16]
 80158c0:	2b00      	cmp	r3, #0
 80158c2:	d002      	beq.n	80158ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80158c4:	693b      	ldr	r3, [r7, #16]
 80158c6:	3b01      	subs	r3, #1
 80158c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80158ca:	693b      	ldr	r3, [r7, #16]
 80158cc:	1c5a      	adds	r2, r3, #1
 80158ce:	68fb      	ldr	r3, [r7, #12]
 80158d0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80158d2:	697b      	ldr	r3, [r7, #20]
}
 80158d4:	4618      	mov	r0, r3
 80158d6:	3718      	adds	r7, #24
 80158d8:	46bd      	mov	sp, r7
 80158da:	bd80      	pop	{r7, pc}

080158dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80158dc:	b580      	push	{r7, lr}
 80158de:	b082      	sub	sp, #8
 80158e0:	af00      	add	r7, sp, #0
 80158e2:	6078      	str	r0, [r7, #4]
 80158e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80158e6:	687b      	ldr	r3, [r7, #4]
 80158e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80158ea:	2b00      	cmp	r3, #0
 80158ec:	d018      	beq.n	8015920 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	68da      	ldr	r2, [r3, #12]
 80158f2:	687b      	ldr	r3, [r7, #4]
 80158f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80158f6:	441a      	add	r2, r3
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80158fc:	687b      	ldr	r3, [r7, #4]
 80158fe:	68da      	ldr	r2, [r3, #12]
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	689b      	ldr	r3, [r3, #8]
 8015904:	429a      	cmp	r2, r3
 8015906:	d303      	bcc.n	8015910 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015908:	687b      	ldr	r3, [r7, #4]
 801590a:	681a      	ldr	r2, [r3, #0]
 801590c:	687b      	ldr	r3, [r7, #4]
 801590e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	68d9      	ldr	r1, [r3, #12]
 8015914:	687b      	ldr	r3, [r7, #4]
 8015916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015918:	461a      	mov	r2, r3
 801591a:	6838      	ldr	r0, [r7, #0]
 801591c:	f003 f8b2 	bl	8018a84 <memcpy>
	}
}
 8015920:	bf00      	nop
 8015922:	3708      	adds	r7, #8
 8015924:	46bd      	mov	sp, r7
 8015926:	bd80      	pop	{r7, pc}

08015928 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015928:	b580      	push	{r7, lr}
 801592a:	b084      	sub	sp, #16
 801592c:	af00      	add	r7, sp, #0
 801592e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015930:	f001 fe22 	bl	8017578 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015934:	687b      	ldr	r3, [r7, #4]
 8015936:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801593a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801593c:	e011      	b.n	8015962 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015942:	2b00      	cmp	r3, #0
 8015944:	d012      	beq.n	801596c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	3324      	adds	r3, #36	@ 0x24
 801594a:	4618      	mov	r0, r3
 801594c:	f000 fde4 	bl	8016518 <xTaskRemoveFromEventList>
 8015950:	4603      	mov	r3, r0
 8015952:	2b00      	cmp	r3, #0
 8015954:	d001      	beq.n	801595a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015956:	f000 febd 	bl	80166d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801595a:	7bfb      	ldrb	r3, [r7, #15]
 801595c:	3b01      	subs	r3, #1
 801595e:	b2db      	uxtb	r3, r3
 8015960:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015966:	2b00      	cmp	r3, #0
 8015968:	dce9      	bgt.n	801593e <prvUnlockQueue+0x16>
 801596a:	e000      	b.n	801596e <prvUnlockQueue+0x46>
					break;
 801596c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	22ff      	movs	r2, #255	@ 0xff
 8015972:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8015976:	f001 fe31 	bl	80175dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801597a:	f001 fdfd 	bl	8017578 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801597e:	687b      	ldr	r3, [r7, #4]
 8015980:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015984:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015986:	e011      	b.n	80159ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	691b      	ldr	r3, [r3, #16]
 801598c:	2b00      	cmp	r3, #0
 801598e:	d012      	beq.n	80159b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015990:	687b      	ldr	r3, [r7, #4]
 8015992:	3310      	adds	r3, #16
 8015994:	4618      	mov	r0, r3
 8015996:	f000 fdbf 	bl	8016518 <xTaskRemoveFromEventList>
 801599a:	4603      	mov	r3, r0
 801599c:	2b00      	cmp	r3, #0
 801599e:	d001      	beq.n	80159a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80159a0:	f000 fe98 	bl	80166d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80159a4:	7bbb      	ldrb	r3, [r7, #14]
 80159a6:	3b01      	subs	r3, #1
 80159a8:	b2db      	uxtb	r3, r3
 80159aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80159ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80159b0:	2b00      	cmp	r3, #0
 80159b2:	dce9      	bgt.n	8015988 <prvUnlockQueue+0x60>
 80159b4:	e000      	b.n	80159b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80159b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80159b8:	687b      	ldr	r3, [r7, #4]
 80159ba:	22ff      	movs	r2, #255	@ 0xff
 80159bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80159c0:	f001 fe0c 	bl	80175dc <vPortExitCritical>
}
 80159c4:	bf00      	nop
 80159c6:	3710      	adds	r7, #16
 80159c8:	46bd      	mov	sp, r7
 80159ca:	bd80      	pop	{r7, pc}

080159cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80159cc:	b580      	push	{r7, lr}
 80159ce:	b084      	sub	sp, #16
 80159d0:	af00      	add	r7, sp, #0
 80159d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80159d4:	f001 fdd0 	bl	8017578 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80159d8:	687b      	ldr	r3, [r7, #4]
 80159da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80159dc:	2b00      	cmp	r3, #0
 80159de:	d102      	bne.n	80159e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80159e0:	2301      	movs	r3, #1
 80159e2:	60fb      	str	r3, [r7, #12]
 80159e4:	e001      	b.n	80159ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80159e6:	2300      	movs	r3, #0
 80159e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80159ea:	f001 fdf7 	bl	80175dc <vPortExitCritical>

	return xReturn;
 80159ee:	68fb      	ldr	r3, [r7, #12]
}
 80159f0:	4618      	mov	r0, r3
 80159f2:	3710      	adds	r7, #16
 80159f4:	46bd      	mov	sp, r7
 80159f6:	bd80      	pop	{r7, pc}

080159f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80159f8:	b580      	push	{r7, lr}
 80159fa:	b084      	sub	sp, #16
 80159fc:	af00      	add	r7, sp, #0
 80159fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015a00:	f001 fdba 	bl	8017578 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015a04:	687b      	ldr	r3, [r7, #4]
 8015a06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015a08:	687b      	ldr	r3, [r7, #4]
 8015a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015a0c:	429a      	cmp	r2, r3
 8015a0e:	d102      	bne.n	8015a16 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015a10:	2301      	movs	r3, #1
 8015a12:	60fb      	str	r3, [r7, #12]
 8015a14:	e001      	b.n	8015a1a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015a16:	2300      	movs	r3, #0
 8015a18:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015a1a:	f001 fddf 	bl	80175dc <vPortExitCritical>

	return xReturn;
 8015a1e:	68fb      	ldr	r3, [r7, #12]
}
 8015a20:	4618      	mov	r0, r3
 8015a22:	3710      	adds	r7, #16
 8015a24:	46bd      	mov	sp, r7
 8015a26:	bd80      	pop	{r7, pc}

08015a28 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8015a28:	b480      	push	{r7}
 8015a2a:	b085      	sub	sp, #20
 8015a2c:	af00      	add	r7, sp, #0
 8015a2e:	6078      	str	r0, [r7, #4]
 8015a30:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015a32:	2300      	movs	r3, #0
 8015a34:	60fb      	str	r3, [r7, #12]
 8015a36:	e014      	b.n	8015a62 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8015a38:	4a0f      	ldr	r2, [pc, #60]	@ (8015a78 <vQueueAddToRegistry+0x50>)
 8015a3a:	68fb      	ldr	r3, [r7, #12]
 8015a3c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8015a40:	2b00      	cmp	r3, #0
 8015a42:	d10b      	bne.n	8015a5c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8015a44:	490c      	ldr	r1, [pc, #48]	@ (8015a78 <vQueueAddToRegistry+0x50>)
 8015a46:	68fb      	ldr	r3, [r7, #12]
 8015a48:	683a      	ldr	r2, [r7, #0]
 8015a4a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8015a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8015a78 <vQueueAddToRegistry+0x50>)
 8015a50:	68fb      	ldr	r3, [r7, #12]
 8015a52:	00db      	lsls	r3, r3, #3
 8015a54:	4413      	add	r3, r2
 8015a56:	687a      	ldr	r2, [r7, #4]
 8015a58:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8015a5a:	e006      	b.n	8015a6a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015a5c:	68fb      	ldr	r3, [r7, #12]
 8015a5e:	3301      	adds	r3, #1
 8015a60:	60fb      	str	r3, [r7, #12]
 8015a62:	68fb      	ldr	r3, [r7, #12]
 8015a64:	2b07      	cmp	r3, #7
 8015a66:	d9e7      	bls.n	8015a38 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8015a68:	bf00      	nop
 8015a6a:	bf00      	nop
 8015a6c:	3714      	adds	r7, #20
 8015a6e:	46bd      	mov	sp, r7
 8015a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a74:	4770      	bx	lr
 8015a76:	bf00      	nop
 8015a78:	20003050 	.word	0x20003050

08015a7c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8015a7c:	b480      	push	{r7}
 8015a7e:	b085      	sub	sp, #20
 8015a80:	af00      	add	r7, sp, #0
 8015a82:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015a84:	2300      	movs	r3, #0
 8015a86:	60fb      	str	r3, [r7, #12]
 8015a88:	e016      	b.n	8015ab8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8015a8a:	4a10      	ldr	r2, [pc, #64]	@ (8015acc <vQueueUnregisterQueue+0x50>)
 8015a8c:	68fb      	ldr	r3, [r7, #12]
 8015a8e:	00db      	lsls	r3, r3, #3
 8015a90:	4413      	add	r3, r2
 8015a92:	685b      	ldr	r3, [r3, #4]
 8015a94:	687a      	ldr	r2, [r7, #4]
 8015a96:	429a      	cmp	r2, r3
 8015a98:	d10b      	bne.n	8015ab2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8015a9a:	4a0c      	ldr	r2, [pc, #48]	@ (8015acc <vQueueUnregisterQueue+0x50>)
 8015a9c:	68fb      	ldr	r3, [r7, #12]
 8015a9e:	2100      	movs	r1, #0
 8015aa0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8015aa4:	4a09      	ldr	r2, [pc, #36]	@ (8015acc <vQueueUnregisterQueue+0x50>)
 8015aa6:	68fb      	ldr	r3, [r7, #12]
 8015aa8:	00db      	lsls	r3, r3, #3
 8015aaa:	4413      	add	r3, r2
 8015aac:	2200      	movs	r2, #0
 8015aae:	605a      	str	r2, [r3, #4]
				break;
 8015ab0:	e006      	b.n	8015ac0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8015ab2:	68fb      	ldr	r3, [r7, #12]
 8015ab4:	3301      	adds	r3, #1
 8015ab6:	60fb      	str	r3, [r7, #12]
 8015ab8:	68fb      	ldr	r3, [r7, #12]
 8015aba:	2b07      	cmp	r3, #7
 8015abc:	d9e5      	bls.n	8015a8a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8015abe:	bf00      	nop
 8015ac0:	bf00      	nop
 8015ac2:	3714      	adds	r7, #20
 8015ac4:	46bd      	mov	sp, r7
 8015ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aca:	4770      	bx	lr
 8015acc:	20003050 	.word	0x20003050

08015ad0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8015ad0:	b580      	push	{r7, lr}
 8015ad2:	b086      	sub	sp, #24
 8015ad4:	af00      	add	r7, sp, #0
 8015ad6:	60f8      	str	r0, [r7, #12]
 8015ad8:	60b9      	str	r1, [r7, #8]
 8015ada:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8015adc:	68fb      	ldr	r3, [r7, #12]
 8015ade:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8015ae0:	f001 fd4a 	bl	8017578 <vPortEnterCritical>
 8015ae4:	697b      	ldr	r3, [r7, #20]
 8015ae6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015aea:	b25b      	sxtb	r3, r3
 8015aec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015af0:	d103      	bne.n	8015afa <vQueueWaitForMessageRestricted+0x2a>
 8015af2:	697b      	ldr	r3, [r7, #20]
 8015af4:	2200      	movs	r2, #0
 8015af6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015afa:	697b      	ldr	r3, [r7, #20]
 8015afc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015b00:	b25b      	sxtb	r3, r3
 8015b02:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015b06:	d103      	bne.n	8015b10 <vQueueWaitForMessageRestricted+0x40>
 8015b08:	697b      	ldr	r3, [r7, #20]
 8015b0a:	2200      	movs	r2, #0
 8015b0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015b10:	f001 fd64 	bl	80175dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8015b14:	697b      	ldr	r3, [r7, #20]
 8015b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015b18:	2b00      	cmp	r3, #0
 8015b1a:	d106      	bne.n	8015b2a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8015b1c:	697b      	ldr	r3, [r7, #20]
 8015b1e:	3324      	adds	r3, #36	@ 0x24
 8015b20:	687a      	ldr	r2, [r7, #4]
 8015b22:	68b9      	ldr	r1, [r7, #8]
 8015b24:	4618      	mov	r0, r3
 8015b26:	f000 fccb 	bl	80164c0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8015b2a:	6978      	ldr	r0, [r7, #20]
 8015b2c:	f7ff fefc 	bl	8015928 <prvUnlockQueue>
	}
 8015b30:	bf00      	nop
 8015b32:	3718      	adds	r7, #24
 8015b34:	46bd      	mov	sp, r7
 8015b36:	bd80      	pop	{r7, pc}

08015b38 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015b38:	b580      	push	{r7, lr}
 8015b3a:	b08e      	sub	sp, #56	@ 0x38
 8015b3c:	af04      	add	r7, sp, #16
 8015b3e:	60f8      	str	r0, [r7, #12]
 8015b40:	60b9      	str	r1, [r7, #8]
 8015b42:	607a      	str	r2, [r7, #4]
 8015b44:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015b46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015b48:	2b00      	cmp	r3, #0
 8015b4a:	d10b      	bne.n	8015b64 <xTaskCreateStatic+0x2c>
	__asm volatile
 8015b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b50:	f383 8811 	msr	BASEPRI, r3
 8015b54:	f3bf 8f6f 	isb	sy
 8015b58:	f3bf 8f4f 	dsb	sy
 8015b5c:	623b      	str	r3, [r7, #32]
}
 8015b5e:	bf00      	nop
 8015b60:	bf00      	nop
 8015b62:	e7fd      	b.n	8015b60 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8015b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	d10b      	bne.n	8015b82 <xTaskCreateStatic+0x4a>
	__asm volatile
 8015b6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b6e:	f383 8811 	msr	BASEPRI, r3
 8015b72:	f3bf 8f6f 	isb	sy
 8015b76:	f3bf 8f4f 	dsb	sy
 8015b7a:	61fb      	str	r3, [r7, #28]
}
 8015b7c:	bf00      	nop
 8015b7e:	bf00      	nop
 8015b80:	e7fd      	b.n	8015b7e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015b82:	235c      	movs	r3, #92	@ 0x5c
 8015b84:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015b86:	693b      	ldr	r3, [r7, #16]
 8015b88:	2b5c      	cmp	r3, #92	@ 0x5c
 8015b8a:	d00b      	beq.n	8015ba4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8015b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015b90:	f383 8811 	msr	BASEPRI, r3
 8015b94:	f3bf 8f6f 	isb	sy
 8015b98:	f3bf 8f4f 	dsb	sy
 8015b9c:	61bb      	str	r3, [r7, #24]
}
 8015b9e:	bf00      	nop
 8015ba0:	bf00      	nop
 8015ba2:	e7fd      	b.n	8015ba0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015ba4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d01e      	beq.n	8015bea <xTaskCreateStatic+0xb2>
 8015bac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015bae:	2b00      	cmp	r3, #0
 8015bb0:	d01b      	beq.n	8015bea <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015bb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015bb4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8015bb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015bb8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015bba:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8015bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015bbe:	2202      	movs	r2, #2
 8015bc0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8015bc4:	2300      	movs	r3, #0
 8015bc6:	9303      	str	r3, [sp, #12]
 8015bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015bca:	9302      	str	r3, [sp, #8]
 8015bcc:	f107 0314 	add.w	r3, r7, #20
 8015bd0:	9301      	str	r3, [sp, #4]
 8015bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bd4:	9300      	str	r3, [sp, #0]
 8015bd6:	683b      	ldr	r3, [r7, #0]
 8015bd8:	687a      	ldr	r2, [r7, #4]
 8015bda:	68b9      	ldr	r1, [r7, #8]
 8015bdc:	68f8      	ldr	r0, [r7, #12]
 8015bde:	f000 f850 	bl	8015c82 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015be2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015be4:	f000 f8de 	bl	8015da4 <prvAddNewTaskToReadyList>
 8015be8:	e001      	b.n	8015bee <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8015bea:	2300      	movs	r3, #0
 8015bec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8015bee:	697b      	ldr	r3, [r7, #20]
	}
 8015bf0:	4618      	mov	r0, r3
 8015bf2:	3728      	adds	r7, #40	@ 0x28
 8015bf4:	46bd      	mov	sp, r7
 8015bf6:	bd80      	pop	{r7, pc}

08015bf8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8015bf8:	b580      	push	{r7, lr}
 8015bfa:	b08c      	sub	sp, #48	@ 0x30
 8015bfc:	af04      	add	r7, sp, #16
 8015bfe:	60f8      	str	r0, [r7, #12]
 8015c00:	60b9      	str	r1, [r7, #8]
 8015c02:	603b      	str	r3, [r7, #0]
 8015c04:	4613      	mov	r3, r2
 8015c06:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8015c08:	88fb      	ldrh	r3, [r7, #6]
 8015c0a:	009b      	lsls	r3, r3, #2
 8015c0c:	4618      	mov	r0, r3
 8015c0e:	f001 fdd5 	bl	80177bc <pvPortMalloc>
 8015c12:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8015c14:	697b      	ldr	r3, [r7, #20]
 8015c16:	2b00      	cmp	r3, #0
 8015c18:	d00e      	beq.n	8015c38 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8015c1a:	205c      	movs	r0, #92	@ 0x5c
 8015c1c:	f001 fdce 	bl	80177bc <pvPortMalloc>
 8015c20:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8015c22:	69fb      	ldr	r3, [r7, #28]
 8015c24:	2b00      	cmp	r3, #0
 8015c26:	d003      	beq.n	8015c30 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8015c28:	69fb      	ldr	r3, [r7, #28]
 8015c2a:	697a      	ldr	r2, [r7, #20]
 8015c2c:	631a      	str	r2, [r3, #48]	@ 0x30
 8015c2e:	e005      	b.n	8015c3c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8015c30:	6978      	ldr	r0, [r7, #20]
 8015c32:	f001 fe91 	bl	8017958 <vPortFree>
 8015c36:	e001      	b.n	8015c3c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8015c38:	2300      	movs	r3, #0
 8015c3a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8015c3c:	69fb      	ldr	r3, [r7, #28]
 8015c3e:	2b00      	cmp	r3, #0
 8015c40:	d017      	beq.n	8015c72 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8015c42:	69fb      	ldr	r3, [r7, #28]
 8015c44:	2200      	movs	r2, #0
 8015c46:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8015c4a:	88fa      	ldrh	r2, [r7, #6]
 8015c4c:	2300      	movs	r3, #0
 8015c4e:	9303      	str	r3, [sp, #12]
 8015c50:	69fb      	ldr	r3, [r7, #28]
 8015c52:	9302      	str	r3, [sp, #8]
 8015c54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015c56:	9301      	str	r3, [sp, #4]
 8015c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c5a:	9300      	str	r3, [sp, #0]
 8015c5c:	683b      	ldr	r3, [r7, #0]
 8015c5e:	68b9      	ldr	r1, [r7, #8]
 8015c60:	68f8      	ldr	r0, [r7, #12]
 8015c62:	f000 f80e 	bl	8015c82 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8015c66:	69f8      	ldr	r0, [r7, #28]
 8015c68:	f000 f89c 	bl	8015da4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8015c6c:	2301      	movs	r3, #1
 8015c6e:	61bb      	str	r3, [r7, #24]
 8015c70:	e002      	b.n	8015c78 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8015c72:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8015c76:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8015c78:	69bb      	ldr	r3, [r7, #24]
	}
 8015c7a:	4618      	mov	r0, r3
 8015c7c:	3720      	adds	r7, #32
 8015c7e:	46bd      	mov	sp, r7
 8015c80:	bd80      	pop	{r7, pc}

08015c82 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8015c82:	b580      	push	{r7, lr}
 8015c84:	b088      	sub	sp, #32
 8015c86:	af00      	add	r7, sp, #0
 8015c88:	60f8      	str	r0, [r7, #12]
 8015c8a:	60b9      	str	r1, [r7, #8]
 8015c8c:	607a      	str	r2, [r7, #4]
 8015c8e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8015c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c92:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	009b      	lsls	r3, r3, #2
 8015c98:	461a      	mov	r2, r3
 8015c9a:	21a5      	movs	r1, #165	@ 0xa5
 8015c9c:	f002 fe60 	bl	8018960 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8015ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ca2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015ca4:	687b      	ldr	r3, [r7, #4]
 8015ca6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8015caa:	3b01      	subs	r3, #1
 8015cac:	009b      	lsls	r3, r3, #2
 8015cae:	4413      	add	r3, r2
 8015cb0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8015cb2:	69bb      	ldr	r3, [r7, #24]
 8015cb4:	f023 0307 	bic.w	r3, r3, #7
 8015cb8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8015cba:	69bb      	ldr	r3, [r7, #24]
 8015cbc:	f003 0307 	and.w	r3, r3, #7
 8015cc0:	2b00      	cmp	r3, #0
 8015cc2:	d00b      	beq.n	8015cdc <prvInitialiseNewTask+0x5a>
	__asm volatile
 8015cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015cc8:	f383 8811 	msr	BASEPRI, r3
 8015ccc:	f3bf 8f6f 	isb	sy
 8015cd0:	f3bf 8f4f 	dsb	sy
 8015cd4:	617b      	str	r3, [r7, #20]
}
 8015cd6:	bf00      	nop
 8015cd8:	bf00      	nop
 8015cda:	e7fd      	b.n	8015cd8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8015cdc:	68bb      	ldr	r3, [r7, #8]
 8015cde:	2b00      	cmp	r3, #0
 8015ce0:	d01f      	beq.n	8015d22 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015ce2:	2300      	movs	r3, #0
 8015ce4:	61fb      	str	r3, [r7, #28]
 8015ce6:	e012      	b.n	8015d0e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8015ce8:	68ba      	ldr	r2, [r7, #8]
 8015cea:	69fb      	ldr	r3, [r7, #28]
 8015cec:	4413      	add	r3, r2
 8015cee:	7819      	ldrb	r1, [r3, #0]
 8015cf0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015cf2:	69fb      	ldr	r3, [r7, #28]
 8015cf4:	4413      	add	r3, r2
 8015cf6:	3334      	adds	r3, #52	@ 0x34
 8015cf8:	460a      	mov	r2, r1
 8015cfa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8015cfc:	68ba      	ldr	r2, [r7, #8]
 8015cfe:	69fb      	ldr	r3, [r7, #28]
 8015d00:	4413      	add	r3, r2
 8015d02:	781b      	ldrb	r3, [r3, #0]
 8015d04:	2b00      	cmp	r3, #0
 8015d06:	d006      	beq.n	8015d16 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8015d08:	69fb      	ldr	r3, [r7, #28]
 8015d0a:	3301      	adds	r3, #1
 8015d0c:	61fb      	str	r3, [r7, #28]
 8015d0e:	69fb      	ldr	r3, [r7, #28]
 8015d10:	2b0f      	cmp	r3, #15
 8015d12:	d9e9      	bls.n	8015ce8 <prvInitialiseNewTask+0x66>
 8015d14:	e000      	b.n	8015d18 <prvInitialiseNewTask+0x96>
			{
				break;
 8015d16:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8015d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d1a:	2200      	movs	r2, #0
 8015d1c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8015d20:	e003      	b.n	8015d2a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8015d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d24:	2200      	movs	r2, #0
 8015d26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8015d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d2c:	2b37      	cmp	r3, #55	@ 0x37
 8015d2e:	d901      	bls.n	8015d34 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8015d30:	2337      	movs	r3, #55	@ 0x37
 8015d32:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8015d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015d38:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8015d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015d3e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8015d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d42:	2200      	movs	r2, #0
 8015d44:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8015d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d48:	3304      	adds	r3, #4
 8015d4a:	4618      	mov	r0, r3
 8015d4c:	f7fe fe34 	bl	80149b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8015d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d52:	3318      	adds	r3, #24
 8015d54:	4618      	mov	r0, r3
 8015d56:	f7fe fe2f 	bl	80149b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8015d5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015d5e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d62:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d68:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8015d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015d6e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8015d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d72:	2200      	movs	r2, #0
 8015d74:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8015d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d78:	2200      	movs	r2, #0
 8015d7a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8015d7e:	683a      	ldr	r2, [r7, #0]
 8015d80:	68f9      	ldr	r1, [r7, #12]
 8015d82:	69b8      	ldr	r0, [r7, #24]
 8015d84:	f001 fac4 	bl	8017310 <pxPortInitialiseStack>
 8015d88:	4602      	mov	r2, r0
 8015d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d8c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8015d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d90:	2b00      	cmp	r3, #0
 8015d92:	d002      	beq.n	8015d9a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8015d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015d98:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015d9a:	bf00      	nop
 8015d9c:	3720      	adds	r7, #32
 8015d9e:	46bd      	mov	sp, r7
 8015da0:	bd80      	pop	{r7, pc}
	...

08015da4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8015da4:	b580      	push	{r7, lr}
 8015da6:	b082      	sub	sp, #8
 8015da8:	af00      	add	r7, sp, #0
 8015daa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8015dac:	f001 fbe4 	bl	8017578 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8015db0:	4b2d      	ldr	r3, [pc, #180]	@ (8015e68 <prvAddNewTaskToReadyList+0xc4>)
 8015db2:	681b      	ldr	r3, [r3, #0]
 8015db4:	3301      	adds	r3, #1
 8015db6:	4a2c      	ldr	r2, [pc, #176]	@ (8015e68 <prvAddNewTaskToReadyList+0xc4>)
 8015db8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8015dba:	4b2c      	ldr	r3, [pc, #176]	@ (8015e6c <prvAddNewTaskToReadyList+0xc8>)
 8015dbc:	681b      	ldr	r3, [r3, #0]
 8015dbe:	2b00      	cmp	r3, #0
 8015dc0:	d109      	bne.n	8015dd6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8015dc2:	4a2a      	ldr	r2, [pc, #168]	@ (8015e6c <prvAddNewTaskToReadyList+0xc8>)
 8015dc4:	687b      	ldr	r3, [r7, #4]
 8015dc6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8015dc8:	4b27      	ldr	r3, [pc, #156]	@ (8015e68 <prvAddNewTaskToReadyList+0xc4>)
 8015dca:	681b      	ldr	r3, [r3, #0]
 8015dcc:	2b01      	cmp	r3, #1
 8015dce:	d110      	bne.n	8015df2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8015dd0:	f000 fca4 	bl	801671c <prvInitialiseTaskLists>
 8015dd4:	e00d      	b.n	8015df2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8015dd6:	4b26      	ldr	r3, [pc, #152]	@ (8015e70 <prvAddNewTaskToReadyList+0xcc>)
 8015dd8:	681b      	ldr	r3, [r3, #0]
 8015dda:	2b00      	cmp	r3, #0
 8015ddc:	d109      	bne.n	8015df2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8015dde:	4b23      	ldr	r3, [pc, #140]	@ (8015e6c <prvAddNewTaskToReadyList+0xc8>)
 8015de0:	681b      	ldr	r3, [r3, #0]
 8015de2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015de4:	687b      	ldr	r3, [r7, #4]
 8015de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015de8:	429a      	cmp	r2, r3
 8015dea:	d802      	bhi.n	8015df2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8015dec:	4a1f      	ldr	r2, [pc, #124]	@ (8015e6c <prvAddNewTaskToReadyList+0xc8>)
 8015dee:	687b      	ldr	r3, [r7, #4]
 8015df0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8015df2:	4b20      	ldr	r3, [pc, #128]	@ (8015e74 <prvAddNewTaskToReadyList+0xd0>)
 8015df4:	681b      	ldr	r3, [r3, #0]
 8015df6:	3301      	adds	r3, #1
 8015df8:	4a1e      	ldr	r2, [pc, #120]	@ (8015e74 <prvAddNewTaskToReadyList+0xd0>)
 8015dfa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8015dfc:	4b1d      	ldr	r3, [pc, #116]	@ (8015e74 <prvAddNewTaskToReadyList+0xd0>)
 8015dfe:	681a      	ldr	r2, [r3, #0]
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015e08:	4b1b      	ldr	r3, [pc, #108]	@ (8015e78 <prvAddNewTaskToReadyList+0xd4>)
 8015e0a:	681b      	ldr	r3, [r3, #0]
 8015e0c:	429a      	cmp	r2, r3
 8015e0e:	d903      	bls.n	8015e18 <prvAddNewTaskToReadyList+0x74>
 8015e10:	687b      	ldr	r3, [r7, #4]
 8015e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015e14:	4a18      	ldr	r2, [pc, #96]	@ (8015e78 <prvAddNewTaskToReadyList+0xd4>)
 8015e16:	6013      	str	r3, [r2, #0]
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015e1c:	4613      	mov	r3, r2
 8015e1e:	009b      	lsls	r3, r3, #2
 8015e20:	4413      	add	r3, r2
 8015e22:	009b      	lsls	r3, r3, #2
 8015e24:	4a15      	ldr	r2, [pc, #84]	@ (8015e7c <prvAddNewTaskToReadyList+0xd8>)
 8015e26:	441a      	add	r2, r3
 8015e28:	687b      	ldr	r3, [r7, #4]
 8015e2a:	3304      	adds	r3, #4
 8015e2c:	4619      	mov	r1, r3
 8015e2e:	4610      	mov	r0, r2
 8015e30:	f7fe fdcf 	bl	80149d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8015e34:	f001 fbd2 	bl	80175dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8015e38:	4b0d      	ldr	r3, [pc, #52]	@ (8015e70 <prvAddNewTaskToReadyList+0xcc>)
 8015e3a:	681b      	ldr	r3, [r3, #0]
 8015e3c:	2b00      	cmp	r3, #0
 8015e3e:	d00e      	beq.n	8015e5e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8015e40:	4b0a      	ldr	r3, [pc, #40]	@ (8015e6c <prvAddNewTaskToReadyList+0xc8>)
 8015e42:	681b      	ldr	r3, [r3, #0]
 8015e44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015e46:	687b      	ldr	r3, [r7, #4]
 8015e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015e4a:	429a      	cmp	r2, r3
 8015e4c:	d207      	bcs.n	8015e5e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8015e4e:	4b0c      	ldr	r3, [pc, #48]	@ (8015e80 <prvAddNewTaskToReadyList+0xdc>)
 8015e50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015e54:	601a      	str	r2, [r3, #0]
 8015e56:	f3bf 8f4f 	dsb	sy
 8015e5a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8015e5e:	bf00      	nop
 8015e60:	3708      	adds	r7, #8
 8015e62:	46bd      	mov	sp, r7
 8015e64:	bd80      	pop	{r7, pc}
 8015e66:	bf00      	nop
 8015e68:	20003564 	.word	0x20003564
 8015e6c:	20003090 	.word	0x20003090
 8015e70:	20003570 	.word	0x20003570
 8015e74:	20003580 	.word	0x20003580
 8015e78:	2000356c 	.word	0x2000356c
 8015e7c:	20003094 	.word	0x20003094
 8015e80:	e000ed04 	.word	0xe000ed04

08015e84 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8015e84:	b580      	push	{r7, lr}
 8015e86:	b084      	sub	sp, #16
 8015e88:	af00      	add	r7, sp, #0
 8015e8a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8015e8c:	f001 fb74 	bl	8017578 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	d102      	bne.n	8015e9c <vTaskDelete+0x18>
 8015e96:	4b2d      	ldr	r3, [pc, #180]	@ (8015f4c <vTaskDelete+0xc8>)
 8015e98:	681b      	ldr	r3, [r3, #0]
 8015e9a:	e000      	b.n	8015e9e <vTaskDelete+0x1a>
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015ea0:	68fb      	ldr	r3, [r7, #12]
 8015ea2:	3304      	adds	r3, #4
 8015ea4:	4618      	mov	r0, r3
 8015ea6:	f7fe fdf1 	bl	8014a8c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8015eaa:	68fb      	ldr	r3, [r7, #12]
 8015eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d004      	beq.n	8015ebc <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015eb2:	68fb      	ldr	r3, [r7, #12]
 8015eb4:	3318      	adds	r3, #24
 8015eb6:	4618      	mov	r0, r3
 8015eb8:	f7fe fde8 	bl	8014a8c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8015ebc:	4b24      	ldr	r3, [pc, #144]	@ (8015f50 <vTaskDelete+0xcc>)
 8015ebe:	681b      	ldr	r3, [r3, #0]
 8015ec0:	3301      	adds	r3, #1
 8015ec2:	4a23      	ldr	r2, [pc, #140]	@ (8015f50 <vTaskDelete+0xcc>)
 8015ec4:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8015ec6:	4b21      	ldr	r3, [pc, #132]	@ (8015f4c <vTaskDelete+0xc8>)
 8015ec8:	681b      	ldr	r3, [r3, #0]
 8015eca:	68fa      	ldr	r2, [r7, #12]
 8015ecc:	429a      	cmp	r2, r3
 8015ece:	d10b      	bne.n	8015ee8 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8015ed0:	68fb      	ldr	r3, [r7, #12]
 8015ed2:	3304      	adds	r3, #4
 8015ed4:	4619      	mov	r1, r3
 8015ed6:	481f      	ldr	r0, [pc, #124]	@ (8015f54 <vTaskDelete+0xd0>)
 8015ed8:	f7fe fd7b 	bl	80149d2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8015edc:	4b1e      	ldr	r3, [pc, #120]	@ (8015f58 <vTaskDelete+0xd4>)
 8015ede:	681b      	ldr	r3, [r3, #0]
 8015ee0:	3301      	adds	r3, #1
 8015ee2:	4a1d      	ldr	r2, [pc, #116]	@ (8015f58 <vTaskDelete+0xd4>)
 8015ee4:	6013      	str	r3, [r2, #0]
 8015ee6:	e009      	b.n	8015efc <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8015ee8:	4b1c      	ldr	r3, [pc, #112]	@ (8015f5c <vTaskDelete+0xd8>)
 8015eea:	681b      	ldr	r3, [r3, #0]
 8015eec:	3b01      	subs	r3, #1
 8015eee:	4a1b      	ldr	r2, [pc, #108]	@ (8015f5c <vTaskDelete+0xd8>)
 8015ef0:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8015ef2:	68f8      	ldr	r0, [r7, #12]
 8015ef4:	f000 fc80 	bl	80167f8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8015ef8:	f000 fcae 	bl	8016858 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8015efc:	f001 fb6e 	bl	80175dc <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8015f00:	4b17      	ldr	r3, [pc, #92]	@ (8015f60 <vTaskDelete+0xdc>)
 8015f02:	681b      	ldr	r3, [r3, #0]
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	d01c      	beq.n	8015f42 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 8015f08:	4b10      	ldr	r3, [pc, #64]	@ (8015f4c <vTaskDelete+0xc8>)
 8015f0a:	681b      	ldr	r3, [r3, #0]
 8015f0c:	68fa      	ldr	r2, [r7, #12]
 8015f0e:	429a      	cmp	r2, r3
 8015f10:	d117      	bne.n	8015f42 <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8015f12:	4b14      	ldr	r3, [pc, #80]	@ (8015f64 <vTaskDelete+0xe0>)
 8015f14:	681b      	ldr	r3, [r3, #0]
 8015f16:	2b00      	cmp	r3, #0
 8015f18:	d00b      	beq.n	8015f32 <vTaskDelete+0xae>
	__asm volatile
 8015f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f1e:	f383 8811 	msr	BASEPRI, r3
 8015f22:	f3bf 8f6f 	isb	sy
 8015f26:	f3bf 8f4f 	dsb	sy
 8015f2a:	60bb      	str	r3, [r7, #8]
}
 8015f2c:	bf00      	nop
 8015f2e:	bf00      	nop
 8015f30:	e7fd      	b.n	8015f2e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8015f32:	4b0d      	ldr	r3, [pc, #52]	@ (8015f68 <vTaskDelete+0xe4>)
 8015f34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015f38:	601a      	str	r2, [r3, #0]
 8015f3a:	f3bf 8f4f 	dsb	sy
 8015f3e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8015f42:	bf00      	nop
 8015f44:	3710      	adds	r7, #16
 8015f46:	46bd      	mov	sp, r7
 8015f48:	bd80      	pop	{r7, pc}
 8015f4a:	bf00      	nop
 8015f4c:	20003090 	.word	0x20003090
 8015f50:	20003580 	.word	0x20003580
 8015f54:	20003538 	.word	0x20003538
 8015f58:	2000354c 	.word	0x2000354c
 8015f5c:	20003564 	.word	0x20003564
 8015f60:	20003570 	.word	0x20003570
 8015f64:	2000358c 	.word	0x2000358c
 8015f68:	e000ed04 	.word	0xe000ed04

08015f6c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8015f6c:	b580      	push	{r7, lr}
 8015f6e:	b084      	sub	sp, #16
 8015f70:	af00      	add	r7, sp, #0
 8015f72:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8015f74:	2300      	movs	r3, #0
 8015f76:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8015f78:	687b      	ldr	r3, [r7, #4]
 8015f7a:	2b00      	cmp	r3, #0
 8015f7c:	d018      	beq.n	8015fb0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8015f7e:	4b14      	ldr	r3, [pc, #80]	@ (8015fd0 <vTaskDelay+0x64>)
 8015f80:	681b      	ldr	r3, [r3, #0]
 8015f82:	2b00      	cmp	r3, #0
 8015f84:	d00b      	beq.n	8015f9e <vTaskDelay+0x32>
	__asm volatile
 8015f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f8a:	f383 8811 	msr	BASEPRI, r3
 8015f8e:	f3bf 8f6f 	isb	sy
 8015f92:	f3bf 8f4f 	dsb	sy
 8015f96:	60bb      	str	r3, [r7, #8]
}
 8015f98:	bf00      	nop
 8015f9a:	bf00      	nop
 8015f9c:	e7fd      	b.n	8015f9a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8015f9e:	f000 f883 	bl	80160a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8015fa2:	2100      	movs	r1, #0
 8015fa4:	6878      	ldr	r0, [r7, #4]
 8015fa6:	f000 fe05 	bl	8016bb4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8015faa:	f000 f88b 	bl	80160c4 <xTaskResumeAll>
 8015fae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8015fb0:	68fb      	ldr	r3, [r7, #12]
 8015fb2:	2b00      	cmp	r3, #0
 8015fb4:	d107      	bne.n	8015fc6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8015fb6:	4b07      	ldr	r3, [pc, #28]	@ (8015fd4 <vTaskDelay+0x68>)
 8015fb8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015fbc:	601a      	str	r2, [r3, #0]
 8015fbe:	f3bf 8f4f 	dsb	sy
 8015fc2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015fc6:	bf00      	nop
 8015fc8:	3710      	adds	r7, #16
 8015fca:	46bd      	mov	sp, r7
 8015fcc:	bd80      	pop	{r7, pc}
 8015fce:	bf00      	nop
 8015fd0:	2000358c 	.word	0x2000358c
 8015fd4:	e000ed04 	.word	0xe000ed04

08015fd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8015fd8:	b580      	push	{r7, lr}
 8015fda:	b08a      	sub	sp, #40	@ 0x28
 8015fdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8015fde:	2300      	movs	r3, #0
 8015fe0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8015fe2:	2300      	movs	r3, #0
 8015fe4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8015fe6:	463a      	mov	r2, r7
 8015fe8:	1d39      	adds	r1, r7, #4
 8015fea:	f107 0308 	add.w	r3, r7, #8
 8015fee:	4618      	mov	r0, r3
 8015ff0:	f7fe fc8e 	bl	8014910 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8015ff4:	6839      	ldr	r1, [r7, #0]
 8015ff6:	687b      	ldr	r3, [r7, #4]
 8015ff8:	68ba      	ldr	r2, [r7, #8]
 8015ffa:	9202      	str	r2, [sp, #8]
 8015ffc:	9301      	str	r3, [sp, #4]
 8015ffe:	2300      	movs	r3, #0
 8016000:	9300      	str	r3, [sp, #0]
 8016002:	2300      	movs	r3, #0
 8016004:	460a      	mov	r2, r1
 8016006:	4922      	ldr	r1, [pc, #136]	@ (8016090 <vTaskStartScheduler+0xb8>)
 8016008:	4822      	ldr	r0, [pc, #136]	@ (8016094 <vTaskStartScheduler+0xbc>)
 801600a:	f7ff fd95 	bl	8015b38 <xTaskCreateStatic>
 801600e:	4603      	mov	r3, r0
 8016010:	4a21      	ldr	r2, [pc, #132]	@ (8016098 <vTaskStartScheduler+0xc0>)
 8016012:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8016014:	4b20      	ldr	r3, [pc, #128]	@ (8016098 <vTaskStartScheduler+0xc0>)
 8016016:	681b      	ldr	r3, [r3, #0]
 8016018:	2b00      	cmp	r3, #0
 801601a:	d002      	beq.n	8016022 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801601c:	2301      	movs	r3, #1
 801601e:	617b      	str	r3, [r7, #20]
 8016020:	e001      	b.n	8016026 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8016022:	2300      	movs	r3, #0
 8016024:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8016026:	697b      	ldr	r3, [r7, #20]
 8016028:	2b01      	cmp	r3, #1
 801602a:	d102      	bne.n	8016032 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 801602c:	f000 fe16 	bl	8016c5c <xTimerCreateTimerTask>
 8016030:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8016032:	697b      	ldr	r3, [r7, #20]
 8016034:	2b01      	cmp	r3, #1
 8016036:	d116      	bne.n	8016066 <vTaskStartScheduler+0x8e>
	__asm volatile
 8016038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801603c:	f383 8811 	msr	BASEPRI, r3
 8016040:	f3bf 8f6f 	isb	sy
 8016044:	f3bf 8f4f 	dsb	sy
 8016048:	613b      	str	r3, [r7, #16]
}
 801604a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801604c:	4b13      	ldr	r3, [pc, #76]	@ (801609c <vTaskStartScheduler+0xc4>)
 801604e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016052:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8016054:	4b12      	ldr	r3, [pc, #72]	@ (80160a0 <vTaskStartScheduler+0xc8>)
 8016056:	2201      	movs	r2, #1
 8016058:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801605a:	4b12      	ldr	r3, [pc, #72]	@ (80160a4 <vTaskStartScheduler+0xcc>)
 801605c:	2200      	movs	r2, #0
 801605e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8016060:	f001 f9e6 	bl	8017430 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8016064:	e00f      	b.n	8016086 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8016066:	697b      	ldr	r3, [r7, #20]
 8016068:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801606c:	d10b      	bne.n	8016086 <vTaskStartScheduler+0xae>
	__asm volatile
 801606e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016072:	f383 8811 	msr	BASEPRI, r3
 8016076:	f3bf 8f6f 	isb	sy
 801607a:	f3bf 8f4f 	dsb	sy
 801607e:	60fb      	str	r3, [r7, #12]
}
 8016080:	bf00      	nop
 8016082:	bf00      	nop
 8016084:	e7fd      	b.n	8016082 <vTaskStartScheduler+0xaa>
}
 8016086:	bf00      	nop
 8016088:	3718      	adds	r7, #24
 801608a:	46bd      	mov	sp, r7
 801608c:	bd80      	pop	{r7, pc}
 801608e:	bf00      	nop
 8016090:	0801a6b0 	.word	0x0801a6b0
 8016094:	080166ed 	.word	0x080166ed
 8016098:	20003588 	.word	0x20003588
 801609c:	20003584 	.word	0x20003584
 80160a0:	20003570 	.word	0x20003570
 80160a4:	20003568 	.word	0x20003568

080160a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80160a8:	b480      	push	{r7}
 80160aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80160ac:	4b04      	ldr	r3, [pc, #16]	@ (80160c0 <vTaskSuspendAll+0x18>)
 80160ae:	681b      	ldr	r3, [r3, #0]
 80160b0:	3301      	adds	r3, #1
 80160b2:	4a03      	ldr	r2, [pc, #12]	@ (80160c0 <vTaskSuspendAll+0x18>)
 80160b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80160b6:	bf00      	nop
 80160b8:	46bd      	mov	sp, r7
 80160ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160be:	4770      	bx	lr
 80160c0:	2000358c 	.word	0x2000358c

080160c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80160c4:	b580      	push	{r7, lr}
 80160c6:	b084      	sub	sp, #16
 80160c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80160ca:	2300      	movs	r3, #0
 80160cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80160ce:	2300      	movs	r3, #0
 80160d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80160d2:	4b42      	ldr	r3, [pc, #264]	@ (80161dc <xTaskResumeAll+0x118>)
 80160d4:	681b      	ldr	r3, [r3, #0]
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	d10b      	bne.n	80160f2 <xTaskResumeAll+0x2e>
	__asm volatile
 80160da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160de:	f383 8811 	msr	BASEPRI, r3
 80160e2:	f3bf 8f6f 	isb	sy
 80160e6:	f3bf 8f4f 	dsb	sy
 80160ea:	603b      	str	r3, [r7, #0]
}
 80160ec:	bf00      	nop
 80160ee:	bf00      	nop
 80160f0:	e7fd      	b.n	80160ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80160f2:	f001 fa41 	bl	8017578 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80160f6:	4b39      	ldr	r3, [pc, #228]	@ (80161dc <xTaskResumeAll+0x118>)
 80160f8:	681b      	ldr	r3, [r3, #0]
 80160fa:	3b01      	subs	r3, #1
 80160fc:	4a37      	ldr	r2, [pc, #220]	@ (80161dc <xTaskResumeAll+0x118>)
 80160fe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016100:	4b36      	ldr	r3, [pc, #216]	@ (80161dc <xTaskResumeAll+0x118>)
 8016102:	681b      	ldr	r3, [r3, #0]
 8016104:	2b00      	cmp	r3, #0
 8016106:	d162      	bne.n	80161ce <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8016108:	4b35      	ldr	r3, [pc, #212]	@ (80161e0 <xTaskResumeAll+0x11c>)
 801610a:	681b      	ldr	r3, [r3, #0]
 801610c:	2b00      	cmp	r3, #0
 801610e:	d05e      	beq.n	80161ce <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016110:	e02f      	b.n	8016172 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016112:	4b34      	ldr	r3, [pc, #208]	@ (80161e4 <xTaskResumeAll+0x120>)
 8016114:	68db      	ldr	r3, [r3, #12]
 8016116:	68db      	ldr	r3, [r3, #12]
 8016118:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801611a:	68fb      	ldr	r3, [r7, #12]
 801611c:	3318      	adds	r3, #24
 801611e:	4618      	mov	r0, r3
 8016120:	f7fe fcb4 	bl	8014a8c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016124:	68fb      	ldr	r3, [r7, #12]
 8016126:	3304      	adds	r3, #4
 8016128:	4618      	mov	r0, r3
 801612a:	f7fe fcaf 	bl	8014a8c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801612e:	68fb      	ldr	r3, [r7, #12]
 8016130:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016132:	4b2d      	ldr	r3, [pc, #180]	@ (80161e8 <xTaskResumeAll+0x124>)
 8016134:	681b      	ldr	r3, [r3, #0]
 8016136:	429a      	cmp	r2, r3
 8016138:	d903      	bls.n	8016142 <xTaskResumeAll+0x7e>
 801613a:	68fb      	ldr	r3, [r7, #12]
 801613c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801613e:	4a2a      	ldr	r2, [pc, #168]	@ (80161e8 <xTaskResumeAll+0x124>)
 8016140:	6013      	str	r3, [r2, #0]
 8016142:	68fb      	ldr	r3, [r7, #12]
 8016144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016146:	4613      	mov	r3, r2
 8016148:	009b      	lsls	r3, r3, #2
 801614a:	4413      	add	r3, r2
 801614c:	009b      	lsls	r3, r3, #2
 801614e:	4a27      	ldr	r2, [pc, #156]	@ (80161ec <xTaskResumeAll+0x128>)
 8016150:	441a      	add	r2, r3
 8016152:	68fb      	ldr	r3, [r7, #12]
 8016154:	3304      	adds	r3, #4
 8016156:	4619      	mov	r1, r3
 8016158:	4610      	mov	r0, r2
 801615a:	f7fe fc3a 	bl	80149d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801615e:	68fb      	ldr	r3, [r7, #12]
 8016160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016162:	4b23      	ldr	r3, [pc, #140]	@ (80161f0 <xTaskResumeAll+0x12c>)
 8016164:	681b      	ldr	r3, [r3, #0]
 8016166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016168:	429a      	cmp	r2, r3
 801616a:	d302      	bcc.n	8016172 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 801616c:	4b21      	ldr	r3, [pc, #132]	@ (80161f4 <xTaskResumeAll+0x130>)
 801616e:	2201      	movs	r2, #1
 8016170:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8016172:	4b1c      	ldr	r3, [pc, #112]	@ (80161e4 <xTaskResumeAll+0x120>)
 8016174:	681b      	ldr	r3, [r3, #0]
 8016176:	2b00      	cmp	r3, #0
 8016178:	d1cb      	bne.n	8016112 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801617a:	68fb      	ldr	r3, [r7, #12]
 801617c:	2b00      	cmp	r3, #0
 801617e:	d001      	beq.n	8016184 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8016180:	f000 fb6a 	bl	8016858 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8016184:	4b1c      	ldr	r3, [pc, #112]	@ (80161f8 <xTaskResumeAll+0x134>)
 8016186:	681b      	ldr	r3, [r3, #0]
 8016188:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801618a:	687b      	ldr	r3, [r7, #4]
 801618c:	2b00      	cmp	r3, #0
 801618e:	d010      	beq.n	80161b2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8016190:	f000 f858 	bl	8016244 <xTaskIncrementTick>
 8016194:	4603      	mov	r3, r0
 8016196:	2b00      	cmp	r3, #0
 8016198:	d002      	beq.n	80161a0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801619a:	4b16      	ldr	r3, [pc, #88]	@ (80161f4 <xTaskResumeAll+0x130>)
 801619c:	2201      	movs	r2, #1
 801619e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80161a0:	687b      	ldr	r3, [r7, #4]
 80161a2:	3b01      	subs	r3, #1
 80161a4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d1f1      	bne.n	8016190 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80161ac:	4b12      	ldr	r3, [pc, #72]	@ (80161f8 <xTaskResumeAll+0x134>)
 80161ae:	2200      	movs	r2, #0
 80161b0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80161b2:	4b10      	ldr	r3, [pc, #64]	@ (80161f4 <xTaskResumeAll+0x130>)
 80161b4:	681b      	ldr	r3, [r3, #0]
 80161b6:	2b00      	cmp	r3, #0
 80161b8:	d009      	beq.n	80161ce <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80161ba:	2301      	movs	r3, #1
 80161bc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80161be:	4b0f      	ldr	r3, [pc, #60]	@ (80161fc <xTaskResumeAll+0x138>)
 80161c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80161c4:	601a      	str	r2, [r3, #0]
 80161c6:	f3bf 8f4f 	dsb	sy
 80161ca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80161ce:	f001 fa05 	bl	80175dc <vPortExitCritical>

	return xAlreadyYielded;
 80161d2:	68bb      	ldr	r3, [r7, #8]
}
 80161d4:	4618      	mov	r0, r3
 80161d6:	3710      	adds	r7, #16
 80161d8:	46bd      	mov	sp, r7
 80161da:	bd80      	pop	{r7, pc}
 80161dc:	2000358c 	.word	0x2000358c
 80161e0:	20003564 	.word	0x20003564
 80161e4:	20003524 	.word	0x20003524
 80161e8:	2000356c 	.word	0x2000356c
 80161ec:	20003094 	.word	0x20003094
 80161f0:	20003090 	.word	0x20003090
 80161f4:	20003578 	.word	0x20003578
 80161f8:	20003574 	.word	0x20003574
 80161fc:	e000ed04 	.word	0xe000ed04

08016200 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8016200:	b480      	push	{r7}
 8016202:	b083      	sub	sp, #12
 8016204:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8016206:	4b05      	ldr	r3, [pc, #20]	@ (801621c <xTaskGetTickCount+0x1c>)
 8016208:	681b      	ldr	r3, [r3, #0]
 801620a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801620c:	687b      	ldr	r3, [r7, #4]
}
 801620e:	4618      	mov	r0, r3
 8016210:	370c      	adds	r7, #12
 8016212:	46bd      	mov	sp, r7
 8016214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016218:	4770      	bx	lr
 801621a:	bf00      	nop
 801621c:	20003568 	.word	0x20003568

08016220 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8016220:	b580      	push	{r7, lr}
 8016222:	b082      	sub	sp, #8
 8016224:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016226:	f001 fa87 	bl	8017738 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 801622a:	2300      	movs	r3, #0
 801622c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801622e:	4b04      	ldr	r3, [pc, #16]	@ (8016240 <xTaskGetTickCountFromISR+0x20>)
 8016230:	681b      	ldr	r3, [r3, #0]
 8016232:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016234:	683b      	ldr	r3, [r7, #0]
}
 8016236:	4618      	mov	r0, r3
 8016238:	3708      	adds	r7, #8
 801623a:	46bd      	mov	sp, r7
 801623c:	bd80      	pop	{r7, pc}
 801623e:	bf00      	nop
 8016240:	20003568 	.word	0x20003568

08016244 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8016244:	b580      	push	{r7, lr}
 8016246:	b086      	sub	sp, #24
 8016248:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801624a:	2300      	movs	r3, #0
 801624c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801624e:	4b4f      	ldr	r3, [pc, #316]	@ (801638c <xTaskIncrementTick+0x148>)
 8016250:	681b      	ldr	r3, [r3, #0]
 8016252:	2b00      	cmp	r3, #0
 8016254:	f040 8090 	bne.w	8016378 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8016258:	4b4d      	ldr	r3, [pc, #308]	@ (8016390 <xTaskIncrementTick+0x14c>)
 801625a:	681b      	ldr	r3, [r3, #0]
 801625c:	3301      	adds	r3, #1
 801625e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8016260:	4a4b      	ldr	r2, [pc, #300]	@ (8016390 <xTaskIncrementTick+0x14c>)
 8016262:	693b      	ldr	r3, [r7, #16]
 8016264:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8016266:	693b      	ldr	r3, [r7, #16]
 8016268:	2b00      	cmp	r3, #0
 801626a:	d121      	bne.n	80162b0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 801626c:	4b49      	ldr	r3, [pc, #292]	@ (8016394 <xTaskIncrementTick+0x150>)
 801626e:	681b      	ldr	r3, [r3, #0]
 8016270:	681b      	ldr	r3, [r3, #0]
 8016272:	2b00      	cmp	r3, #0
 8016274:	d00b      	beq.n	801628e <xTaskIncrementTick+0x4a>
	__asm volatile
 8016276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801627a:	f383 8811 	msr	BASEPRI, r3
 801627e:	f3bf 8f6f 	isb	sy
 8016282:	f3bf 8f4f 	dsb	sy
 8016286:	603b      	str	r3, [r7, #0]
}
 8016288:	bf00      	nop
 801628a:	bf00      	nop
 801628c:	e7fd      	b.n	801628a <xTaskIncrementTick+0x46>
 801628e:	4b41      	ldr	r3, [pc, #260]	@ (8016394 <xTaskIncrementTick+0x150>)
 8016290:	681b      	ldr	r3, [r3, #0]
 8016292:	60fb      	str	r3, [r7, #12]
 8016294:	4b40      	ldr	r3, [pc, #256]	@ (8016398 <xTaskIncrementTick+0x154>)
 8016296:	681b      	ldr	r3, [r3, #0]
 8016298:	4a3e      	ldr	r2, [pc, #248]	@ (8016394 <xTaskIncrementTick+0x150>)
 801629a:	6013      	str	r3, [r2, #0]
 801629c:	4a3e      	ldr	r2, [pc, #248]	@ (8016398 <xTaskIncrementTick+0x154>)
 801629e:	68fb      	ldr	r3, [r7, #12]
 80162a0:	6013      	str	r3, [r2, #0]
 80162a2:	4b3e      	ldr	r3, [pc, #248]	@ (801639c <xTaskIncrementTick+0x158>)
 80162a4:	681b      	ldr	r3, [r3, #0]
 80162a6:	3301      	adds	r3, #1
 80162a8:	4a3c      	ldr	r2, [pc, #240]	@ (801639c <xTaskIncrementTick+0x158>)
 80162aa:	6013      	str	r3, [r2, #0]
 80162ac:	f000 fad4 	bl	8016858 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80162b0:	4b3b      	ldr	r3, [pc, #236]	@ (80163a0 <xTaskIncrementTick+0x15c>)
 80162b2:	681b      	ldr	r3, [r3, #0]
 80162b4:	693a      	ldr	r2, [r7, #16]
 80162b6:	429a      	cmp	r2, r3
 80162b8:	d349      	bcc.n	801634e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80162ba:	4b36      	ldr	r3, [pc, #216]	@ (8016394 <xTaskIncrementTick+0x150>)
 80162bc:	681b      	ldr	r3, [r3, #0]
 80162be:	681b      	ldr	r3, [r3, #0]
 80162c0:	2b00      	cmp	r3, #0
 80162c2:	d104      	bne.n	80162ce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80162c4:	4b36      	ldr	r3, [pc, #216]	@ (80163a0 <xTaskIncrementTick+0x15c>)
 80162c6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80162ca:	601a      	str	r2, [r3, #0]
					break;
 80162cc:	e03f      	b.n	801634e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80162ce:	4b31      	ldr	r3, [pc, #196]	@ (8016394 <xTaskIncrementTick+0x150>)
 80162d0:	681b      	ldr	r3, [r3, #0]
 80162d2:	68db      	ldr	r3, [r3, #12]
 80162d4:	68db      	ldr	r3, [r3, #12]
 80162d6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80162d8:	68bb      	ldr	r3, [r7, #8]
 80162da:	685b      	ldr	r3, [r3, #4]
 80162dc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80162de:	693a      	ldr	r2, [r7, #16]
 80162e0:	687b      	ldr	r3, [r7, #4]
 80162e2:	429a      	cmp	r2, r3
 80162e4:	d203      	bcs.n	80162ee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80162e6:	4a2e      	ldr	r2, [pc, #184]	@ (80163a0 <xTaskIncrementTick+0x15c>)
 80162e8:	687b      	ldr	r3, [r7, #4]
 80162ea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80162ec:	e02f      	b.n	801634e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80162ee:	68bb      	ldr	r3, [r7, #8]
 80162f0:	3304      	adds	r3, #4
 80162f2:	4618      	mov	r0, r3
 80162f4:	f7fe fbca 	bl	8014a8c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80162f8:	68bb      	ldr	r3, [r7, #8]
 80162fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80162fc:	2b00      	cmp	r3, #0
 80162fe:	d004      	beq.n	801630a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016300:	68bb      	ldr	r3, [r7, #8]
 8016302:	3318      	adds	r3, #24
 8016304:	4618      	mov	r0, r3
 8016306:	f7fe fbc1 	bl	8014a8c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801630a:	68bb      	ldr	r3, [r7, #8]
 801630c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801630e:	4b25      	ldr	r3, [pc, #148]	@ (80163a4 <xTaskIncrementTick+0x160>)
 8016310:	681b      	ldr	r3, [r3, #0]
 8016312:	429a      	cmp	r2, r3
 8016314:	d903      	bls.n	801631e <xTaskIncrementTick+0xda>
 8016316:	68bb      	ldr	r3, [r7, #8]
 8016318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801631a:	4a22      	ldr	r2, [pc, #136]	@ (80163a4 <xTaskIncrementTick+0x160>)
 801631c:	6013      	str	r3, [r2, #0]
 801631e:	68bb      	ldr	r3, [r7, #8]
 8016320:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016322:	4613      	mov	r3, r2
 8016324:	009b      	lsls	r3, r3, #2
 8016326:	4413      	add	r3, r2
 8016328:	009b      	lsls	r3, r3, #2
 801632a:	4a1f      	ldr	r2, [pc, #124]	@ (80163a8 <xTaskIncrementTick+0x164>)
 801632c:	441a      	add	r2, r3
 801632e:	68bb      	ldr	r3, [r7, #8]
 8016330:	3304      	adds	r3, #4
 8016332:	4619      	mov	r1, r3
 8016334:	4610      	mov	r0, r2
 8016336:	f7fe fb4c 	bl	80149d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801633a:	68bb      	ldr	r3, [r7, #8]
 801633c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801633e:	4b1b      	ldr	r3, [pc, #108]	@ (80163ac <xTaskIncrementTick+0x168>)
 8016340:	681b      	ldr	r3, [r3, #0]
 8016342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016344:	429a      	cmp	r2, r3
 8016346:	d3b8      	bcc.n	80162ba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8016348:	2301      	movs	r3, #1
 801634a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801634c:	e7b5      	b.n	80162ba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 801634e:	4b17      	ldr	r3, [pc, #92]	@ (80163ac <xTaskIncrementTick+0x168>)
 8016350:	681b      	ldr	r3, [r3, #0]
 8016352:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016354:	4914      	ldr	r1, [pc, #80]	@ (80163a8 <xTaskIncrementTick+0x164>)
 8016356:	4613      	mov	r3, r2
 8016358:	009b      	lsls	r3, r3, #2
 801635a:	4413      	add	r3, r2
 801635c:	009b      	lsls	r3, r3, #2
 801635e:	440b      	add	r3, r1
 8016360:	681b      	ldr	r3, [r3, #0]
 8016362:	2b01      	cmp	r3, #1
 8016364:	d901      	bls.n	801636a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8016366:	2301      	movs	r3, #1
 8016368:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801636a:	4b11      	ldr	r3, [pc, #68]	@ (80163b0 <xTaskIncrementTick+0x16c>)
 801636c:	681b      	ldr	r3, [r3, #0]
 801636e:	2b00      	cmp	r3, #0
 8016370:	d007      	beq.n	8016382 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8016372:	2301      	movs	r3, #1
 8016374:	617b      	str	r3, [r7, #20]
 8016376:	e004      	b.n	8016382 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8016378:	4b0e      	ldr	r3, [pc, #56]	@ (80163b4 <xTaskIncrementTick+0x170>)
 801637a:	681b      	ldr	r3, [r3, #0]
 801637c:	3301      	adds	r3, #1
 801637e:	4a0d      	ldr	r2, [pc, #52]	@ (80163b4 <xTaskIncrementTick+0x170>)
 8016380:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8016382:	697b      	ldr	r3, [r7, #20]
}
 8016384:	4618      	mov	r0, r3
 8016386:	3718      	adds	r7, #24
 8016388:	46bd      	mov	sp, r7
 801638a:	bd80      	pop	{r7, pc}
 801638c:	2000358c 	.word	0x2000358c
 8016390:	20003568 	.word	0x20003568
 8016394:	2000351c 	.word	0x2000351c
 8016398:	20003520 	.word	0x20003520
 801639c:	2000357c 	.word	0x2000357c
 80163a0:	20003584 	.word	0x20003584
 80163a4:	2000356c 	.word	0x2000356c
 80163a8:	20003094 	.word	0x20003094
 80163ac:	20003090 	.word	0x20003090
 80163b0:	20003578 	.word	0x20003578
 80163b4:	20003574 	.word	0x20003574

080163b8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80163b8:	b480      	push	{r7}
 80163ba:	b085      	sub	sp, #20
 80163bc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80163be:	4b28      	ldr	r3, [pc, #160]	@ (8016460 <vTaskSwitchContext+0xa8>)
 80163c0:	681b      	ldr	r3, [r3, #0]
 80163c2:	2b00      	cmp	r3, #0
 80163c4:	d003      	beq.n	80163ce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80163c6:	4b27      	ldr	r3, [pc, #156]	@ (8016464 <vTaskSwitchContext+0xac>)
 80163c8:	2201      	movs	r2, #1
 80163ca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80163cc:	e042      	b.n	8016454 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80163ce:	4b25      	ldr	r3, [pc, #148]	@ (8016464 <vTaskSwitchContext+0xac>)
 80163d0:	2200      	movs	r2, #0
 80163d2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80163d4:	4b24      	ldr	r3, [pc, #144]	@ (8016468 <vTaskSwitchContext+0xb0>)
 80163d6:	681b      	ldr	r3, [r3, #0]
 80163d8:	60fb      	str	r3, [r7, #12]
 80163da:	e011      	b.n	8016400 <vTaskSwitchContext+0x48>
 80163dc:	68fb      	ldr	r3, [r7, #12]
 80163de:	2b00      	cmp	r3, #0
 80163e0:	d10b      	bne.n	80163fa <vTaskSwitchContext+0x42>
	__asm volatile
 80163e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163e6:	f383 8811 	msr	BASEPRI, r3
 80163ea:	f3bf 8f6f 	isb	sy
 80163ee:	f3bf 8f4f 	dsb	sy
 80163f2:	607b      	str	r3, [r7, #4]
}
 80163f4:	bf00      	nop
 80163f6:	bf00      	nop
 80163f8:	e7fd      	b.n	80163f6 <vTaskSwitchContext+0x3e>
 80163fa:	68fb      	ldr	r3, [r7, #12]
 80163fc:	3b01      	subs	r3, #1
 80163fe:	60fb      	str	r3, [r7, #12]
 8016400:	491a      	ldr	r1, [pc, #104]	@ (801646c <vTaskSwitchContext+0xb4>)
 8016402:	68fa      	ldr	r2, [r7, #12]
 8016404:	4613      	mov	r3, r2
 8016406:	009b      	lsls	r3, r3, #2
 8016408:	4413      	add	r3, r2
 801640a:	009b      	lsls	r3, r3, #2
 801640c:	440b      	add	r3, r1
 801640e:	681b      	ldr	r3, [r3, #0]
 8016410:	2b00      	cmp	r3, #0
 8016412:	d0e3      	beq.n	80163dc <vTaskSwitchContext+0x24>
 8016414:	68fa      	ldr	r2, [r7, #12]
 8016416:	4613      	mov	r3, r2
 8016418:	009b      	lsls	r3, r3, #2
 801641a:	4413      	add	r3, r2
 801641c:	009b      	lsls	r3, r3, #2
 801641e:	4a13      	ldr	r2, [pc, #76]	@ (801646c <vTaskSwitchContext+0xb4>)
 8016420:	4413      	add	r3, r2
 8016422:	60bb      	str	r3, [r7, #8]
 8016424:	68bb      	ldr	r3, [r7, #8]
 8016426:	685b      	ldr	r3, [r3, #4]
 8016428:	685a      	ldr	r2, [r3, #4]
 801642a:	68bb      	ldr	r3, [r7, #8]
 801642c:	605a      	str	r2, [r3, #4]
 801642e:	68bb      	ldr	r3, [r7, #8]
 8016430:	685a      	ldr	r2, [r3, #4]
 8016432:	68bb      	ldr	r3, [r7, #8]
 8016434:	3308      	adds	r3, #8
 8016436:	429a      	cmp	r2, r3
 8016438:	d104      	bne.n	8016444 <vTaskSwitchContext+0x8c>
 801643a:	68bb      	ldr	r3, [r7, #8]
 801643c:	685b      	ldr	r3, [r3, #4]
 801643e:	685a      	ldr	r2, [r3, #4]
 8016440:	68bb      	ldr	r3, [r7, #8]
 8016442:	605a      	str	r2, [r3, #4]
 8016444:	68bb      	ldr	r3, [r7, #8]
 8016446:	685b      	ldr	r3, [r3, #4]
 8016448:	68db      	ldr	r3, [r3, #12]
 801644a:	4a09      	ldr	r2, [pc, #36]	@ (8016470 <vTaskSwitchContext+0xb8>)
 801644c:	6013      	str	r3, [r2, #0]
 801644e:	4a06      	ldr	r2, [pc, #24]	@ (8016468 <vTaskSwitchContext+0xb0>)
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	6013      	str	r3, [r2, #0]
}
 8016454:	bf00      	nop
 8016456:	3714      	adds	r7, #20
 8016458:	46bd      	mov	sp, r7
 801645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801645e:	4770      	bx	lr
 8016460:	2000358c 	.word	0x2000358c
 8016464:	20003578 	.word	0x20003578
 8016468:	2000356c 	.word	0x2000356c
 801646c:	20003094 	.word	0x20003094
 8016470:	20003090 	.word	0x20003090

08016474 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8016474:	b580      	push	{r7, lr}
 8016476:	b084      	sub	sp, #16
 8016478:	af00      	add	r7, sp, #0
 801647a:	6078      	str	r0, [r7, #4]
 801647c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	2b00      	cmp	r3, #0
 8016482:	d10b      	bne.n	801649c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8016484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016488:	f383 8811 	msr	BASEPRI, r3
 801648c:	f3bf 8f6f 	isb	sy
 8016490:	f3bf 8f4f 	dsb	sy
 8016494:	60fb      	str	r3, [r7, #12]
}
 8016496:	bf00      	nop
 8016498:	bf00      	nop
 801649a:	e7fd      	b.n	8016498 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801649c:	4b07      	ldr	r3, [pc, #28]	@ (80164bc <vTaskPlaceOnEventList+0x48>)
 801649e:	681b      	ldr	r3, [r3, #0]
 80164a0:	3318      	adds	r3, #24
 80164a2:	4619      	mov	r1, r3
 80164a4:	6878      	ldr	r0, [r7, #4]
 80164a6:	f7fe fab8 	bl	8014a1a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80164aa:	2101      	movs	r1, #1
 80164ac:	6838      	ldr	r0, [r7, #0]
 80164ae:	f000 fb81 	bl	8016bb4 <prvAddCurrentTaskToDelayedList>
}
 80164b2:	bf00      	nop
 80164b4:	3710      	adds	r7, #16
 80164b6:	46bd      	mov	sp, r7
 80164b8:	bd80      	pop	{r7, pc}
 80164ba:	bf00      	nop
 80164bc:	20003090 	.word	0x20003090

080164c0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80164c0:	b580      	push	{r7, lr}
 80164c2:	b086      	sub	sp, #24
 80164c4:	af00      	add	r7, sp, #0
 80164c6:	60f8      	str	r0, [r7, #12]
 80164c8:	60b9      	str	r1, [r7, #8]
 80164ca:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80164cc:	68fb      	ldr	r3, [r7, #12]
 80164ce:	2b00      	cmp	r3, #0
 80164d0:	d10b      	bne.n	80164ea <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80164d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80164d6:	f383 8811 	msr	BASEPRI, r3
 80164da:	f3bf 8f6f 	isb	sy
 80164de:	f3bf 8f4f 	dsb	sy
 80164e2:	617b      	str	r3, [r7, #20]
}
 80164e4:	bf00      	nop
 80164e6:	bf00      	nop
 80164e8:	e7fd      	b.n	80164e6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80164ea:	4b0a      	ldr	r3, [pc, #40]	@ (8016514 <vTaskPlaceOnEventListRestricted+0x54>)
 80164ec:	681b      	ldr	r3, [r3, #0]
 80164ee:	3318      	adds	r3, #24
 80164f0:	4619      	mov	r1, r3
 80164f2:	68f8      	ldr	r0, [r7, #12]
 80164f4:	f7fe fa6d 	bl	80149d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	2b00      	cmp	r3, #0
 80164fc:	d002      	beq.n	8016504 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80164fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016502:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8016504:	6879      	ldr	r1, [r7, #4]
 8016506:	68b8      	ldr	r0, [r7, #8]
 8016508:	f000 fb54 	bl	8016bb4 <prvAddCurrentTaskToDelayedList>
	}
 801650c:	bf00      	nop
 801650e:	3718      	adds	r7, #24
 8016510:	46bd      	mov	sp, r7
 8016512:	bd80      	pop	{r7, pc}
 8016514:	20003090 	.word	0x20003090

08016518 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016518:	b580      	push	{r7, lr}
 801651a:	b086      	sub	sp, #24
 801651c:	af00      	add	r7, sp, #0
 801651e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016520:	687b      	ldr	r3, [r7, #4]
 8016522:	68db      	ldr	r3, [r3, #12]
 8016524:	68db      	ldr	r3, [r3, #12]
 8016526:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016528:	693b      	ldr	r3, [r7, #16]
 801652a:	2b00      	cmp	r3, #0
 801652c:	d10b      	bne.n	8016546 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801652e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016532:	f383 8811 	msr	BASEPRI, r3
 8016536:	f3bf 8f6f 	isb	sy
 801653a:	f3bf 8f4f 	dsb	sy
 801653e:	60fb      	str	r3, [r7, #12]
}
 8016540:	bf00      	nop
 8016542:	bf00      	nop
 8016544:	e7fd      	b.n	8016542 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8016546:	693b      	ldr	r3, [r7, #16]
 8016548:	3318      	adds	r3, #24
 801654a:	4618      	mov	r0, r3
 801654c:	f7fe fa9e 	bl	8014a8c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016550:	4b1d      	ldr	r3, [pc, #116]	@ (80165c8 <xTaskRemoveFromEventList+0xb0>)
 8016552:	681b      	ldr	r3, [r3, #0]
 8016554:	2b00      	cmp	r3, #0
 8016556:	d11d      	bne.n	8016594 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8016558:	693b      	ldr	r3, [r7, #16]
 801655a:	3304      	adds	r3, #4
 801655c:	4618      	mov	r0, r3
 801655e:	f7fe fa95 	bl	8014a8c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8016562:	693b      	ldr	r3, [r7, #16]
 8016564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016566:	4b19      	ldr	r3, [pc, #100]	@ (80165cc <xTaskRemoveFromEventList+0xb4>)
 8016568:	681b      	ldr	r3, [r3, #0]
 801656a:	429a      	cmp	r2, r3
 801656c:	d903      	bls.n	8016576 <xTaskRemoveFromEventList+0x5e>
 801656e:	693b      	ldr	r3, [r7, #16]
 8016570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016572:	4a16      	ldr	r2, [pc, #88]	@ (80165cc <xTaskRemoveFromEventList+0xb4>)
 8016574:	6013      	str	r3, [r2, #0]
 8016576:	693b      	ldr	r3, [r7, #16]
 8016578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801657a:	4613      	mov	r3, r2
 801657c:	009b      	lsls	r3, r3, #2
 801657e:	4413      	add	r3, r2
 8016580:	009b      	lsls	r3, r3, #2
 8016582:	4a13      	ldr	r2, [pc, #76]	@ (80165d0 <xTaskRemoveFromEventList+0xb8>)
 8016584:	441a      	add	r2, r3
 8016586:	693b      	ldr	r3, [r7, #16]
 8016588:	3304      	adds	r3, #4
 801658a:	4619      	mov	r1, r3
 801658c:	4610      	mov	r0, r2
 801658e:	f7fe fa20 	bl	80149d2 <vListInsertEnd>
 8016592:	e005      	b.n	80165a0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8016594:	693b      	ldr	r3, [r7, #16]
 8016596:	3318      	adds	r3, #24
 8016598:	4619      	mov	r1, r3
 801659a:	480e      	ldr	r0, [pc, #56]	@ (80165d4 <xTaskRemoveFromEventList+0xbc>)
 801659c:	f7fe fa19 	bl	80149d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80165a0:	693b      	ldr	r3, [r7, #16]
 80165a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80165a4:	4b0c      	ldr	r3, [pc, #48]	@ (80165d8 <xTaskRemoveFromEventList+0xc0>)
 80165a6:	681b      	ldr	r3, [r3, #0]
 80165a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80165aa:	429a      	cmp	r2, r3
 80165ac:	d905      	bls.n	80165ba <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80165ae:	2301      	movs	r3, #1
 80165b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80165b2:	4b0a      	ldr	r3, [pc, #40]	@ (80165dc <xTaskRemoveFromEventList+0xc4>)
 80165b4:	2201      	movs	r2, #1
 80165b6:	601a      	str	r2, [r3, #0]
 80165b8:	e001      	b.n	80165be <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80165ba:	2300      	movs	r3, #0
 80165bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80165be:	697b      	ldr	r3, [r7, #20]
}
 80165c0:	4618      	mov	r0, r3
 80165c2:	3718      	adds	r7, #24
 80165c4:	46bd      	mov	sp, r7
 80165c6:	bd80      	pop	{r7, pc}
 80165c8:	2000358c 	.word	0x2000358c
 80165cc:	2000356c 	.word	0x2000356c
 80165d0:	20003094 	.word	0x20003094
 80165d4:	20003524 	.word	0x20003524
 80165d8:	20003090 	.word	0x20003090
 80165dc:	20003578 	.word	0x20003578

080165e0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80165e0:	b480      	push	{r7}
 80165e2:	b083      	sub	sp, #12
 80165e4:	af00      	add	r7, sp, #0
 80165e6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80165e8:	4b06      	ldr	r3, [pc, #24]	@ (8016604 <vTaskInternalSetTimeOutState+0x24>)
 80165ea:	681a      	ldr	r2, [r3, #0]
 80165ec:	687b      	ldr	r3, [r7, #4]
 80165ee:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80165f0:	4b05      	ldr	r3, [pc, #20]	@ (8016608 <vTaskInternalSetTimeOutState+0x28>)
 80165f2:	681a      	ldr	r2, [r3, #0]
 80165f4:	687b      	ldr	r3, [r7, #4]
 80165f6:	605a      	str	r2, [r3, #4]
}
 80165f8:	bf00      	nop
 80165fa:	370c      	adds	r7, #12
 80165fc:	46bd      	mov	sp, r7
 80165fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016602:	4770      	bx	lr
 8016604:	2000357c 	.word	0x2000357c
 8016608:	20003568 	.word	0x20003568

0801660c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801660c:	b580      	push	{r7, lr}
 801660e:	b088      	sub	sp, #32
 8016610:	af00      	add	r7, sp, #0
 8016612:	6078      	str	r0, [r7, #4]
 8016614:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8016616:	687b      	ldr	r3, [r7, #4]
 8016618:	2b00      	cmp	r3, #0
 801661a:	d10b      	bne.n	8016634 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801661c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016620:	f383 8811 	msr	BASEPRI, r3
 8016624:	f3bf 8f6f 	isb	sy
 8016628:	f3bf 8f4f 	dsb	sy
 801662c:	613b      	str	r3, [r7, #16]
}
 801662e:	bf00      	nop
 8016630:	bf00      	nop
 8016632:	e7fd      	b.n	8016630 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8016634:	683b      	ldr	r3, [r7, #0]
 8016636:	2b00      	cmp	r3, #0
 8016638:	d10b      	bne.n	8016652 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801663a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801663e:	f383 8811 	msr	BASEPRI, r3
 8016642:	f3bf 8f6f 	isb	sy
 8016646:	f3bf 8f4f 	dsb	sy
 801664a:	60fb      	str	r3, [r7, #12]
}
 801664c:	bf00      	nop
 801664e:	bf00      	nop
 8016650:	e7fd      	b.n	801664e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8016652:	f000 ff91 	bl	8017578 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8016656:	4b1d      	ldr	r3, [pc, #116]	@ (80166cc <xTaskCheckForTimeOut+0xc0>)
 8016658:	681b      	ldr	r3, [r3, #0]
 801665a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801665c:	687b      	ldr	r3, [r7, #4]
 801665e:	685b      	ldr	r3, [r3, #4]
 8016660:	69ba      	ldr	r2, [r7, #24]
 8016662:	1ad3      	subs	r3, r2, r3
 8016664:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8016666:	683b      	ldr	r3, [r7, #0]
 8016668:	681b      	ldr	r3, [r3, #0]
 801666a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801666e:	d102      	bne.n	8016676 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8016670:	2300      	movs	r3, #0
 8016672:	61fb      	str	r3, [r7, #28]
 8016674:	e023      	b.n	80166be <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	681a      	ldr	r2, [r3, #0]
 801667a:	4b15      	ldr	r3, [pc, #84]	@ (80166d0 <xTaskCheckForTimeOut+0xc4>)
 801667c:	681b      	ldr	r3, [r3, #0]
 801667e:	429a      	cmp	r2, r3
 8016680:	d007      	beq.n	8016692 <xTaskCheckForTimeOut+0x86>
 8016682:	687b      	ldr	r3, [r7, #4]
 8016684:	685b      	ldr	r3, [r3, #4]
 8016686:	69ba      	ldr	r2, [r7, #24]
 8016688:	429a      	cmp	r2, r3
 801668a:	d302      	bcc.n	8016692 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801668c:	2301      	movs	r3, #1
 801668e:	61fb      	str	r3, [r7, #28]
 8016690:	e015      	b.n	80166be <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8016692:	683b      	ldr	r3, [r7, #0]
 8016694:	681b      	ldr	r3, [r3, #0]
 8016696:	697a      	ldr	r2, [r7, #20]
 8016698:	429a      	cmp	r2, r3
 801669a:	d20b      	bcs.n	80166b4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801669c:	683b      	ldr	r3, [r7, #0]
 801669e:	681a      	ldr	r2, [r3, #0]
 80166a0:	697b      	ldr	r3, [r7, #20]
 80166a2:	1ad2      	subs	r2, r2, r3
 80166a4:	683b      	ldr	r3, [r7, #0]
 80166a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80166a8:	6878      	ldr	r0, [r7, #4]
 80166aa:	f7ff ff99 	bl	80165e0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80166ae:	2300      	movs	r3, #0
 80166b0:	61fb      	str	r3, [r7, #28]
 80166b2:	e004      	b.n	80166be <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80166b4:	683b      	ldr	r3, [r7, #0]
 80166b6:	2200      	movs	r2, #0
 80166b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80166ba:	2301      	movs	r3, #1
 80166bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80166be:	f000 ff8d 	bl	80175dc <vPortExitCritical>

	return xReturn;
 80166c2:	69fb      	ldr	r3, [r7, #28]
}
 80166c4:	4618      	mov	r0, r3
 80166c6:	3720      	adds	r7, #32
 80166c8:	46bd      	mov	sp, r7
 80166ca:	bd80      	pop	{r7, pc}
 80166cc:	20003568 	.word	0x20003568
 80166d0:	2000357c 	.word	0x2000357c

080166d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80166d4:	b480      	push	{r7}
 80166d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80166d8:	4b03      	ldr	r3, [pc, #12]	@ (80166e8 <vTaskMissedYield+0x14>)
 80166da:	2201      	movs	r2, #1
 80166dc:	601a      	str	r2, [r3, #0]
}
 80166de:	bf00      	nop
 80166e0:	46bd      	mov	sp, r7
 80166e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166e6:	4770      	bx	lr
 80166e8:	20003578 	.word	0x20003578

080166ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80166ec:	b580      	push	{r7, lr}
 80166ee:	b082      	sub	sp, #8
 80166f0:	af00      	add	r7, sp, #0
 80166f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80166f4:	f000 f852 	bl	801679c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80166f8:	4b06      	ldr	r3, [pc, #24]	@ (8016714 <prvIdleTask+0x28>)
 80166fa:	681b      	ldr	r3, [r3, #0]
 80166fc:	2b01      	cmp	r3, #1
 80166fe:	d9f9      	bls.n	80166f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8016700:	4b05      	ldr	r3, [pc, #20]	@ (8016718 <prvIdleTask+0x2c>)
 8016702:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016706:	601a      	str	r2, [r3, #0]
 8016708:	f3bf 8f4f 	dsb	sy
 801670c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8016710:	e7f0      	b.n	80166f4 <prvIdleTask+0x8>
 8016712:	bf00      	nop
 8016714:	20003094 	.word	0x20003094
 8016718:	e000ed04 	.word	0xe000ed04

0801671c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801671c:	b580      	push	{r7, lr}
 801671e:	b082      	sub	sp, #8
 8016720:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016722:	2300      	movs	r3, #0
 8016724:	607b      	str	r3, [r7, #4]
 8016726:	e00c      	b.n	8016742 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016728:	687a      	ldr	r2, [r7, #4]
 801672a:	4613      	mov	r3, r2
 801672c:	009b      	lsls	r3, r3, #2
 801672e:	4413      	add	r3, r2
 8016730:	009b      	lsls	r3, r3, #2
 8016732:	4a12      	ldr	r2, [pc, #72]	@ (801677c <prvInitialiseTaskLists+0x60>)
 8016734:	4413      	add	r3, r2
 8016736:	4618      	mov	r0, r3
 8016738:	f7fe f91e 	bl	8014978 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	3301      	adds	r3, #1
 8016740:	607b      	str	r3, [r7, #4]
 8016742:	687b      	ldr	r3, [r7, #4]
 8016744:	2b37      	cmp	r3, #55	@ 0x37
 8016746:	d9ef      	bls.n	8016728 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016748:	480d      	ldr	r0, [pc, #52]	@ (8016780 <prvInitialiseTaskLists+0x64>)
 801674a:	f7fe f915 	bl	8014978 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801674e:	480d      	ldr	r0, [pc, #52]	@ (8016784 <prvInitialiseTaskLists+0x68>)
 8016750:	f7fe f912 	bl	8014978 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016754:	480c      	ldr	r0, [pc, #48]	@ (8016788 <prvInitialiseTaskLists+0x6c>)
 8016756:	f7fe f90f 	bl	8014978 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801675a:	480c      	ldr	r0, [pc, #48]	@ (801678c <prvInitialiseTaskLists+0x70>)
 801675c:	f7fe f90c 	bl	8014978 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016760:	480b      	ldr	r0, [pc, #44]	@ (8016790 <prvInitialiseTaskLists+0x74>)
 8016762:	f7fe f909 	bl	8014978 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016766:	4b0b      	ldr	r3, [pc, #44]	@ (8016794 <prvInitialiseTaskLists+0x78>)
 8016768:	4a05      	ldr	r2, [pc, #20]	@ (8016780 <prvInitialiseTaskLists+0x64>)
 801676a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801676c:	4b0a      	ldr	r3, [pc, #40]	@ (8016798 <prvInitialiseTaskLists+0x7c>)
 801676e:	4a05      	ldr	r2, [pc, #20]	@ (8016784 <prvInitialiseTaskLists+0x68>)
 8016770:	601a      	str	r2, [r3, #0]
}
 8016772:	bf00      	nop
 8016774:	3708      	adds	r7, #8
 8016776:	46bd      	mov	sp, r7
 8016778:	bd80      	pop	{r7, pc}
 801677a:	bf00      	nop
 801677c:	20003094 	.word	0x20003094
 8016780:	200034f4 	.word	0x200034f4
 8016784:	20003508 	.word	0x20003508
 8016788:	20003524 	.word	0x20003524
 801678c:	20003538 	.word	0x20003538
 8016790:	20003550 	.word	0x20003550
 8016794:	2000351c 	.word	0x2000351c
 8016798:	20003520 	.word	0x20003520

0801679c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801679c:	b580      	push	{r7, lr}
 801679e:	b082      	sub	sp, #8
 80167a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80167a2:	e019      	b.n	80167d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80167a4:	f000 fee8 	bl	8017578 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80167a8:	4b10      	ldr	r3, [pc, #64]	@ (80167ec <prvCheckTasksWaitingTermination+0x50>)
 80167aa:	68db      	ldr	r3, [r3, #12]
 80167ac:	68db      	ldr	r3, [r3, #12]
 80167ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	3304      	adds	r3, #4
 80167b4:	4618      	mov	r0, r3
 80167b6:	f7fe f969 	bl	8014a8c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80167ba:	4b0d      	ldr	r3, [pc, #52]	@ (80167f0 <prvCheckTasksWaitingTermination+0x54>)
 80167bc:	681b      	ldr	r3, [r3, #0]
 80167be:	3b01      	subs	r3, #1
 80167c0:	4a0b      	ldr	r2, [pc, #44]	@ (80167f0 <prvCheckTasksWaitingTermination+0x54>)
 80167c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80167c4:	4b0b      	ldr	r3, [pc, #44]	@ (80167f4 <prvCheckTasksWaitingTermination+0x58>)
 80167c6:	681b      	ldr	r3, [r3, #0]
 80167c8:	3b01      	subs	r3, #1
 80167ca:	4a0a      	ldr	r2, [pc, #40]	@ (80167f4 <prvCheckTasksWaitingTermination+0x58>)
 80167cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80167ce:	f000 ff05 	bl	80175dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80167d2:	6878      	ldr	r0, [r7, #4]
 80167d4:	f000 f810 	bl	80167f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80167d8:	4b06      	ldr	r3, [pc, #24]	@ (80167f4 <prvCheckTasksWaitingTermination+0x58>)
 80167da:	681b      	ldr	r3, [r3, #0]
 80167dc:	2b00      	cmp	r3, #0
 80167de:	d1e1      	bne.n	80167a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80167e0:	bf00      	nop
 80167e2:	bf00      	nop
 80167e4:	3708      	adds	r7, #8
 80167e6:	46bd      	mov	sp, r7
 80167e8:	bd80      	pop	{r7, pc}
 80167ea:	bf00      	nop
 80167ec:	20003538 	.word	0x20003538
 80167f0:	20003564 	.word	0x20003564
 80167f4:	2000354c 	.word	0x2000354c

080167f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80167f8:	b580      	push	{r7, lr}
 80167fa:	b084      	sub	sp, #16
 80167fc:	af00      	add	r7, sp, #0
 80167fe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016800:	687b      	ldr	r3, [r7, #4]
 8016802:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8016806:	2b00      	cmp	r3, #0
 8016808:	d108      	bne.n	801681c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801680a:	687b      	ldr	r3, [r7, #4]
 801680c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801680e:	4618      	mov	r0, r3
 8016810:	f001 f8a2 	bl	8017958 <vPortFree>
				vPortFree( pxTCB );
 8016814:	6878      	ldr	r0, [r7, #4]
 8016816:	f001 f89f 	bl	8017958 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801681a:	e019      	b.n	8016850 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801681c:	687b      	ldr	r3, [r7, #4]
 801681e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8016822:	2b01      	cmp	r3, #1
 8016824:	d103      	bne.n	801682e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8016826:	6878      	ldr	r0, [r7, #4]
 8016828:	f001 f896 	bl	8017958 <vPortFree>
	}
 801682c:	e010      	b.n	8016850 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801682e:	687b      	ldr	r3, [r7, #4]
 8016830:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8016834:	2b02      	cmp	r3, #2
 8016836:	d00b      	beq.n	8016850 <prvDeleteTCB+0x58>
	__asm volatile
 8016838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801683c:	f383 8811 	msr	BASEPRI, r3
 8016840:	f3bf 8f6f 	isb	sy
 8016844:	f3bf 8f4f 	dsb	sy
 8016848:	60fb      	str	r3, [r7, #12]
}
 801684a:	bf00      	nop
 801684c:	bf00      	nop
 801684e:	e7fd      	b.n	801684c <prvDeleteTCB+0x54>
	}
 8016850:	bf00      	nop
 8016852:	3710      	adds	r7, #16
 8016854:	46bd      	mov	sp, r7
 8016856:	bd80      	pop	{r7, pc}

08016858 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016858:	b480      	push	{r7}
 801685a:	b083      	sub	sp, #12
 801685c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801685e:	4b0c      	ldr	r3, [pc, #48]	@ (8016890 <prvResetNextTaskUnblockTime+0x38>)
 8016860:	681b      	ldr	r3, [r3, #0]
 8016862:	681b      	ldr	r3, [r3, #0]
 8016864:	2b00      	cmp	r3, #0
 8016866:	d104      	bne.n	8016872 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016868:	4b0a      	ldr	r3, [pc, #40]	@ (8016894 <prvResetNextTaskUnblockTime+0x3c>)
 801686a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801686e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016870:	e008      	b.n	8016884 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016872:	4b07      	ldr	r3, [pc, #28]	@ (8016890 <prvResetNextTaskUnblockTime+0x38>)
 8016874:	681b      	ldr	r3, [r3, #0]
 8016876:	68db      	ldr	r3, [r3, #12]
 8016878:	68db      	ldr	r3, [r3, #12]
 801687a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	685b      	ldr	r3, [r3, #4]
 8016880:	4a04      	ldr	r2, [pc, #16]	@ (8016894 <prvResetNextTaskUnblockTime+0x3c>)
 8016882:	6013      	str	r3, [r2, #0]
}
 8016884:	bf00      	nop
 8016886:	370c      	adds	r7, #12
 8016888:	46bd      	mov	sp, r7
 801688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801688e:	4770      	bx	lr
 8016890:	2000351c 	.word	0x2000351c
 8016894:	20003584 	.word	0x20003584

08016898 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016898:	b480      	push	{r7}
 801689a:	b083      	sub	sp, #12
 801689c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801689e:	4b0b      	ldr	r3, [pc, #44]	@ (80168cc <xTaskGetSchedulerState+0x34>)
 80168a0:	681b      	ldr	r3, [r3, #0]
 80168a2:	2b00      	cmp	r3, #0
 80168a4:	d102      	bne.n	80168ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80168a6:	2301      	movs	r3, #1
 80168a8:	607b      	str	r3, [r7, #4]
 80168aa:	e008      	b.n	80168be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80168ac:	4b08      	ldr	r3, [pc, #32]	@ (80168d0 <xTaskGetSchedulerState+0x38>)
 80168ae:	681b      	ldr	r3, [r3, #0]
 80168b0:	2b00      	cmp	r3, #0
 80168b2:	d102      	bne.n	80168ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80168b4:	2302      	movs	r3, #2
 80168b6:	607b      	str	r3, [r7, #4]
 80168b8:	e001      	b.n	80168be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80168ba:	2300      	movs	r3, #0
 80168bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80168be:	687b      	ldr	r3, [r7, #4]
	}
 80168c0:	4618      	mov	r0, r3
 80168c2:	370c      	adds	r7, #12
 80168c4:	46bd      	mov	sp, r7
 80168c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168ca:	4770      	bx	lr
 80168cc:	20003570 	.word	0x20003570
 80168d0:	2000358c 	.word	0x2000358c

080168d4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80168d4:	b580      	push	{r7, lr}
 80168d6:	b084      	sub	sp, #16
 80168d8:	af00      	add	r7, sp, #0
 80168da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80168dc:	687b      	ldr	r3, [r7, #4]
 80168de:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80168e0:	2300      	movs	r3, #0
 80168e2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80168e4:	687b      	ldr	r3, [r7, #4]
 80168e6:	2b00      	cmp	r3, #0
 80168e8:	d051      	beq.n	801698e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80168ea:	68bb      	ldr	r3, [r7, #8]
 80168ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80168ee:	4b2a      	ldr	r3, [pc, #168]	@ (8016998 <xTaskPriorityInherit+0xc4>)
 80168f0:	681b      	ldr	r3, [r3, #0]
 80168f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168f4:	429a      	cmp	r2, r3
 80168f6:	d241      	bcs.n	801697c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80168f8:	68bb      	ldr	r3, [r7, #8]
 80168fa:	699b      	ldr	r3, [r3, #24]
 80168fc:	2b00      	cmp	r3, #0
 80168fe:	db06      	blt.n	801690e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016900:	4b25      	ldr	r3, [pc, #148]	@ (8016998 <xTaskPriorityInherit+0xc4>)
 8016902:	681b      	ldr	r3, [r3, #0]
 8016904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016906:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801690a:	68bb      	ldr	r3, [r7, #8]
 801690c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801690e:	68bb      	ldr	r3, [r7, #8]
 8016910:	6959      	ldr	r1, [r3, #20]
 8016912:	68bb      	ldr	r3, [r7, #8]
 8016914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016916:	4613      	mov	r3, r2
 8016918:	009b      	lsls	r3, r3, #2
 801691a:	4413      	add	r3, r2
 801691c:	009b      	lsls	r3, r3, #2
 801691e:	4a1f      	ldr	r2, [pc, #124]	@ (801699c <xTaskPriorityInherit+0xc8>)
 8016920:	4413      	add	r3, r2
 8016922:	4299      	cmp	r1, r3
 8016924:	d122      	bne.n	801696c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016926:	68bb      	ldr	r3, [r7, #8]
 8016928:	3304      	adds	r3, #4
 801692a:	4618      	mov	r0, r3
 801692c:	f7fe f8ae 	bl	8014a8c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8016930:	4b19      	ldr	r3, [pc, #100]	@ (8016998 <xTaskPriorityInherit+0xc4>)
 8016932:	681b      	ldr	r3, [r3, #0]
 8016934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016936:	68bb      	ldr	r3, [r7, #8]
 8016938:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801693a:	68bb      	ldr	r3, [r7, #8]
 801693c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801693e:	4b18      	ldr	r3, [pc, #96]	@ (80169a0 <xTaskPriorityInherit+0xcc>)
 8016940:	681b      	ldr	r3, [r3, #0]
 8016942:	429a      	cmp	r2, r3
 8016944:	d903      	bls.n	801694e <xTaskPriorityInherit+0x7a>
 8016946:	68bb      	ldr	r3, [r7, #8]
 8016948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801694a:	4a15      	ldr	r2, [pc, #84]	@ (80169a0 <xTaskPriorityInherit+0xcc>)
 801694c:	6013      	str	r3, [r2, #0]
 801694e:	68bb      	ldr	r3, [r7, #8]
 8016950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016952:	4613      	mov	r3, r2
 8016954:	009b      	lsls	r3, r3, #2
 8016956:	4413      	add	r3, r2
 8016958:	009b      	lsls	r3, r3, #2
 801695a:	4a10      	ldr	r2, [pc, #64]	@ (801699c <xTaskPriorityInherit+0xc8>)
 801695c:	441a      	add	r2, r3
 801695e:	68bb      	ldr	r3, [r7, #8]
 8016960:	3304      	adds	r3, #4
 8016962:	4619      	mov	r1, r3
 8016964:	4610      	mov	r0, r2
 8016966:	f7fe f834 	bl	80149d2 <vListInsertEnd>
 801696a:	e004      	b.n	8016976 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801696c:	4b0a      	ldr	r3, [pc, #40]	@ (8016998 <xTaskPriorityInherit+0xc4>)
 801696e:	681b      	ldr	r3, [r3, #0]
 8016970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016972:	68bb      	ldr	r3, [r7, #8]
 8016974:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8016976:	2301      	movs	r3, #1
 8016978:	60fb      	str	r3, [r7, #12]
 801697a:	e008      	b.n	801698e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801697c:	68bb      	ldr	r3, [r7, #8]
 801697e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8016980:	4b05      	ldr	r3, [pc, #20]	@ (8016998 <xTaskPriorityInherit+0xc4>)
 8016982:	681b      	ldr	r3, [r3, #0]
 8016984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016986:	429a      	cmp	r2, r3
 8016988:	d201      	bcs.n	801698e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801698a:	2301      	movs	r3, #1
 801698c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801698e:	68fb      	ldr	r3, [r7, #12]
	}
 8016990:	4618      	mov	r0, r3
 8016992:	3710      	adds	r7, #16
 8016994:	46bd      	mov	sp, r7
 8016996:	bd80      	pop	{r7, pc}
 8016998:	20003090 	.word	0x20003090
 801699c:	20003094 	.word	0x20003094
 80169a0:	2000356c 	.word	0x2000356c

080169a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80169a4:	b580      	push	{r7, lr}
 80169a6:	b086      	sub	sp, #24
 80169a8:	af00      	add	r7, sp, #0
 80169aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80169ac:	687b      	ldr	r3, [r7, #4]
 80169ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80169b0:	2300      	movs	r3, #0
 80169b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80169b4:	687b      	ldr	r3, [r7, #4]
 80169b6:	2b00      	cmp	r3, #0
 80169b8:	d058      	beq.n	8016a6c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80169ba:	4b2f      	ldr	r3, [pc, #188]	@ (8016a78 <xTaskPriorityDisinherit+0xd4>)
 80169bc:	681b      	ldr	r3, [r3, #0]
 80169be:	693a      	ldr	r2, [r7, #16]
 80169c0:	429a      	cmp	r2, r3
 80169c2:	d00b      	beq.n	80169dc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80169c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169c8:	f383 8811 	msr	BASEPRI, r3
 80169cc:	f3bf 8f6f 	isb	sy
 80169d0:	f3bf 8f4f 	dsb	sy
 80169d4:	60fb      	str	r3, [r7, #12]
}
 80169d6:	bf00      	nop
 80169d8:	bf00      	nop
 80169da:	e7fd      	b.n	80169d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80169dc:	693b      	ldr	r3, [r7, #16]
 80169de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80169e0:	2b00      	cmp	r3, #0
 80169e2:	d10b      	bne.n	80169fc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80169e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80169e8:	f383 8811 	msr	BASEPRI, r3
 80169ec:	f3bf 8f6f 	isb	sy
 80169f0:	f3bf 8f4f 	dsb	sy
 80169f4:	60bb      	str	r3, [r7, #8]
}
 80169f6:	bf00      	nop
 80169f8:	bf00      	nop
 80169fa:	e7fd      	b.n	80169f8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80169fc:	693b      	ldr	r3, [r7, #16]
 80169fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016a00:	1e5a      	subs	r2, r3, #1
 8016a02:	693b      	ldr	r3, [r7, #16]
 8016a04:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016a06:	693b      	ldr	r3, [r7, #16]
 8016a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016a0a:	693b      	ldr	r3, [r7, #16]
 8016a0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016a0e:	429a      	cmp	r2, r3
 8016a10:	d02c      	beq.n	8016a6c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016a12:	693b      	ldr	r3, [r7, #16]
 8016a14:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016a16:	2b00      	cmp	r3, #0
 8016a18:	d128      	bne.n	8016a6c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016a1a:	693b      	ldr	r3, [r7, #16]
 8016a1c:	3304      	adds	r3, #4
 8016a1e:	4618      	mov	r0, r3
 8016a20:	f7fe f834 	bl	8014a8c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016a24:	693b      	ldr	r3, [r7, #16]
 8016a26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8016a28:	693b      	ldr	r3, [r7, #16]
 8016a2a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016a2c:	693b      	ldr	r3, [r7, #16]
 8016a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016a30:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016a34:	693b      	ldr	r3, [r7, #16]
 8016a36:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016a38:	693b      	ldr	r3, [r7, #16]
 8016a3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8016a7c <xTaskPriorityDisinherit+0xd8>)
 8016a3e:	681b      	ldr	r3, [r3, #0]
 8016a40:	429a      	cmp	r2, r3
 8016a42:	d903      	bls.n	8016a4c <xTaskPriorityDisinherit+0xa8>
 8016a44:	693b      	ldr	r3, [r7, #16]
 8016a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016a48:	4a0c      	ldr	r2, [pc, #48]	@ (8016a7c <xTaskPriorityDisinherit+0xd8>)
 8016a4a:	6013      	str	r3, [r2, #0]
 8016a4c:	693b      	ldr	r3, [r7, #16]
 8016a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016a50:	4613      	mov	r3, r2
 8016a52:	009b      	lsls	r3, r3, #2
 8016a54:	4413      	add	r3, r2
 8016a56:	009b      	lsls	r3, r3, #2
 8016a58:	4a09      	ldr	r2, [pc, #36]	@ (8016a80 <xTaskPriorityDisinherit+0xdc>)
 8016a5a:	441a      	add	r2, r3
 8016a5c:	693b      	ldr	r3, [r7, #16]
 8016a5e:	3304      	adds	r3, #4
 8016a60:	4619      	mov	r1, r3
 8016a62:	4610      	mov	r0, r2
 8016a64:	f7fd ffb5 	bl	80149d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016a68:	2301      	movs	r3, #1
 8016a6a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016a6c:	697b      	ldr	r3, [r7, #20]
	}
 8016a6e:	4618      	mov	r0, r3
 8016a70:	3718      	adds	r7, #24
 8016a72:	46bd      	mov	sp, r7
 8016a74:	bd80      	pop	{r7, pc}
 8016a76:	bf00      	nop
 8016a78:	20003090 	.word	0x20003090
 8016a7c:	2000356c 	.word	0x2000356c
 8016a80:	20003094 	.word	0x20003094

08016a84 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8016a84:	b580      	push	{r7, lr}
 8016a86:	b088      	sub	sp, #32
 8016a88:	af00      	add	r7, sp, #0
 8016a8a:	6078      	str	r0, [r7, #4]
 8016a8c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8016a8e:	687b      	ldr	r3, [r7, #4]
 8016a90:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8016a92:	2301      	movs	r3, #1
 8016a94:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016a96:	687b      	ldr	r3, [r7, #4]
 8016a98:	2b00      	cmp	r3, #0
 8016a9a:	d06c      	beq.n	8016b76 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8016a9c:	69bb      	ldr	r3, [r7, #24]
 8016a9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	d10b      	bne.n	8016abc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8016aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016aa8:	f383 8811 	msr	BASEPRI, r3
 8016aac:	f3bf 8f6f 	isb	sy
 8016ab0:	f3bf 8f4f 	dsb	sy
 8016ab4:	60fb      	str	r3, [r7, #12]
}
 8016ab6:	bf00      	nop
 8016ab8:	bf00      	nop
 8016aba:	e7fd      	b.n	8016ab8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8016abc:	69bb      	ldr	r3, [r7, #24]
 8016abe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016ac0:	683a      	ldr	r2, [r7, #0]
 8016ac2:	429a      	cmp	r2, r3
 8016ac4:	d902      	bls.n	8016acc <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8016ac6:	683b      	ldr	r3, [r7, #0]
 8016ac8:	61fb      	str	r3, [r7, #28]
 8016aca:	e002      	b.n	8016ad2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8016acc:	69bb      	ldr	r3, [r7, #24]
 8016ace:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016ad0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8016ad2:	69bb      	ldr	r3, [r7, #24]
 8016ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ad6:	69fa      	ldr	r2, [r7, #28]
 8016ad8:	429a      	cmp	r2, r3
 8016ada:	d04c      	beq.n	8016b76 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8016adc:	69bb      	ldr	r3, [r7, #24]
 8016ade:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016ae0:	697a      	ldr	r2, [r7, #20]
 8016ae2:	429a      	cmp	r2, r3
 8016ae4:	d147      	bne.n	8016b76 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8016ae6:	4b26      	ldr	r3, [pc, #152]	@ (8016b80 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8016ae8:	681b      	ldr	r3, [r3, #0]
 8016aea:	69ba      	ldr	r2, [r7, #24]
 8016aec:	429a      	cmp	r2, r3
 8016aee:	d10b      	bne.n	8016b08 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8016af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016af4:	f383 8811 	msr	BASEPRI, r3
 8016af8:	f3bf 8f6f 	isb	sy
 8016afc:	f3bf 8f4f 	dsb	sy
 8016b00:	60bb      	str	r3, [r7, #8]
}
 8016b02:	bf00      	nop
 8016b04:	bf00      	nop
 8016b06:	e7fd      	b.n	8016b04 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8016b08:	69bb      	ldr	r3, [r7, #24]
 8016b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b0c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8016b0e:	69bb      	ldr	r3, [r7, #24]
 8016b10:	69fa      	ldr	r2, [r7, #28]
 8016b12:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8016b14:	69bb      	ldr	r3, [r7, #24]
 8016b16:	699b      	ldr	r3, [r3, #24]
 8016b18:	2b00      	cmp	r3, #0
 8016b1a:	db04      	blt.n	8016b26 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016b1c:	69fb      	ldr	r3, [r7, #28]
 8016b1e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016b22:	69bb      	ldr	r3, [r7, #24]
 8016b24:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8016b26:	69bb      	ldr	r3, [r7, #24]
 8016b28:	6959      	ldr	r1, [r3, #20]
 8016b2a:	693a      	ldr	r2, [r7, #16]
 8016b2c:	4613      	mov	r3, r2
 8016b2e:	009b      	lsls	r3, r3, #2
 8016b30:	4413      	add	r3, r2
 8016b32:	009b      	lsls	r3, r3, #2
 8016b34:	4a13      	ldr	r2, [pc, #76]	@ (8016b84 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8016b36:	4413      	add	r3, r2
 8016b38:	4299      	cmp	r1, r3
 8016b3a:	d11c      	bne.n	8016b76 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016b3c:	69bb      	ldr	r3, [r7, #24]
 8016b3e:	3304      	adds	r3, #4
 8016b40:	4618      	mov	r0, r3
 8016b42:	f7fd ffa3 	bl	8014a8c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8016b46:	69bb      	ldr	r3, [r7, #24]
 8016b48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8016b88 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8016b4c:	681b      	ldr	r3, [r3, #0]
 8016b4e:	429a      	cmp	r2, r3
 8016b50:	d903      	bls.n	8016b5a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8016b52:	69bb      	ldr	r3, [r7, #24]
 8016b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016b56:	4a0c      	ldr	r2, [pc, #48]	@ (8016b88 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8016b58:	6013      	str	r3, [r2, #0]
 8016b5a:	69bb      	ldr	r3, [r7, #24]
 8016b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016b5e:	4613      	mov	r3, r2
 8016b60:	009b      	lsls	r3, r3, #2
 8016b62:	4413      	add	r3, r2
 8016b64:	009b      	lsls	r3, r3, #2
 8016b66:	4a07      	ldr	r2, [pc, #28]	@ (8016b84 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8016b68:	441a      	add	r2, r3
 8016b6a:	69bb      	ldr	r3, [r7, #24]
 8016b6c:	3304      	adds	r3, #4
 8016b6e:	4619      	mov	r1, r3
 8016b70:	4610      	mov	r0, r2
 8016b72:	f7fd ff2e 	bl	80149d2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8016b76:	bf00      	nop
 8016b78:	3720      	adds	r7, #32
 8016b7a:	46bd      	mov	sp, r7
 8016b7c:	bd80      	pop	{r7, pc}
 8016b7e:	bf00      	nop
 8016b80:	20003090 	.word	0x20003090
 8016b84:	20003094 	.word	0x20003094
 8016b88:	2000356c 	.word	0x2000356c

08016b8c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8016b8c:	b480      	push	{r7}
 8016b8e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8016b90:	4b07      	ldr	r3, [pc, #28]	@ (8016bb0 <pvTaskIncrementMutexHeldCount+0x24>)
 8016b92:	681b      	ldr	r3, [r3, #0]
 8016b94:	2b00      	cmp	r3, #0
 8016b96:	d004      	beq.n	8016ba2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8016b98:	4b05      	ldr	r3, [pc, #20]	@ (8016bb0 <pvTaskIncrementMutexHeldCount+0x24>)
 8016b9a:	681b      	ldr	r3, [r3, #0]
 8016b9c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016b9e:	3201      	adds	r2, #1
 8016ba0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8016ba2:	4b03      	ldr	r3, [pc, #12]	@ (8016bb0 <pvTaskIncrementMutexHeldCount+0x24>)
 8016ba4:	681b      	ldr	r3, [r3, #0]
	}
 8016ba6:	4618      	mov	r0, r3
 8016ba8:	46bd      	mov	sp, r7
 8016baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bae:	4770      	bx	lr
 8016bb0:	20003090 	.word	0x20003090

08016bb4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8016bb4:	b580      	push	{r7, lr}
 8016bb6:	b084      	sub	sp, #16
 8016bb8:	af00      	add	r7, sp, #0
 8016bba:	6078      	str	r0, [r7, #4]
 8016bbc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016bbe:	4b21      	ldr	r3, [pc, #132]	@ (8016c44 <prvAddCurrentTaskToDelayedList+0x90>)
 8016bc0:	681b      	ldr	r3, [r3, #0]
 8016bc2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016bc4:	4b20      	ldr	r3, [pc, #128]	@ (8016c48 <prvAddCurrentTaskToDelayedList+0x94>)
 8016bc6:	681b      	ldr	r3, [r3, #0]
 8016bc8:	3304      	adds	r3, #4
 8016bca:	4618      	mov	r0, r3
 8016bcc:	f7fd ff5e 	bl	8014a8c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016bd6:	d10a      	bne.n	8016bee <prvAddCurrentTaskToDelayedList+0x3a>
 8016bd8:	683b      	ldr	r3, [r7, #0]
 8016bda:	2b00      	cmp	r3, #0
 8016bdc:	d007      	beq.n	8016bee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016bde:	4b1a      	ldr	r3, [pc, #104]	@ (8016c48 <prvAddCurrentTaskToDelayedList+0x94>)
 8016be0:	681b      	ldr	r3, [r3, #0]
 8016be2:	3304      	adds	r3, #4
 8016be4:	4619      	mov	r1, r3
 8016be6:	4819      	ldr	r0, [pc, #100]	@ (8016c4c <prvAddCurrentTaskToDelayedList+0x98>)
 8016be8:	f7fd fef3 	bl	80149d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016bec:	e026      	b.n	8016c3c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016bee:	68fa      	ldr	r2, [r7, #12]
 8016bf0:	687b      	ldr	r3, [r7, #4]
 8016bf2:	4413      	add	r3, r2
 8016bf4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016bf6:	4b14      	ldr	r3, [pc, #80]	@ (8016c48 <prvAddCurrentTaskToDelayedList+0x94>)
 8016bf8:	681b      	ldr	r3, [r3, #0]
 8016bfa:	68ba      	ldr	r2, [r7, #8]
 8016bfc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016bfe:	68ba      	ldr	r2, [r7, #8]
 8016c00:	68fb      	ldr	r3, [r7, #12]
 8016c02:	429a      	cmp	r2, r3
 8016c04:	d209      	bcs.n	8016c1a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016c06:	4b12      	ldr	r3, [pc, #72]	@ (8016c50 <prvAddCurrentTaskToDelayedList+0x9c>)
 8016c08:	681a      	ldr	r2, [r3, #0]
 8016c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8016c48 <prvAddCurrentTaskToDelayedList+0x94>)
 8016c0c:	681b      	ldr	r3, [r3, #0]
 8016c0e:	3304      	adds	r3, #4
 8016c10:	4619      	mov	r1, r3
 8016c12:	4610      	mov	r0, r2
 8016c14:	f7fd ff01 	bl	8014a1a <vListInsert>
}
 8016c18:	e010      	b.n	8016c3c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8016c54 <prvAddCurrentTaskToDelayedList+0xa0>)
 8016c1c:	681a      	ldr	r2, [r3, #0]
 8016c1e:	4b0a      	ldr	r3, [pc, #40]	@ (8016c48 <prvAddCurrentTaskToDelayedList+0x94>)
 8016c20:	681b      	ldr	r3, [r3, #0]
 8016c22:	3304      	adds	r3, #4
 8016c24:	4619      	mov	r1, r3
 8016c26:	4610      	mov	r0, r2
 8016c28:	f7fd fef7 	bl	8014a1a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8016c58 <prvAddCurrentTaskToDelayedList+0xa4>)
 8016c2e:	681b      	ldr	r3, [r3, #0]
 8016c30:	68ba      	ldr	r2, [r7, #8]
 8016c32:	429a      	cmp	r2, r3
 8016c34:	d202      	bcs.n	8016c3c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8016c36:	4a08      	ldr	r2, [pc, #32]	@ (8016c58 <prvAddCurrentTaskToDelayedList+0xa4>)
 8016c38:	68bb      	ldr	r3, [r7, #8]
 8016c3a:	6013      	str	r3, [r2, #0]
}
 8016c3c:	bf00      	nop
 8016c3e:	3710      	adds	r7, #16
 8016c40:	46bd      	mov	sp, r7
 8016c42:	bd80      	pop	{r7, pc}
 8016c44:	20003568 	.word	0x20003568
 8016c48:	20003090 	.word	0x20003090
 8016c4c:	20003550 	.word	0x20003550
 8016c50:	20003520 	.word	0x20003520
 8016c54:	2000351c 	.word	0x2000351c
 8016c58:	20003584 	.word	0x20003584

08016c5c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8016c5c:	b580      	push	{r7, lr}
 8016c5e:	b08a      	sub	sp, #40	@ 0x28
 8016c60:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8016c62:	2300      	movs	r3, #0
 8016c64:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8016c66:	f000 fb13 	bl	8017290 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8016c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8016ce0 <xTimerCreateTimerTask+0x84>)
 8016c6c:	681b      	ldr	r3, [r3, #0]
 8016c6e:	2b00      	cmp	r3, #0
 8016c70:	d021      	beq.n	8016cb6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8016c72:	2300      	movs	r3, #0
 8016c74:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8016c76:	2300      	movs	r3, #0
 8016c78:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8016c7a:	1d3a      	adds	r2, r7, #4
 8016c7c:	f107 0108 	add.w	r1, r7, #8
 8016c80:	f107 030c 	add.w	r3, r7, #12
 8016c84:	4618      	mov	r0, r3
 8016c86:	f7fd fe5d 	bl	8014944 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8016c8a:	6879      	ldr	r1, [r7, #4]
 8016c8c:	68bb      	ldr	r3, [r7, #8]
 8016c8e:	68fa      	ldr	r2, [r7, #12]
 8016c90:	9202      	str	r2, [sp, #8]
 8016c92:	9301      	str	r3, [sp, #4]
 8016c94:	2302      	movs	r3, #2
 8016c96:	9300      	str	r3, [sp, #0]
 8016c98:	2300      	movs	r3, #0
 8016c9a:	460a      	mov	r2, r1
 8016c9c:	4911      	ldr	r1, [pc, #68]	@ (8016ce4 <xTimerCreateTimerTask+0x88>)
 8016c9e:	4812      	ldr	r0, [pc, #72]	@ (8016ce8 <xTimerCreateTimerTask+0x8c>)
 8016ca0:	f7fe ff4a 	bl	8015b38 <xTaskCreateStatic>
 8016ca4:	4603      	mov	r3, r0
 8016ca6:	4a11      	ldr	r2, [pc, #68]	@ (8016cec <xTimerCreateTimerTask+0x90>)
 8016ca8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8016caa:	4b10      	ldr	r3, [pc, #64]	@ (8016cec <xTimerCreateTimerTask+0x90>)
 8016cac:	681b      	ldr	r3, [r3, #0]
 8016cae:	2b00      	cmp	r3, #0
 8016cb0:	d001      	beq.n	8016cb6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8016cb2:	2301      	movs	r3, #1
 8016cb4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8016cb6:	697b      	ldr	r3, [r7, #20]
 8016cb8:	2b00      	cmp	r3, #0
 8016cba:	d10b      	bne.n	8016cd4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8016cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016cc0:	f383 8811 	msr	BASEPRI, r3
 8016cc4:	f3bf 8f6f 	isb	sy
 8016cc8:	f3bf 8f4f 	dsb	sy
 8016ccc:	613b      	str	r3, [r7, #16]
}
 8016cce:	bf00      	nop
 8016cd0:	bf00      	nop
 8016cd2:	e7fd      	b.n	8016cd0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8016cd4:	697b      	ldr	r3, [r7, #20]
}
 8016cd6:	4618      	mov	r0, r3
 8016cd8:	3718      	adds	r7, #24
 8016cda:	46bd      	mov	sp, r7
 8016cdc:	bd80      	pop	{r7, pc}
 8016cde:	bf00      	nop
 8016ce0:	200035c0 	.word	0x200035c0
 8016ce4:	0801a6b8 	.word	0x0801a6b8
 8016ce8:	08016e29 	.word	0x08016e29
 8016cec:	200035c4 	.word	0x200035c4

08016cf0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8016cf0:	b580      	push	{r7, lr}
 8016cf2:	b08a      	sub	sp, #40	@ 0x28
 8016cf4:	af00      	add	r7, sp, #0
 8016cf6:	60f8      	str	r0, [r7, #12]
 8016cf8:	60b9      	str	r1, [r7, #8]
 8016cfa:	607a      	str	r2, [r7, #4]
 8016cfc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8016cfe:	2300      	movs	r3, #0
 8016d00:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8016d02:	68fb      	ldr	r3, [r7, #12]
 8016d04:	2b00      	cmp	r3, #0
 8016d06:	d10b      	bne.n	8016d20 <xTimerGenericCommand+0x30>
	__asm volatile
 8016d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d0c:	f383 8811 	msr	BASEPRI, r3
 8016d10:	f3bf 8f6f 	isb	sy
 8016d14:	f3bf 8f4f 	dsb	sy
 8016d18:	623b      	str	r3, [r7, #32]
}
 8016d1a:	bf00      	nop
 8016d1c:	bf00      	nop
 8016d1e:	e7fd      	b.n	8016d1c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8016d20:	4b19      	ldr	r3, [pc, #100]	@ (8016d88 <xTimerGenericCommand+0x98>)
 8016d22:	681b      	ldr	r3, [r3, #0]
 8016d24:	2b00      	cmp	r3, #0
 8016d26:	d02a      	beq.n	8016d7e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8016d28:	68bb      	ldr	r3, [r7, #8]
 8016d2a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8016d2c:	687b      	ldr	r3, [r7, #4]
 8016d2e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8016d30:	68fb      	ldr	r3, [r7, #12]
 8016d32:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8016d34:	68bb      	ldr	r3, [r7, #8]
 8016d36:	2b05      	cmp	r3, #5
 8016d38:	dc18      	bgt.n	8016d6c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8016d3a:	f7ff fdad 	bl	8016898 <xTaskGetSchedulerState>
 8016d3e:	4603      	mov	r3, r0
 8016d40:	2b02      	cmp	r3, #2
 8016d42:	d109      	bne.n	8016d58 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8016d44:	4b10      	ldr	r3, [pc, #64]	@ (8016d88 <xTimerGenericCommand+0x98>)
 8016d46:	6818      	ldr	r0, [r3, #0]
 8016d48:	f107 0110 	add.w	r1, r7, #16
 8016d4c:	2300      	movs	r3, #0
 8016d4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016d50:	f7fe f87a 	bl	8014e48 <xQueueGenericSend>
 8016d54:	6278      	str	r0, [r7, #36]	@ 0x24
 8016d56:	e012      	b.n	8016d7e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8016d58:	4b0b      	ldr	r3, [pc, #44]	@ (8016d88 <xTimerGenericCommand+0x98>)
 8016d5a:	6818      	ldr	r0, [r3, #0]
 8016d5c:	f107 0110 	add.w	r1, r7, #16
 8016d60:	2300      	movs	r3, #0
 8016d62:	2200      	movs	r2, #0
 8016d64:	f7fe f870 	bl	8014e48 <xQueueGenericSend>
 8016d68:	6278      	str	r0, [r7, #36]	@ 0x24
 8016d6a:	e008      	b.n	8016d7e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8016d6c:	4b06      	ldr	r3, [pc, #24]	@ (8016d88 <xTimerGenericCommand+0x98>)
 8016d6e:	6818      	ldr	r0, [r3, #0]
 8016d70:	f107 0110 	add.w	r1, r7, #16
 8016d74:	2300      	movs	r3, #0
 8016d76:	683a      	ldr	r2, [r7, #0]
 8016d78:	f7fe f968 	bl	801504c <xQueueGenericSendFromISR>
 8016d7c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8016d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8016d80:	4618      	mov	r0, r3
 8016d82:	3728      	adds	r7, #40	@ 0x28
 8016d84:	46bd      	mov	sp, r7
 8016d86:	bd80      	pop	{r7, pc}
 8016d88:	200035c0 	.word	0x200035c0

08016d8c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8016d8c:	b580      	push	{r7, lr}
 8016d8e:	b088      	sub	sp, #32
 8016d90:	af02      	add	r7, sp, #8
 8016d92:	6078      	str	r0, [r7, #4]
 8016d94:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016d96:	4b23      	ldr	r3, [pc, #140]	@ (8016e24 <prvProcessExpiredTimer+0x98>)
 8016d98:	681b      	ldr	r3, [r3, #0]
 8016d9a:	68db      	ldr	r3, [r3, #12]
 8016d9c:	68db      	ldr	r3, [r3, #12]
 8016d9e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8016da0:	697b      	ldr	r3, [r7, #20]
 8016da2:	3304      	adds	r3, #4
 8016da4:	4618      	mov	r0, r3
 8016da6:	f7fd fe71 	bl	8014a8c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8016daa:	697b      	ldr	r3, [r7, #20]
 8016dac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016db0:	f003 0304 	and.w	r3, r3, #4
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d023      	beq.n	8016e00 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8016db8:	697b      	ldr	r3, [r7, #20]
 8016dba:	699a      	ldr	r2, [r3, #24]
 8016dbc:	687b      	ldr	r3, [r7, #4]
 8016dbe:	18d1      	adds	r1, r2, r3
 8016dc0:	687b      	ldr	r3, [r7, #4]
 8016dc2:	683a      	ldr	r2, [r7, #0]
 8016dc4:	6978      	ldr	r0, [r7, #20]
 8016dc6:	f000 f8d5 	bl	8016f74 <prvInsertTimerInActiveList>
 8016dca:	4603      	mov	r3, r0
 8016dcc:	2b00      	cmp	r3, #0
 8016dce:	d020      	beq.n	8016e12 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8016dd0:	2300      	movs	r3, #0
 8016dd2:	9300      	str	r3, [sp, #0]
 8016dd4:	2300      	movs	r3, #0
 8016dd6:	687a      	ldr	r2, [r7, #4]
 8016dd8:	2100      	movs	r1, #0
 8016dda:	6978      	ldr	r0, [r7, #20]
 8016ddc:	f7ff ff88 	bl	8016cf0 <xTimerGenericCommand>
 8016de0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8016de2:	693b      	ldr	r3, [r7, #16]
 8016de4:	2b00      	cmp	r3, #0
 8016de6:	d114      	bne.n	8016e12 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8016de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016dec:	f383 8811 	msr	BASEPRI, r3
 8016df0:	f3bf 8f6f 	isb	sy
 8016df4:	f3bf 8f4f 	dsb	sy
 8016df8:	60fb      	str	r3, [r7, #12]
}
 8016dfa:	bf00      	nop
 8016dfc:	bf00      	nop
 8016dfe:	e7fd      	b.n	8016dfc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8016e00:	697b      	ldr	r3, [r7, #20]
 8016e02:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8016e06:	f023 0301 	bic.w	r3, r3, #1
 8016e0a:	b2da      	uxtb	r2, r3
 8016e0c:	697b      	ldr	r3, [r7, #20]
 8016e0e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8016e12:	697b      	ldr	r3, [r7, #20]
 8016e14:	6a1b      	ldr	r3, [r3, #32]
 8016e16:	6978      	ldr	r0, [r7, #20]
 8016e18:	4798      	blx	r3
}
 8016e1a:	bf00      	nop
 8016e1c:	3718      	adds	r7, #24
 8016e1e:	46bd      	mov	sp, r7
 8016e20:	bd80      	pop	{r7, pc}
 8016e22:	bf00      	nop
 8016e24:	200035b8 	.word	0x200035b8

08016e28 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8016e28:	b580      	push	{r7, lr}
 8016e2a:	b084      	sub	sp, #16
 8016e2c:	af00      	add	r7, sp, #0
 8016e2e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8016e30:	f107 0308 	add.w	r3, r7, #8
 8016e34:	4618      	mov	r0, r3
 8016e36:	f000 f859 	bl	8016eec <prvGetNextExpireTime>
 8016e3a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8016e3c:	68bb      	ldr	r3, [r7, #8]
 8016e3e:	4619      	mov	r1, r3
 8016e40:	68f8      	ldr	r0, [r7, #12]
 8016e42:	f000 f805 	bl	8016e50 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8016e46:	f000 f8d7 	bl	8016ff8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8016e4a:	bf00      	nop
 8016e4c:	e7f0      	b.n	8016e30 <prvTimerTask+0x8>
	...

08016e50 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8016e50:	b580      	push	{r7, lr}
 8016e52:	b084      	sub	sp, #16
 8016e54:	af00      	add	r7, sp, #0
 8016e56:	6078      	str	r0, [r7, #4]
 8016e58:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8016e5a:	f7ff f925 	bl	80160a8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8016e5e:	f107 0308 	add.w	r3, r7, #8
 8016e62:	4618      	mov	r0, r3
 8016e64:	f000 f866 	bl	8016f34 <prvSampleTimeNow>
 8016e68:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8016e6a:	68bb      	ldr	r3, [r7, #8]
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	d130      	bne.n	8016ed2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8016e70:	683b      	ldr	r3, [r7, #0]
 8016e72:	2b00      	cmp	r3, #0
 8016e74:	d10a      	bne.n	8016e8c <prvProcessTimerOrBlockTask+0x3c>
 8016e76:	687a      	ldr	r2, [r7, #4]
 8016e78:	68fb      	ldr	r3, [r7, #12]
 8016e7a:	429a      	cmp	r2, r3
 8016e7c:	d806      	bhi.n	8016e8c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8016e7e:	f7ff f921 	bl	80160c4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8016e82:	68f9      	ldr	r1, [r7, #12]
 8016e84:	6878      	ldr	r0, [r7, #4]
 8016e86:	f7ff ff81 	bl	8016d8c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8016e8a:	e024      	b.n	8016ed6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8016e8c:	683b      	ldr	r3, [r7, #0]
 8016e8e:	2b00      	cmp	r3, #0
 8016e90:	d008      	beq.n	8016ea4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8016e92:	4b13      	ldr	r3, [pc, #76]	@ (8016ee0 <prvProcessTimerOrBlockTask+0x90>)
 8016e94:	681b      	ldr	r3, [r3, #0]
 8016e96:	681b      	ldr	r3, [r3, #0]
 8016e98:	2b00      	cmp	r3, #0
 8016e9a:	d101      	bne.n	8016ea0 <prvProcessTimerOrBlockTask+0x50>
 8016e9c:	2301      	movs	r3, #1
 8016e9e:	e000      	b.n	8016ea2 <prvProcessTimerOrBlockTask+0x52>
 8016ea0:	2300      	movs	r3, #0
 8016ea2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8016ea4:	4b0f      	ldr	r3, [pc, #60]	@ (8016ee4 <prvProcessTimerOrBlockTask+0x94>)
 8016ea6:	6818      	ldr	r0, [r3, #0]
 8016ea8:	687a      	ldr	r2, [r7, #4]
 8016eaa:	68fb      	ldr	r3, [r7, #12]
 8016eac:	1ad3      	subs	r3, r2, r3
 8016eae:	683a      	ldr	r2, [r7, #0]
 8016eb0:	4619      	mov	r1, r3
 8016eb2:	f7fe fe0d 	bl	8015ad0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8016eb6:	f7ff f905 	bl	80160c4 <xTaskResumeAll>
 8016eba:	4603      	mov	r3, r0
 8016ebc:	2b00      	cmp	r3, #0
 8016ebe:	d10a      	bne.n	8016ed6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8016ec0:	4b09      	ldr	r3, [pc, #36]	@ (8016ee8 <prvProcessTimerOrBlockTask+0x98>)
 8016ec2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016ec6:	601a      	str	r2, [r3, #0]
 8016ec8:	f3bf 8f4f 	dsb	sy
 8016ecc:	f3bf 8f6f 	isb	sy
}
 8016ed0:	e001      	b.n	8016ed6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8016ed2:	f7ff f8f7 	bl	80160c4 <xTaskResumeAll>
}
 8016ed6:	bf00      	nop
 8016ed8:	3710      	adds	r7, #16
 8016eda:	46bd      	mov	sp, r7
 8016edc:	bd80      	pop	{r7, pc}
 8016ede:	bf00      	nop
 8016ee0:	200035bc 	.word	0x200035bc
 8016ee4:	200035c0 	.word	0x200035c0
 8016ee8:	e000ed04 	.word	0xe000ed04

08016eec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8016eec:	b480      	push	{r7}
 8016eee:	b085      	sub	sp, #20
 8016ef0:	af00      	add	r7, sp, #0
 8016ef2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8016ef4:	4b0e      	ldr	r3, [pc, #56]	@ (8016f30 <prvGetNextExpireTime+0x44>)
 8016ef6:	681b      	ldr	r3, [r3, #0]
 8016ef8:	681b      	ldr	r3, [r3, #0]
 8016efa:	2b00      	cmp	r3, #0
 8016efc:	d101      	bne.n	8016f02 <prvGetNextExpireTime+0x16>
 8016efe:	2201      	movs	r2, #1
 8016f00:	e000      	b.n	8016f04 <prvGetNextExpireTime+0x18>
 8016f02:	2200      	movs	r2, #0
 8016f04:	687b      	ldr	r3, [r7, #4]
 8016f06:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8016f08:	687b      	ldr	r3, [r7, #4]
 8016f0a:	681b      	ldr	r3, [r3, #0]
 8016f0c:	2b00      	cmp	r3, #0
 8016f0e:	d105      	bne.n	8016f1c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8016f10:	4b07      	ldr	r3, [pc, #28]	@ (8016f30 <prvGetNextExpireTime+0x44>)
 8016f12:	681b      	ldr	r3, [r3, #0]
 8016f14:	68db      	ldr	r3, [r3, #12]
 8016f16:	681b      	ldr	r3, [r3, #0]
 8016f18:	60fb      	str	r3, [r7, #12]
 8016f1a:	e001      	b.n	8016f20 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8016f1c:	2300      	movs	r3, #0
 8016f1e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8016f20:	68fb      	ldr	r3, [r7, #12]
}
 8016f22:	4618      	mov	r0, r3
 8016f24:	3714      	adds	r7, #20
 8016f26:	46bd      	mov	sp, r7
 8016f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f2c:	4770      	bx	lr
 8016f2e:	bf00      	nop
 8016f30:	200035b8 	.word	0x200035b8

08016f34 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8016f34:	b580      	push	{r7, lr}
 8016f36:	b084      	sub	sp, #16
 8016f38:	af00      	add	r7, sp, #0
 8016f3a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8016f3c:	f7ff f960 	bl	8016200 <xTaskGetTickCount>
 8016f40:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8016f42:	4b0b      	ldr	r3, [pc, #44]	@ (8016f70 <prvSampleTimeNow+0x3c>)
 8016f44:	681b      	ldr	r3, [r3, #0]
 8016f46:	68fa      	ldr	r2, [r7, #12]
 8016f48:	429a      	cmp	r2, r3
 8016f4a:	d205      	bcs.n	8016f58 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8016f4c:	f000 f93a 	bl	80171c4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8016f50:	687b      	ldr	r3, [r7, #4]
 8016f52:	2201      	movs	r2, #1
 8016f54:	601a      	str	r2, [r3, #0]
 8016f56:	e002      	b.n	8016f5e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8016f58:	687b      	ldr	r3, [r7, #4]
 8016f5a:	2200      	movs	r2, #0
 8016f5c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8016f5e:	4a04      	ldr	r2, [pc, #16]	@ (8016f70 <prvSampleTimeNow+0x3c>)
 8016f60:	68fb      	ldr	r3, [r7, #12]
 8016f62:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8016f64:	68fb      	ldr	r3, [r7, #12]
}
 8016f66:	4618      	mov	r0, r3
 8016f68:	3710      	adds	r7, #16
 8016f6a:	46bd      	mov	sp, r7
 8016f6c:	bd80      	pop	{r7, pc}
 8016f6e:	bf00      	nop
 8016f70:	200035c8 	.word	0x200035c8

08016f74 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8016f74:	b580      	push	{r7, lr}
 8016f76:	b086      	sub	sp, #24
 8016f78:	af00      	add	r7, sp, #0
 8016f7a:	60f8      	str	r0, [r7, #12]
 8016f7c:	60b9      	str	r1, [r7, #8]
 8016f7e:	607a      	str	r2, [r7, #4]
 8016f80:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8016f82:	2300      	movs	r3, #0
 8016f84:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8016f86:	68fb      	ldr	r3, [r7, #12]
 8016f88:	68ba      	ldr	r2, [r7, #8]
 8016f8a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8016f8c:	68fb      	ldr	r3, [r7, #12]
 8016f8e:	68fa      	ldr	r2, [r7, #12]
 8016f90:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8016f92:	68ba      	ldr	r2, [r7, #8]
 8016f94:	687b      	ldr	r3, [r7, #4]
 8016f96:	429a      	cmp	r2, r3
 8016f98:	d812      	bhi.n	8016fc0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016f9a:	687a      	ldr	r2, [r7, #4]
 8016f9c:	683b      	ldr	r3, [r7, #0]
 8016f9e:	1ad2      	subs	r2, r2, r3
 8016fa0:	68fb      	ldr	r3, [r7, #12]
 8016fa2:	699b      	ldr	r3, [r3, #24]
 8016fa4:	429a      	cmp	r2, r3
 8016fa6:	d302      	bcc.n	8016fae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8016fa8:	2301      	movs	r3, #1
 8016faa:	617b      	str	r3, [r7, #20]
 8016fac:	e01b      	b.n	8016fe6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8016fae:	4b10      	ldr	r3, [pc, #64]	@ (8016ff0 <prvInsertTimerInActiveList+0x7c>)
 8016fb0:	681a      	ldr	r2, [r3, #0]
 8016fb2:	68fb      	ldr	r3, [r7, #12]
 8016fb4:	3304      	adds	r3, #4
 8016fb6:	4619      	mov	r1, r3
 8016fb8:	4610      	mov	r0, r2
 8016fba:	f7fd fd2e 	bl	8014a1a <vListInsert>
 8016fbe:	e012      	b.n	8016fe6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8016fc0:	687a      	ldr	r2, [r7, #4]
 8016fc2:	683b      	ldr	r3, [r7, #0]
 8016fc4:	429a      	cmp	r2, r3
 8016fc6:	d206      	bcs.n	8016fd6 <prvInsertTimerInActiveList+0x62>
 8016fc8:	68ba      	ldr	r2, [r7, #8]
 8016fca:	683b      	ldr	r3, [r7, #0]
 8016fcc:	429a      	cmp	r2, r3
 8016fce:	d302      	bcc.n	8016fd6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8016fd0:	2301      	movs	r3, #1
 8016fd2:	617b      	str	r3, [r7, #20]
 8016fd4:	e007      	b.n	8016fe6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8016fd6:	4b07      	ldr	r3, [pc, #28]	@ (8016ff4 <prvInsertTimerInActiveList+0x80>)
 8016fd8:	681a      	ldr	r2, [r3, #0]
 8016fda:	68fb      	ldr	r3, [r7, #12]
 8016fdc:	3304      	adds	r3, #4
 8016fde:	4619      	mov	r1, r3
 8016fe0:	4610      	mov	r0, r2
 8016fe2:	f7fd fd1a 	bl	8014a1a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8016fe6:	697b      	ldr	r3, [r7, #20]
}
 8016fe8:	4618      	mov	r0, r3
 8016fea:	3718      	adds	r7, #24
 8016fec:	46bd      	mov	sp, r7
 8016fee:	bd80      	pop	{r7, pc}
 8016ff0:	200035bc 	.word	0x200035bc
 8016ff4:	200035b8 	.word	0x200035b8

08016ff8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8016ff8:	b580      	push	{r7, lr}
 8016ffa:	b08e      	sub	sp, #56	@ 0x38
 8016ffc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8016ffe:	e0ce      	b.n	801719e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8017000:	687b      	ldr	r3, [r7, #4]
 8017002:	2b00      	cmp	r3, #0
 8017004:	da19      	bge.n	801703a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8017006:	1d3b      	adds	r3, r7, #4
 8017008:	3304      	adds	r3, #4
 801700a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 801700c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801700e:	2b00      	cmp	r3, #0
 8017010:	d10b      	bne.n	801702a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8017012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017016:	f383 8811 	msr	BASEPRI, r3
 801701a:	f3bf 8f6f 	isb	sy
 801701e:	f3bf 8f4f 	dsb	sy
 8017022:	61fb      	str	r3, [r7, #28]
}
 8017024:	bf00      	nop
 8017026:	bf00      	nop
 8017028:	e7fd      	b.n	8017026 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 801702a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801702c:	681b      	ldr	r3, [r3, #0]
 801702e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017030:	6850      	ldr	r0, [r2, #4]
 8017032:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017034:	6892      	ldr	r2, [r2, #8]
 8017036:	4611      	mov	r1, r2
 8017038:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 801703a:	687b      	ldr	r3, [r7, #4]
 801703c:	2b00      	cmp	r3, #0
 801703e:	f2c0 80ae 	blt.w	801719e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8017042:	68fb      	ldr	r3, [r7, #12]
 8017044:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8017046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017048:	695b      	ldr	r3, [r3, #20]
 801704a:	2b00      	cmp	r3, #0
 801704c:	d004      	beq.n	8017058 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801704e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017050:	3304      	adds	r3, #4
 8017052:	4618      	mov	r0, r3
 8017054:	f7fd fd1a 	bl	8014a8c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8017058:	463b      	mov	r3, r7
 801705a:	4618      	mov	r0, r3
 801705c:	f7ff ff6a 	bl	8016f34 <prvSampleTimeNow>
 8017060:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8017062:	687b      	ldr	r3, [r7, #4]
 8017064:	2b09      	cmp	r3, #9
 8017066:	f200 8097 	bhi.w	8017198 <prvProcessReceivedCommands+0x1a0>
 801706a:	a201      	add	r2, pc, #4	@ (adr r2, 8017070 <prvProcessReceivedCommands+0x78>)
 801706c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017070:	08017099 	.word	0x08017099
 8017074:	08017099 	.word	0x08017099
 8017078:	08017099 	.word	0x08017099
 801707c:	0801710f 	.word	0x0801710f
 8017080:	08017123 	.word	0x08017123
 8017084:	0801716f 	.word	0x0801716f
 8017088:	08017099 	.word	0x08017099
 801708c:	08017099 	.word	0x08017099
 8017090:	0801710f 	.word	0x0801710f
 8017094:	08017123 	.word	0x08017123
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8017098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801709a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801709e:	f043 0301 	orr.w	r3, r3, #1
 80170a2:	b2da      	uxtb	r2, r3
 80170a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80170aa:	68ba      	ldr	r2, [r7, #8]
 80170ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170ae:	699b      	ldr	r3, [r3, #24]
 80170b0:	18d1      	adds	r1, r2, r3
 80170b2:	68bb      	ldr	r3, [r7, #8]
 80170b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80170b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170b8:	f7ff ff5c 	bl	8016f74 <prvInsertTimerInActiveList>
 80170bc:	4603      	mov	r3, r0
 80170be:	2b00      	cmp	r3, #0
 80170c0:	d06c      	beq.n	801719c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80170c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170c4:	6a1b      	ldr	r3, [r3, #32]
 80170c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80170ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80170d0:	f003 0304 	and.w	r3, r3, #4
 80170d4:	2b00      	cmp	r3, #0
 80170d6:	d061      	beq.n	801719c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80170d8:	68ba      	ldr	r2, [r7, #8]
 80170da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80170dc:	699b      	ldr	r3, [r3, #24]
 80170de:	441a      	add	r2, r3
 80170e0:	2300      	movs	r3, #0
 80170e2:	9300      	str	r3, [sp, #0]
 80170e4:	2300      	movs	r3, #0
 80170e6:	2100      	movs	r1, #0
 80170e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80170ea:	f7ff fe01 	bl	8016cf0 <xTimerGenericCommand>
 80170ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80170f0:	6a3b      	ldr	r3, [r7, #32]
 80170f2:	2b00      	cmp	r3, #0
 80170f4:	d152      	bne.n	801719c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80170f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170fa:	f383 8811 	msr	BASEPRI, r3
 80170fe:	f3bf 8f6f 	isb	sy
 8017102:	f3bf 8f4f 	dsb	sy
 8017106:	61bb      	str	r3, [r7, #24]
}
 8017108:	bf00      	nop
 801710a:	bf00      	nop
 801710c:	e7fd      	b.n	801710a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801710e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017110:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017114:	f023 0301 	bic.w	r3, r3, #1
 8017118:	b2da      	uxtb	r2, r3
 801711a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801711c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8017120:	e03d      	b.n	801719e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8017122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017124:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017128:	f043 0301 	orr.w	r3, r3, #1
 801712c:	b2da      	uxtb	r2, r3
 801712e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017130:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8017134:	68ba      	ldr	r2, [r7, #8]
 8017136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017138:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 801713a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801713c:	699b      	ldr	r3, [r3, #24]
 801713e:	2b00      	cmp	r3, #0
 8017140:	d10b      	bne.n	801715a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8017142:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017146:	f383 8811 	msr	BASEPRI, r3
 801714a:	f3bf 8f6f 	isb	sy
 801714e:	f3bf 8f4f 	dsb	sy
 8017152:	617b      	str	r3, [r7, #20]
}
 8017154:	bf00      	nop
 8017156:	bf00      	nop
 8017158:	e7fd      	b.n	8017156 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801715a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801715c:	699a      	ldr	r2, [r3, #24]
 801715e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017160:	18d1      	adds	r1, r2, r3
 8017162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017164:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017166:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017168:	f7ff ff04 	bl	8016f74 <prvInsertTimerInActiveList>
					break;
 801716c:	e017      	b.n	801719e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801716e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017170:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017174:	f003 0302 	and.w	r3, r3, #2
 8017178:	2b00      	cmp	r3, #0
 801717a:	d103      	bne.n	8017184 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 801717c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801717e:	f000 fbeb 	bl	8017958 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8017182:	e00c      	b.n	801719e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8017184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017186:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801718a:	f023 0301 	bic.w	r3, r3, #1
 801718e:	b2da      	uxtb	r2, r3
 8017190:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017192:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8017196:	e002      	b.n	801719e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8017198:	bf00      	nop
 801719a:	e000      	b.n	801719e <prvProcessReceivedCommands+0x1a6>
					break;
 801719c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801719e:	4b08      	ldr	r3, [pc, #32]	@ (80171c0 <prvProcessReceivedCommands+0x1c8>)
 80171a0:	681b      	ldr	r3, [r3, #0]
 80171a2:	1d39      	adds	r1, r7, #4
 80171a4:	2200      	movs	r2, #0
 80171a6:	4618      	mov	r0, r3
 80171a8:	f7fe f87e 	bl	80152a8 <xQueueReceive>
 80171ac:	4603      	mov	r3, r0
 80171ae:	2b00      	cmp	r3, #0
 80171b0:	f47f af26 	bne.w	8017000 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80171b4:	bf00      	nop
 80171b6:	bf00      	nop
 80171b8:	3730      	adds	r7, #48	@ 0x30
 80171ba:	46bd      	mov	sp, r7
 80171bc:	bd80      	pop	{r7, pc}
 80171be:	bf00      	nop
 80171c0:	200035c0 	.word	0x200035c0

080171c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80171c4:	b580      	push	{r7, lr}
 80171c6:	b088      	sub	sp, #32
 80171c8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80171ca:	e049      	b.n	8017260 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80171cc:	4b2e      	ldr	r3, [pc, #184]	@ (8017288 <prvSwitchTimerLists+0xc4>)
 80171ce:	681b      	ldr	r3, [r3, #0]
 80171d0:	68db      	ldr	r3, [r3, #12]
 80171d2:	681b      	ldr	r3, [r3, #0]
 80171d4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80171d6:	4b2c      	ldr	r3, [pc, #176]	@ (8017288 <prvSwitchTimerLists+0xc4>)
 80171d8:	681b      	ldr	r3, [r3, #0]
 80171da:	68db      	ldr	r3, [r3, #12]
 80171dc:	68db      	ldr	r3, [r3, #12]
 80171de:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80171e0:	68fb      	ldr	r3, [r7, #12]
 80171e2:	3304      	adds	r3, #4
 80171e4:	4618      	mov	r0, r3
 80171e6:	f7fd fc51 	bl	8014a8c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80171ea:	68fb      	ldr	r3, [r7, #12]
 80171ec:	6a1b      	ldr	r3, [r3, #32]
 80171ee:	68f8      	ldr	r0, [r7, #12]
 80171f0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80171f2:	68fb      	ldr	r3, [r7, #12]
 80171f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80171f8:	f003 0304 	and.w	r3, r3, #4
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d02f      	beq.n	8017260 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8017200:	68fb      	ldr	r3, [r7, #12]
 8017202:	699b      	ldr	r3, [r3, #24]
 8017204:	693a      	ldr	r2, [r7, #16]
 8017206:	4413      	add	r3, r2
 8017208:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801720a:	68ba      	ldr	r2, [r7, #8]
 801720c:	693b      	ldr	r3, [r7, #16]
 801720e:	429a      	cmp	r2, r3
 8017210:	d90e      	bls.n	8017230 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8017212:	68fb      	ldr	r3, [r7, #12]
 8017214:	68ba      	ldr	r2, [r7, #8]
 8017216:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8017218:	68fb      	ldr	r3, [r7, #12]
 801721a:	68fa      	ldr	r2, [r7, #12]
 801721c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801721e:	4b1a      	ldr	r3, [pc, #104]	@ (8017288 <prvSwitchTimerLists+0xc4>)
 8017220:	681a      	ldr	r2, [r3, #0]
 8017222:	68fb      	ldr	r3, [r7, #12]
 8017224:	3304      	adds	r3, #4
 8017226:	4619      	mov	r1, r3
 8017228:	4610      	mov	r0, r2
 801722a:	f7fd fbf6 	bl	8014a1a <vListInsert>
 801722e:	e017      	b.n	8017260 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8017230:	2300      	movs	r3, #0
 8017232:	9300      	str	r3, [sp, #0]
 8017234:	2300      	movs	r3, #0
 8017236:	693a      	ldr	r2, [r7, #16]
 8017238:	2100      	movs	r1, #0
 801723a:	68f8      	ldr	r0, [r7, #12]
 801723c:	f7ff fd58 	bl	8016cf0 <xTimerGenericCommand>
 8017240:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	2b00      	cmp	r3, #0
 8017246:	d10b      	bne.n	8017260 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8017248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801724c:	f383 8811 	msr	BASEPRI, r3
 8017250:	f3bf 8f6f 	isb	sy
 8017254:	f3bf 8f4f 	dsb	sy
 8017258:	603b      	str	r3, [r7, #0]
}
 801725a:	bf00      	nop
 801725c:	bf00      	nop
 801725e:	e7fd      	b.n	801725c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8017260:	4b09      	ldr	r3, [pc, #36]	@ (8017288 <prvSwitchTimerLists+0xc4>)
 8017262:	681b      	ldr	r3, [r3, #0]
 8017264:	681b      	ldr	r3, [r3, #0]
 8017266:	2b00      	cmp	r3, #0
 8017268:	d1b0      	bne.n	80171cc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801726a:	4b07      	ldr	r3, [pc, #28]	@ (8017288 <prvSwitchTimerLists+0xc4>)
 801726c:	681b      	ldr	r3, [r3, #0]
 801726e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8017270:	4b06      	ldr	r3, [pc, #24]	@ (801728c <prvSwitchTimerLists+0xc8>)
 8017272:	681b      	ldr	r3, [r3, #0]
 8017274:	4a04      	ldr	r2, [pc, #16]	@ (8017288 <prvSwitchTimerLists+0xc4>)
 8017276:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8017278:	4a04      	ldr	r2, [pc, #16]	@ (801728c <prvSwitchTimerLists+0xc8>)
 801727a:	697b      	ldr	r3, [r7, #20]
 801727c:	6013      	str	r3, [r2, #0]
}
 801727e:	bf00      	nop
 8017280:	3718      	adds	r7, #24
 8017282:	46bd      	mov	sp, r7
 8017284:	bd80      	pop	{r7, pc}
 8017286:	bf00      	nop
 8017288:	200035b8 	.word	0x200035b8
 801728c:	200035bc 	.word	0x200035bc

08017290 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8017290:	b580      	push	{r7, lr}
 8017292:	b082      	sub	sp, #8
 8017294:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8017296:	f000 f96f 	bl	8017578 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801729a:	4b15      	ldr	r3, [pc, #84]	@ (80172f0 <prvCheckForValidListAndQueue+0x60>)
 801729c:	681b      	ldr	r3, [r3, #0]
 801729e:	2b00      	cmp	r3, #0
 80172a0:	d120      	bne.n	80172e4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80172a2:	4814      	ldr	r0, [pc, #80]	@ (80172f4 <prvCheckForValidListAndQueue+0x64>)
 80172a4:	f7fd fb68 	bl	8014978 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80172a8:	4813      	ldr	r0, [pc, #76]	@ (80172f8 <prvCheckForValidListAndQueue+0x68>)
 80172aa:	f7fd fb65 	bl	8014978 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80172ae:	4b13      	ldr	r3, [pc, #76]	@ (80172fc <prvCheckForValidListAndQueue+0x6c>)
 80172b0:	4a10      	ldr	r2, [pc, #64]	@ (80172f4 <prvCheckForValidListAndQueue+0x64>)
 80172b2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80172b4:	4b12      	ldr	r3, [pc, #72]	@ (8017300 <prvCheckForValidListAndQueue+0x70>)
 80172b6:	4a10      	ldr	r2, [pc, #64]	@ (80172f8 <prvCheckForValidListAndQueue+0x68>)
 80172b8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80172ba:	2300      	movs	r3, #0
 80172bc:	9300      	str	r3, [sp, #0]
 80172be:	4b11      	ldr	r3, [pc, #68]	@ (8017304 <prvCheckForValidListAndQueue+0x74>)
 80172c0:	4a11      	ldr	r2, [pc, #68]	@ (8017308 <prvCheckForValidListAndQueue+0x78>)
 80172c2:	2110      	movs	r1, #16
 80172c4:	200a      	movs	r0, #10
 80172c6:	f7fd fc75 	bl	8014bb4 <xQueueGenericCreateStatic>
 80172ca:	4603      	mov	r3, r0
 80172cc:	4a08      	ldr	r2, [pc, #32]	@ (80172f0 <prvCheckForValidListAndQueue+0x60>)
 80172ce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80172d0:	4b07      	ldr	r3, [pc, #28]	@ (80172f0 <prvCheckForValidListAndQueue+0x60>)
 80172d2:	681b      	ldr	r3, [r3, #0]
 80172d4:	2b00      	cmp	r3, #0
 80172d6:	d005      	beq.n	80172e4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80172d8:	4b05      	ldr	r3, [pc, #20]	@ (80172f0 <prvCheckForValidListAndQueue+0x60>)
 80172da:	681b      	ldr	r3, [r3, #0]
 80172dc:	490b      	ldr	r1, [pc, #44]	@ (801730c <prvCheckForValidListAndQueue+0x7c>)
 80172de:	4618      	mov	r0, r3
 80172e0:	f7fe fba2 	bl	8015a28 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80172e4:	f000 f97a 	bl	80175dc <vPortExitCritical>
}
 80172e8:	bf00      	nop
 80172ea:	46bd      	mov	sp, r7
 80172ec:	bd80      	pop	{r7, pc}
 80172ee:	bf00      	nop
 80172f0:	200035c0 	.word	0x200035c0
 80172f4:	20003590 	.word	0x20003590
 80172f8:	200035a4 	.word	0x200035a4
 80172fc:	200035b8 	.word	0x200035b8
 8017300:	200035bc 	.word	0x200035bc
 8017304:	2000366c 	.word	0x2000366c
 8017308:	200035cc 	.word	0x200035cc
 801730c:	0801a6c0 	.word	0x0801a6c0

08017310 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8017310:	b480      	push	{r7}
 8017312:	b085      	sub	sp, #20
 8017314:	af00      	add	r7, sp, #0
 8017316:	60f8      	str	r0, [r7, #12]
 8017318:	60b9      	str	r1, [r7, #8]
 801731a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801731c:	68fb      	ldr	r3, [r7, #12]
 801731e:	3b04      	subs	r3, #4
 8017320:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8017322:	68fb      	ldr	r3, [r7, #12]
 8017324:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8017328:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801732a:	68fb      	ldr	r3, [r7, #12]
 801732c:	3b04      	subs	r3, #4
 801732e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8017330:	68bb      	ldr	r3, [r7, #8]
 8017332:	f023 0201 	bic.w	r2, r3, #1
 8017336:	68fb      	ldr	r3, [r7, #12]
 8017338:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801733a:	68fb      	ldr	r3, [r7, #12]
 801733c:	3b04      	subs	r3, #4
 801733e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8017340:	4a0c      	ldr	r2, [pc, #48]	@ (8017374 <pxPortInitialiseStack+0x64>)
 8017342:	68fb      	ldr	r3, [r7, #12]
 8017344:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8017346:	68fb      	ldr	r3, [r7, #12]
 8017348:	3b14      	subs	r3, #20
 801734a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801734c:	687a      	ldr	r2, [r7, #4]
 801734e:	68fb      	ldr	r3, [r7, #12]
 8017350:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8017352:	68fb      	ldr	r3, [r7, #12]
 8017354:	3b04      	subs	r3, #4
 8017356:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8017358:	68fb      	ldr	r3, [r7, #12]
 801735a:	f06f 0202 	mvn.w	r2, #2
 801735e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8017360:	68fb      	ldr	r3, [r7, #12]
 8017362:	3b20      	subs	r3, #32
 8017364:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8017366:	68fb      	ldr	r3, [r7, #12]
}
 8017368:	4618      	mov	r0, r3
 801736a:	3714      	adds	r7, #20
 801736c:	46bd      	mov	sp, r7
 801736e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017372:	4770      	bx	lr
 8017374:	08017379 	.word	0x08017379

08017378 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8017378:	b480      	push	{r7}
 801737a:	b085      	sub	sp, #20
 801737c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801737e:	2300      	movs	r3, #0
 8017380:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8017382:	4b13      	ldr	r3, [pc, #76]	@ (80173d0 <prvTaskExitError+0x58>)
 8017384:	681b      	ldr	r3, [r3, #0]
 8017386:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801738a:	d00b      	beq.n	80173a4 <prvTaskExitError+0x2c>
	__asm volatile
 801738c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017390:	f383 8811 	msr	BASEPRI, r3
 8017394:	f3bf 8f6f 	isb	sy
 8017398:	f3bf 8f4f 	dsb	sy
 801739c:	60fb      	str	r3, [r7, #12]
}
 801739e:	bf00      	nop
 80173a0:	bf00      	nop
 80173a2:	e7fd      	b.n	80173a0 <prvTaskExitError+0x28>
	__asm volatile
 80173a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80173a8:	f383 8811 	msr	BASEPRI, r3
 80173ac:	f3bf 8f6f 	isb	sy
 80173b0:	f3bf 8f4f 	dsb	sy
 80173b4:	60bb      	str	r3, [r7, #8]
}
 80173b6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80173b8:	bf00      	nop
 80173ba:	687b      	ldr	r3, [r7, #4]
 80173bc:	2b00      	cmp	r3, #0
 80173be:	d0fc      	beq.n	80173ba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80173c0:	bf00      	nop
 80173c2:	bf00      	nop
 80173c4:	3714      	adds	r7, #20
 80173c6:	46bd      	mov	sp, r7
 80173c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173cc:	4770      	bx	lr
 80173ce:	bf00      	nop
 80173d0:	2000008c 	.word	0x2000008c
	...

080173e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80173e0:	4b07      	ldr	r3, [pc, #28]	@ (8017400 <pxCurrentTCBConst2>)
 80173e2:	6819      	ldr	r1, [r3, #0]
 80173e4:	6808      	ldr	r0, [r1, #0]
 80173e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80173ea:	f380 8809 	msr	PSP, r0
 80173ee:	f3bf 8f6f 	isb	sy
 80173f2:	f04f 0000 	mov.w	r0, #0
 80173f6:	f380 8811 	msr	BASEPRI, r0
 80173fa:	4770      	bx	lr
 80173fc:	f3af 8000 	nop.w

08017400 <pxCurrentTCBConst2>:
 8017400:	20003090 	.word	0x20003090
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8017404:	bf00      	nop
 8017406:	bf00      	nop

08017408 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8017408:	4808      	ldr	r0, [pc, #32]	@ (801742c <prvPortStartFirstTask+0x24>)
 801740a:	6800      	ldr	r0, [r0, #0]
 801740c:	6800      	ldr	r0, [r0, #0]
 801740e:	f380 8808 	msr	MSP, r0
 8017412:	f04f 0000 	mov.w	r0, #0
 8017416:	f380 8814 	msr	CONTROL, r0
 801741a:	b662      	cpsie	i
 801741c:	b661      	cpsie	f
 801741e:	f3bf 8f4f 	dsb	sy
 8017422:	f3bf 8f6f 	isb	sy
 8017426:	df00      	svc	0
 8017428:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801742a:	bf00      	nop
 801742c:	e000ed08 	.word	0xe000ed08

08017430 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8017430:	b580      	push	{r7, lr}
 8017432:	b086      	sub	sp, #24
 8017434:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8017436:	4b47      	ldr	r3, [pc, #284]	@ (8017554 <xPortStartScheduler+0x124>)
 8017438:	681b      	ldr	r3, [r3, #0]
 801743a:	4a47      	ldr	r2, [pc, #284]	@ (8017558 <xPortStartScheduler+0x128>)
 801743c:	4293      	cmp	r3, r2
 801743e:	d10b      	bne.n	8017458 <xPortStartScheduler+0x28>
	__asm volatile
 8017440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017444:	f383 8811 	msr	BASEPRI, r3
 8017448:	f3bf 8f6f 	isb	sy
 801744c:	f3bf 8f4f 	dsb	sy
 8017450:	60fb      	str	r3, [r7, #12]
}
 8017452:	bf00      	nop
 8017454:	bf00      	nop
 8017456:	e7fd      	b.n	8017454 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8017458:	4b3e      	ldr	r3, [pc, #248]	@ (8017554 <xPortStartScheduler+0x124>)
 801745a:	681b      	ldr	r3, [r3, #0]
 801745c:	4a3f      	ldr	r2, [pc, #252]	@ (801755c <xPortStartScheduler+0x12c>)
 801745e:	4293      	cmp	r3, r2
 8017460:	d10b      	bne.n	801747a <xPortStartScheduler+0x4a>
	__asm volatile
 8017462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017466:	f383 8811 	msr	BASEPRI, r3
 801746a:	f3bf 8f6f 	isb	sy
 801746e:	f3bf 8f4f 	dsb	sy
 8017472:	613b      	str	r3, [r7, #16]
}
 8017474:	bf00      	nop
 8017476:	bf00      	nop
 8017478:	e7fd      	b.n	8017476 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801747a:	4b39      	ldr	r3, [pc, #228]	@ (8017560 <xPortStartScheduler+0x130>)
 801747c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801747e:	697b      	ldr	r3, [r7, #20]
 8017480:	781b      	ldrb	r3, [r3, #0]
 8017482:	b2db      	uxtb	r3, r3
 8017484:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8017486:	697b      	ldr	r3, [r7, #20]
 8017488:	22ff      	movs	r2, #255	@ 0xff
 801748a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801748c:	697b      	ldr	r3, [r7, #20]
 801748e:	781b      	ldrb	r3, [r3, #0]
 8017490:	b2db      	uxtb	r3, r3
 8017492:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8017494:	78fb      	ldrb	r3, [r7, #3]
 8017496:	b2db      	uxtb	r3, r3
 8017498:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801749c:	b2da      	uxtb	r2, r3
 801749e:	4b31      	ldr	r3, [pc, #196]	@ (8017564 <xPortStartScheduler+0x134>)
 80174a0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80174a2:	4b31      	ldr	r3, [pc, #196]	@ (8017568 <xPortStartScheduler+0x138>)
 80174a4:	2207      	movs	r2, #7
 80174a6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80174a8:	e009      	b.n	80174be <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80174aa:	4b2f      	ldr	r3, [pc, #188]	@ (8017568 <xPortStartScheduler+0x138>)
 80174ac:	681b      	ldr	r3, [r3, #0]
 80174ae:	3b01      	subs	r3, #1
 80174b0:	4a2d      	ldr	r2, [pc, #180]	@ (8017568 <xPortStartScheduler+0x138>)
 80174b2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80174b4:	78fb      	ldrb	r3, [r7, #3]
 80174b6:	b2db      	uxtb	r3, r3
 80174b8:	005b      	lsls	r3, r3, #1
 80174ba:	b2db      	uxtb	r3, r3
 80174bc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80174be:	78fb      	ldrb	r3, [r7, #3]
 80174c0:	b2db      	uxtb	r3, r3
 80174c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80174c6:	2b80      	cmp	r3, #128	@ 0x80
 80174c8:	d0ef      	beq.n	80174aa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80174ca:	4b27      	ldr	r3, [pc, #156]	@ (8017568 <xPortStartScheduler+0x138>)
 80174cc:	681b      	ldr	r3, [r3, #0]
 80174ce:	f1c3 0307 	rsb	r3, r3, #7
 80174d2:	2b04      	cmp	r3, #4
 80174d4:	d00b      	beq.n	80174ee <xPortStartScheduler+0xbe>
	__asm volatile
 80174d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174da:	f383 8811 	msr	BASEPRI, r3
 80174de:	f3bf 8f6f 	isb	sy
 80174e2:	f3bf 8f4f 	dsb	sy
 80174e6:	60bb      	str	r3, [r7, #8]
}
 80174e8:	bf00      	nop
 80174ea:	bf00      	nop
 80174ec:	e7fd      	b.n	80174ea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80174ee:	4b1e      	ldr	r3, [pc, #120]	@ (8017568 <xPortStartScheduler+0x138>)
 80174f0:	681b      	ldr	r3, [r3, #0]
 80174f2:	021b      	lsls	r3, r3, #8
 80174f4:	4a1c      	ldr	r2, [pc, #112]	@ (8017568 <xPortStartScheduler+0x138>)
 80174f6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80174f8:	4b1b      	ldr	r3, [pc, #108]	@ (8017568 <xPortStartScheduler+0x138>)
 80174fa:	681b      	ldr	r3, [r3, #0]
 80174fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8017500:	4a19      	ldr	r2, [pc, #100]	@ (8017568 <xPortStartScheduler+0x138>)
 8017502:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8017504:	687b      	ldr	r3, [r7, #4]
 8017506:	b2da      	uxtb	r2, r3
 8017508:	697b      	ldr	r3, [r7, #20]
 801750a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801750c:	4b17      	ldr	r3, [pc, #92]	@ (801756c <xPortStartScheduler+0x13c>)
 801750e:	681b      	ldr	r3, [r3, #0]
 8017510:	4a16      	ldr	r2, [pc, #88]	@ (801756c <xPortStartScheduler+0x13c>)
 8017512:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8017516:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8017518:	4b14      	ldr	r3, [pc, #80]	@ (801756c <xPortStartScheduler+0x13c>)
 801751a:	681b      	ldr	r3, [r3, #0]
 801751c:	4a13      	ldr	r2, [pc, #76]	@ (801756c <xPortStartScheduler+0x13c>)
 801751e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8017522:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8017524:	f000 f8da 	bl	80176dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8017528:	4b11      	ldr	r3, [pc, #68]	@ (8017570 <xPortStartScheduler+0x140>)
 801752a:	2200      	movs	r2, #0
 801752c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801752e:	f000 f8f9 	bl	8017724 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017532:	4b10      	ldr	r3, [pc, #64]	@ (8017574 <xPortStartScheduler+0x144>)
 8017534:	681b      	ldr	r3, [r3, #0]
 8017536:	4a0f      	ldr	r2, [pc, #60]	@ (8017574 <xPortStartScheduler+0x144>)
 8017538:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801753c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801753e:	f7ff ff63 	bl	8017408 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017542:	f7fe ff39 	bl	80163b8 <vTaskSwitchContext>
	prvTaskExitError();
 8017546:	f7ff ff17 	bl	8017378 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801754a:	2300      	movs	r3, #0
}
 801754c:	4618      	mov	r0, r3
 801754e:	3718      	adds	r7, #24
 8017550:	46bd      	mov	sp, r7
 8017552:	bd80      	pop	{r7, pc}
 8017554:	e000ed00 	.word	0xe000ed00
 8017558:	410fc271 	.word	0x410fc271
 801755c:	410fc270 	.word	0x410fc270
 8017560:	e000e400 	.word	0xe000e400
 8017564:	200036bc 	.word	0x200036bc
 8017568:	200036c0 	.word	0x200036c0
 801756c:	e000ed20 	.word	0xe000ed20
 8017570:	2000008c 	.word	0x2000008c
 8017574:	e000ef34 	.word	0xe000ef34

08017578 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8017578:	b480      	push	{r7}
 801757a:	b083      	sub	sp, #12
 801757c:	af00      	add	r7, sp, #0
	__asm volatile
 801757e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017582:	f383 8811 	msr	BASEPRI, r3
 8017586:	f3bf 8f6f 	isb	sy
 801758a:	f3bf 8f4f 	dsb	sy
 801758e:	607b      	str	r3, [r7, #4]
}
 8017590:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8017592:	4b10      	ldr	r3, [pc, #64]	@ (80175d4 <vPortEnterCritical+0x5c>)
 8017594:	681b      	ldr	r3, [r3, #0]
 8017596:	3301      	adds	r3, #1
 8017598:	4a0e      	ldr	r2, [pc, #56]	@ (80175d4 <vPortEnterCritical+0x5c>)
 801759a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801759c:	4b0d      	ldr	r3, [pc, #52]	@ (80175d4 <vPortEnterCritical+0x5c>)
 801759e:	681b      	ldr	r3, [r3, #0]
 80175a0:	2b01      	cmp	r3, #1
 80175a2:	d110      	bne.n	80175c6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80175a4:	4b0c      	ldr	r3, [pc, #48]	@ (80175d8 <vPortEnterCritical+0x60>)
 80175a6:	681b      	ldr	r3, [r3, #0]
 80175a8:	b2db      	uxtb	r3, r3
 80175aa:	2b00      	cmp	r3, #0
 80175ac:	d00b      	beq.n	80175c6 <vPortEnterCritical+0x4e>
	__asm volatile
 80175ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80175b2:	f383 8811 	msr	BASEPRI, r3
 80175b6:	f3bf 8f6f 	isb	sy
 80175ba:	f3bf 8f4f 	dsb	sy
 80175be:	603b      	str	r3, [r7, #0]
}
 80175c0:	bf00      	nop
 80175c2:	bf00      	nop
 80175c4:	e7fd      	b.n	80175c2 <vPortEnterCritical+0x4a>
	}
}
 80175c6:	bf00      	nop
 80175c8:	370c      	adds	r7, #12
 80175ca:	46bd      	mov	sp, r7
 80175cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175d0:	4770      	bx	lr
 80175d2:	bf00      	nop
 80175d4:	2000008c 	.word	0x2000008c
 80175d8:	e000ed04 	.word	0xe000ed04

080175dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80175dc:	b480      	push	{r7}
 80175de:	b083      	sub	sp, #12
 80175e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80175e2:	4b12      	ldr	r3, [pc, #72]	@ (801762c <vPortExitCritical+0x50>)
 80175e4:	681b      	ldr	r3, [r3, #0]
 80175e6:	2b00      	cmp	r3, #0
 80175e8:	d10b      	bne.n	8017602 <vPortExitCritical+0x26>
	__asm volatile
 80175ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80175ee:	f383 8811 	msr	BASEPRI, r3
 80175f2:	f3bf 8f6f 	isb	sy
 80175f6:	f3bf 8f4f 	dsb	sy
 80175fa:	607b      	str	r3, [r7, #4]
}
 80175fc:	bf00      	nop
 80175fe:	bf00      	nop
 8017600:	e7fd      	b.n	80175fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8017602:	4b0a      	ldr	r3, [pc, #40]	@ (801762c <vPortExitCritical+0x50>)
 8017604:	681b      	ldr	r3, [r3, #0]
 8017606:	3b01      	subs	r3, #1
 8017608:	4a08      	ldr	r2, [pc, #32]	@ (801762c <vPortExitCritical+0x50>)
 801760a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801760c:	4b07      	ldr	r3, [pc, #28]	@ (801762c <vPortExitCritical+0x50>)
 801760e:	681b      	ldr	r3, [r3, #0]
 8017610:	2b00      	cmp	r3, #0
 8017612:	d105      	bne.n	8017620 <vPortExitCritical+0x44>
 8017614:	2300      	movs	r3, #0
 8017616:	603b      	str	r3, [r7, #0]
	__asm volatile
 8017618:	683b      	ldr	r3, [r7, #0]
 801761a:	f383 8811 	msr	BASEPRI, r3
}
 801761e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8017620:	bf00      	nop
 8017622:	370c      	adds	r7, #12
 8017624:	46bd      	mov	sp, r7
 8017626:	f85d 7b04 	ldr.w	r7, [sp], #4
 801762a:	4770      	bx	lr
 801762c:	2000008c 	.word	0x2000008c

08017630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017630:	f3ef 8009 	mrs	r0, PSP
 8017634:	f3bf 8f6f 	isb	sy
 8017638:	4b15      	ldr	r3, [pc, #84]	@ (8017690 <pxCurrentTCBConst>)
 801763a:	681a      	ldr	r2, [r3, #0]
 801763c:	f01e 0f10 	tst.w	lr, #16
 8017640:	bf08      	it	eq
 8017642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801764a:	6010      	str	r0, [r2, #0]
 801764c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017650:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017654:	f380 8811 	msr	BASEPRI, r0
 8017658:	f3bf 8f4f 	dsb	sy
 801765c:	f3bf 8f6f 	isb	sy
 8017660:	f7fe feaa 	bl	80163b8 <vTaskSwitchContext>
 8017664:	f04f 0000 	mov.w	r0, #0
 8017668:	f380 8811 	msr	BASEPRI, r0
 801766c:	bc09      	pop	{r0, r3}
 801766e:	6819      	ldr	r1, [r3, #0]
 8017670:	6808      	ldr	r0, [r1, #0]
 8017672:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017676:	f01e 0f10 	tst.w	lr, #16
 801767a:	bf08      	it	eq
 801767c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017680:	f380 8809 	msr	PSP, r0
 8017684:	f3bf 8f6f 	isb	sy
 8017688:	4770      	bx	lr
 801768a:	bf00      	nop
 801768c:	f3af 8000 	nop.w

08017690 <pxCurrentTCBConst>:
 8017690:	20003090 	.word	0x20003090
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8017694:	bf00      	nop
 8017696:	bf00      	nop

08017698 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8017698:	b580      	push	{r7, lr}
 801769a:	b082      	sub	sp, #8
 801769c:	af00      	add	r7, sp, #0
	__asm volatile
 801769e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80176a2:	f383 8811 	msr	BASEPRI, r3
 80176a6:	f3bf 8f6f 	isb	sy
 80176aa:	f3bf 8f4f 	dsb	sy
 80176ae:	607b      	str	r3, [r7, #4]
}
 80176b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80176b2:	f7fe fdc7 	bl	8016244 <xTaskIncrementTick>
 80176b6:	4603      	mov	r3, r0
 80176b8:	2b00      	cmp	r3, #0
 80176ba:	d003      	beq.n	80176c4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80176bc:	4b06      	ldr	r3, [pc, #24]	@ (80176d8 <xPortSysTickHandler+0x40>)
 80176be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80176c2:	601a      	str	r2, [r3, #0]
 80176c4:	2300      	movs	r3, #0
 80176c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80176c8:	683b      	ldr	r3, [r7, #0]
 80176ca:	f383 8811 	msr	BASEPRI, r3
}
 80176ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80176d0:	bf00      	nop
 80176d2:	3708      	adds	r7, #8
 80176d4:	46bd      	mov	sp, r7
 80176d6:	bd80      	pop	{r7, pc}
 80176d8:	e000ed04 	.word	0xe000ed04

080176dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80176dc:	b480      	push	{r7}
 80176de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80176e0:	4b0b      	ldr	r3, [pc, #44]	@ (8017710 <vPortSetupTimerInterrupt+0x34>)
 80176e2:	2200      	movs	r2, #0
 80176e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80176e6:	4b0b      	ldr	r3, [pc, #44]	@ (8017714 <vPortSetupTimerInterrupt+0x38>)
 80176e8:	2200      	movs	r2, #0
 80176ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80176ec:	4b0a      	ldr	r3, [pc, #40]	@ (8017718 <vPortSetupTimerInterrupt+0x3c>)
 80176ee:	681b      	ldr	r3, [r3, #0]
 80176f0:	4a0a      	ldr	r2, [pc, #40]	@ (801771c <vPortSetupTimerInterrupt+0x40>)
 80176f2:	fba2 2303 	umull	r2, r3, r2, r3
 80176f6:	099b      	lsrs	r3, r3, #6
 80176f8:	4a09      	ldr	r2, [pc, #36]	@ (8017720 <vPortSetupTimerInterrupt+0x44>)
 80176fa:	3b01      	subs	r3, #1
 80176fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80176fe:	4b04      	ldr	r3, [pc, #16]	@ (8017710 <vPortSetupTimerInterrupt+0x34>)
 8017700:	2207      	movs	r2, #7
 8017702:	601a      	str	r2, [r3, #0]
}
 8017704:	bf00      	nop
 8017706:	46bd      	mov	sp, r7
 8017708:	f85d 7b04 	ldr.w	r7, [sp], #4
 801770c:	4770      	bx	lr
 801770e:	bf00      	nop
 8017710:	e000e010 	.word	0xe000e010
 8017714:	e000e018 	.word	0xe000e018
 8017718:	20000000 	.word	0x20000000
 801771c:	10624dd3 	.word	0x10624dd3
 8017720:	e000e014 	.word	0xe000e014

08017724 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8017724:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017734 <vPortEnableVFP+0x10>
 8017728:	6801      	ldr	r1, [r0, #0]
 801772a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801772e:	6001      	str	r1, [r0, #0]
 8017730:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017732:	bf00      	nop
 8017734:	e000ed88 	.word	0xe000ed88

08017738 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8017738:	b480      	push	{r7}
 801773a:	b085      	sub	sp, #20
 801773c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801773e:	f3ef 8305 	mrs	r3, IPSR
 8017742:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017744:	68fb      	ldr	r3, [r7, #12]
 8017746:	2b0f      	cmp	r3, #15
 8017748:	d915      	bls.n	8017776 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801774a:	4a18      	ldr	r2, [pc, #96]	@ (80177ac <vPortValidateInterruptPriority+0x74>)
 801774c:	68fb      	ldr	r3, [r7, #12]
 801774e:	4413      	add	r3, r2
 8017750:	781b      	ldrb	r3, [r3, #0]
 8017752:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017754:	4b16      	ldr	r3, [pc, #88]	@ (80177b0 <vPortValidateInterruptPriority+0x78>)
 8017756:	781b      	ldrb	r3, [r3, #0]
 8017758:	7afa      	ldrb	r2, [r7, #11]
 801775a:	429a      	cmp	r2, r3
 801775c:	d20b      	bcs.n	8017776 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801775e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017762:	f383 8811 	msr	BASEPRI, r3
 8017766:	f3bf 8f6f 	isb	sy
 801776a:	f3bf 8f4f 	dsb	sy
 801776e:	607b      	str	r3, [r7, #4]
}
 8017770:	bf00      	nop
 8017772:	bf00      	nop
 8017774:	e7fd      	b.n	8017772 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8017776:	4b0f      	ldr	r3, [pc, #60]	@ (80177b4 <vPortValidateInterruptPriority+0x7c>)
 8017778:	681b      	ldr	r3, [r3, #0]
 801777a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801777e:	4b0e      	ldr	r3, [pc, #56]	@ (80177b8 <vPortValidateInterruptPriority+0x80>)
 8017780:	681b      	ldr	r3, [r3, #0]
 8017782:	429a      	cmp	r2, r3
 8017784:	d90b      	bls.n	801779e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8017786:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801778a:	f383 8811 	msr	BASEPRI, r3
 801778e:	f3bf 8f6f 	isb	sy
 8017792:	f3bf 8f4f 	dsb	sy
 8017796:	603b      	str	r3, [r7, #0]
}
 8017798:	bf00      	nop
 801779a:	bf00      	nop
 801779c:	e7fd      	b.n	801779a <vPortValidateInterruptPriority+0x62>
	}
 801779e:	bf00      	nop
 80177a0:	3714      	adds	r7, #20
 80177a2:	46bd      	mov	sp, r7
 80177a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80177a8:	4770      	bx	lr
 80177aa:	bf00      	nop
 80177ac:	e000e3f0 	.word	0xe000e3f0
 80177b0:	200036bc 	.word	0x200036bc
 80177b4:	e000ed0c 	.word	0xe000ed0c
 80177b8:	200036c0 	.word	0x200036c0

080177bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80177bc:	b580      	push	{r7, lr}
 80177be:	b08a      	sub	sp, #40	@ 0x28
 80177c0:	af00      	add	r7, sp, #0
 80177c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80177c4:	2300      	movs	r3, #0
 80177c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80177c8:	f7fe fc6e 	bl	80160a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80177cc:	4b5c      	ldr	r3, [pc, #368]	@ (8017940 <pvPortMalloc+0x184>)
 80177ce:	681b      	ldr	r3, [r3, #0]
 80177d0:	2b00      	cmp	r3, #0
 80177d2:	d101      	bne.n	80177d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80177d4:	f000 f924 	bl	8017a20 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80177d8:	4b5a      	ldr	r3, [pc, #360]	@ (8017944 <pvPortMalloc+0x188>)
 80177da:	681a      	ldr	r2, [r3, #0]
 80177dc:	687b      	ldr	r3, [r7, #4]
 80177de:	4013      	ands	r3, r2
 80177e0:	2b00      	cmp	r3, #0
 80177e2:	f040 8095 	bne.w	8017910 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80177e6:	687b      	ldr	r3, [r7, #4]
 80177e8:	2b00      	cmp	r3, #0
 80177ea:	d01e      	beq.n	801782a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80177ec:	2208      	movs	r2, #8
 80177ee:	687b      	ldr	r3, [r7, #4]
 80177f0:	4413      	add	r3, r2
 80177f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80177f4:	687b      	ldr	r3, [r7, #4]
 80177f6:	f003 0307 	and.w	r3, r3, #7
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	d015      	beq.n	801782a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80177fe:	687b      	ldr	r3, [r7, #4]
 8017800:	f023 0307 	bic.w	r3, r3, #7
 8017804:	3308      	adds	r3, #8
 8017806:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017808:	687b      	ldr	r3, [r7, #4]
 801780a:	f003 0307 	and.w	r3, r3, #7
 801780e:	2b00      	cmp	r3, #0
 8017810:	d00b      	beq.n	801782a <pvPortMalloc+0x6e>
	__asm volatile
 8017812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017816:	f383 8811 	msr	BASEPRI, r3
 801781a:	f3bf 8f6f 	isb	sy
 801781e:	f3bf 8f4f 	dsb	sy
 8017822:	617b      	str	r3, [r7, #20]
}
 8017824:	bf00      	nop
 8017826:	bf00      	nop
 8017828:	e7fd      	b.n	8017826 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801782a:	687b      	ldr	r3, [r7, #4]
 801782c:	2b00      	cmp	r3, #0
 801782e:	d06f      	beq.n	8017910 <pvPortMalloc+0x154>
 8017830:	4b45      	ldr	r3, [pc, #276]	@ (8017948 <pvPortMalloc+0x18c>)
 8017832:	681b      	ldr	r3, [r3, #0]
 8017834:	687a      	ldr	r2, [r7, #4]
 8017836:	429a      	cmp	r2, r3
 8017838:	d86a      	bhi.n	8017910 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801783a:	4b44      	ldr	r3, [pc, #272]	@ (801794c <pvPortMalloc+0x190>)
 801783c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801783e:	4b43      	ldr	r3, [pc, #268]	@ (801794c <pvPortMalloc+0x190>)
 8017840:	681b      	ldr	r3, [r3, #0]
 8017842:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017844:	e004      	b.n	8017850 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8017846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017848:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801784a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801784c:	681b      	ldr	r3, [r3, #0]
 801784e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017852:	685b      	ldr	r3, [r3, #4]
 8017854:	687a      	ldr	r2, [r7, #4]
 8017856:	429a      	cmp	r2, r3
 8017858:	d903      	bls.n	8017862 <pvPortMalloc+0xa6>
 801785a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801785c:	681b      	ldr	r3, [r3, #0]
 801785e:	2b00      	cmp	r3, #0
 8017860:	d1f1      	bne.n	8017846 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8017862:	4b37      	ldr	r3, [pc, #220]	@ (8017940 <pvPortMalloc+0x184>)
 8017864:	681b      	ldr	r3, [r3, #0]
 8017866:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017868:	429a      	cmp	r2, r3
 801786a:	d051      	beq.n	8017910 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801786c:	6a3b      	ldr	r3, [r7, #32]
 801786e:	681b      	ldr	r3, [r3, #0]
 8017870:	2208      	movs	r2, #8
 8017872:	4413      	add	r3, r2
 8017874:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8017876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017878:	681a      	ldr	r2, [r3, #0]
 801787a:	6a3b      	ldr	r3, [r7, #32]
 801787c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801787e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017880:	685a      	ldr	r2, [r3, #4]
 8017882:	687b      	ldr	r3, [r7, #4]
 8017884:	1ad2      	subs	r2, r2, r3
 8017886:	2308      	movs	r3, #8
 8017888:	005b      	lsls	r3, r3, #1
 801788a:	429a      	cmp	r2, r3
 801788c:	d920      	bls.n	80178d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801788e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017890:	687b      	ldr	r3, [r7, #4]
 8017892:	4413      	add	r3, r2
 8017894:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017896:	69bb      	ldr	r3, [r7, #24]
 8017898:	f003 0307 	and.w	r3, r3, #7
 801789c:	2b00      	cmp	r3, #0
 801789e:	d00b      	beq.n	80178b8 <pvPortMalloc+0xfc>
	__asm volatile
 80178a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80178a4:	f383 8811 	msr	BASEPRI, r3
 80178a8:	f3bf 8f6f 	isb	sy
 80178ac:	f3bf 8f4f 	dsb	sy
 80178b0:	613b      	str	r3, [r7, #16]
}
 80178b2:	bf00      	nop
 80178b4:	bf00      	nop
 80178b6:	e7fd      	b.n	80178b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80178b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80178ba:	685a      	ldr	r2, [r3, #4]
 80178bc:	687b      	ldr	r3, [r7, #4]
 80178be:	1ad2      	subs	r2, r2, r3
 80178c0:	69bb      	ldr	r3, [r7, #24]
 80178c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80178c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80178c6:	687a      	ldr	r2, [r7, #4]
 80178c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80178ca:	69b8      	ldr	r0, [r7, #24]
 80178cc:	f000 f90a 	bl	8017ae4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80178d0:	4b1d      	ldr	r3, [pc, #116]	@ (8017948 <pvPortMalloc+0x18c>)
 80178d2:	681a      	ldr	r2, [r3, #0]
 80178d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80178d6:	685b      	ldr	r3, [r3, #4]
 80178d8:	1ad3      	subs	r3, r2, r3
 80178da:	4a1b      	ldr	r2, [pc, #108]	@ (8017948 <pvPortMalloc+0x18c>)
 80178dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80178de:	4b1a      	ldr	r3, [pc, #104]	@ (8017948 <pvPortMalloc+0x18c>)
 80178e0:	681a      	ldr	r2, [r3, #0]
 80178e2:	4b1b      	ldr	r3, [pc, #108]	@ (8017950 <pvPortMalloc+0x194>)
 80178e4:	681b      	ldr	r3, [r3, #0]
 80178e6:	429a      	cmp	r2, r3
 80178e8:	d203      	bcs.n	80178f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80178ea:	4b17      	ldr	r3, [pc, #92]	@ (8017948 <pvPortMalloc+0x18c>)
 80178ec:	681b      	ldr	r3, [r3, #0]
 80178ee:	4a18      	ldr	r2, [pc, #96]	@ (8017950 <pvPortMalloc+0x194>)
 80178f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80178f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80178f4:	685a      	ldr	r2, [r3, #4]
 80178f6:	4b13      	ldr	r3, [pc, #76]	@ (8017944 <pvPortMalloc+0x188>)
 80178f8:	681b      	ldr	r3, [r3, #0]
 80178fa:	431a      	orrs	r2, r3
 80178fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80178fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8017900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017902:	2200      	movs	r2, #0
 8017904:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8017906:	4b13      	ldr	r3, [pc, #76]	@ (8017954 <pvPortMalloc+0x198>)
 8017908:	681b      	ldr	r3, [r3, #0]
 801790a:	3301      	adds	r3, #1
 801790c:	4a11      	ldr	r2, [pc, #68]	@ (8017954 <pvPortMalloc+0x198>)
 801790e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8017910:	f7fe fbd8 	bl	80160c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8017914:	69fb      	ldr	r3, [r7, #28]
 8017916:	f003 0307 	and.w	r3, r3, #7
 801791a:	2b00      	cmp	r3, #0
 801791c:	d00b      	beq.n	8017936 <pvPortMalloc+0x17a>
	__asm volatile
 801791e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017922:	f383 8811 	msr	BASEPRI, r3
 8017926:	f3bf 8f6f 	isb	sy
 801792a:	f3bf 8f4f 	dsb	sy
 801792e:	60fb      	str	r3, [r7, #12]
}
 8017930:	bf00      	nop
 8017932:	bf00      	nop
 8017934:	e7fd      	b.n	8017932 <pvPortMalloc+0x176>
	return pvReturn;
 8017936:	69fb      	ldr	r3, [r7, #28]
}
 8017938:	4618      	mov	r0, r3
 801793a:	3728      	adds	r7, #40	@ 0x28
 801793c:	46bd      	mov	sp, r7
 801793e:	bd80      	pop	{r7, pc}
 8017940:	200072cc 	.word	0x200072cc
 8017944:	200072e0 	.word	0x200072e0
 8017948:	200072d0 	.word	0x200072d0
 801794c:	200072c4 	.word	0x200072c4
 8017950:	200072d4 	.word	0x200072d4
 8017954:	200072d8 	.word	0x200072d8

08017958 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8017958:	b580      	push	{r7, lr}
 801795a:	b086      	sub	sp, #24
 801795c:	af00      	add	r7, sp, #0
 801795e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8017960:	687b      	ldr	r3, [r7, #4]
 8017962:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8017964:	687b      	ldr	r3, [r7, #4]
 8017966:	2b00      	cmp	r3, #0
 8017968:	d04f      	beq.n	8017a0a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801796a:	2308      	movs	r3, #8
 801796c:	425b      	negs	r3, r3
 801796e:	697a      	ldr	r2, [r7, #20]
 8017970:	4413      	add	r3, r2
 8017972:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8017974:	697b      	ldr	r3, [r7, #20]
 8017976:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8017978:	693b      	ldr	r3, [r7, #16]
 801797a:	685a      	ldr	r2, [r3, #4]
 801797c:	4b25      	ldr	r3, [pc, #148]	@ (8017a14 <vPortFree+0xbc>)
 801797e:	681b      	ldr	r3, [r3, #0]
 8017980:	4013      	ands	r3, r2
 8017982:	2b00      	cmp	r3, #0
 8017984:	d10b      	bne.n	801799e <vPortFree+0x46>
	__asm volatile
 8017986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801798a:	f383 8811 	msr	BASEPRI, r3
 801798e:	f3bf 8f6f 	isb	sy
 8017992:	f3bf 8f4f 	dsb	sy
 8017996:	60fb      	str	r3, [r7, #12]
}
 8017998:	bf00      	nop
 801799a:	bf00      	nop
 801799c:	e7fd      	b.n	801799a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801799e:	693b      	ldr	r3, [r7, #16]
 80179a0:	681b      	ldr	r3, [r3, #0]
 80179a2:	2b00      	cmp	r3, #0
 80179a4:	d00b      	beq.n	80179be <vPortFree+0x66>
	__asm volatile
 80179a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80179aa:	f383 8811 	msr	BASEPRI, r3
 80179ae:	f3bf 8f6f 	isb	sy
 80179b2:	f3bf 8f4f 	dsb	sy
 80179b6:	60bb      	str	r3, [r7, #8]
}
 80179b8:	bf00      	nop
 80179ba:	bf00      	nop
 80179bc:	e7fd      	b.n	80179ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80179be:	693b      	ldr	r3, [r7, #16]
 80179c0:	685a      	ldr	r2, [r3, #4]
 80179c2:	4b14      	ldr	r3, [pc, #80]	@ (8017a14 <vPortFree+0xbc>)
 80179c4:	681b      	ldr	r3, [r3, #0]
 80179c6:	4013      	ands	r3, r2
 80179c8:	2b00      	cmp	r3, #0
 80179ca:	d01e      	beq.n	8017a0a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80179cc:	693b      	ldr	r3, [r7, #16]
 80179ce:	681b      	ldr	r3, [r3, #0]
 80179d0:	2b00      	cmp	r3, #0
 80179d2:	d11a      	bne.n	8017a0a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80179d4:	693b      	ldr	r3, [r7, #16]
 80179d6:	685a      	ldr	r2, [r3, #4]
 80179d8:	4b0e      	ldr	r3, [pc, #56]	@ (8017a14 <vPortFree+0xbc>)
 80179da:	681b      	ldr	r3, [r3, #0]
 80179dc:	43db      	mvns	r3, r3
 80179de:	401a      	ands	r2, r3
 80179e0:	693b      	ldr	r3, [r7, #16]
 80179e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80179e4:	f7fe fb60 	bl	80160a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80179e8:	693b      	ldr	r3, [r7, #16]
 80179ea:	685a      	ldr	r2, [r3, #4]
 80179ec:	4b0a      	ldr	r3, [pc, #40]	@ (8017a18 <vPortFree+0xc0>)
 80179ee:	681b      	ldr	r3, [r3, #0]
 80179f0:	4413      	add	r3, r2
 80179f2:	4a09      	ldr	r2, [pc, #36]	@ (8017a18 <vPortFree+0xc0>)
 80179f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80179f6:	6938      	ldr	r0, [r7, #16]
 80179f8:	f000 f874 	bl	8017ae4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80179fc:	4b07      	ldr	r3, [pc, #28]	@ (8017a1c <vPortFree+0xc4>)
 80179fe:	681b      	ldr	r3, [r3, #0]
 8017a00:	3301      	adds	r3, #1
 8017a02:	4a06      	ldr	r2, [pc, #24]	@ (8017a1c <vPortFree+0xc4>)
 8017a04:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8017a06:	f7fe fb5d 	bl	80160c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8017a0a:	bf00      	nop
 8017a0c:	3718      	adds	r7, #24
 8017a0e:	46bd      	mov	sp, r7
 8017a10:	bd80      	pop	{r7, pc}
 8017a12:	bf00      	nop
 8017a14:	200072e0 	.word	0x200072e0
 8017a18:	200072d0 	.word	0x200072d0
 8017a1c:	200072dc 	.word	0x200072dc

08017a20 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8017a20:	b480      	push	{r7}
 8017a22:	b085      	sub	sp, #20
 8017a24:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017a26:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8017a2a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017a2c:	4b27      	ldr	r3, [pc, #156]	@ (8017acc <prvHeapInit+0xac>)
 8017a2e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8017a30:	68fb      	ldr	r3, [r7, #12]
 8017a32:	f003 0307 	and.w	r3, r3, #7
 8017a36:	2b00      	cmp	r3, #0
 8017a38:	d00c      	beq.n	8017a54 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017a3a:	68fb      	ldr	r3, [r7, #12]
 8017a3c:	3307      	adds	r3, #7
 8017a3e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017a40:	68fb      	ldr	r3, [r7, #12]
 8017a42:	f023 0307 	bic.w	r3, r3, #7
 8017a46:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017a48:	68ba      	ldr	r2, [r7, #8]
 8017a4a:	68fb      	ldr	r3, [r7, #12]
 8017a4c:	1ad3      	subs	r3, r2, r3
 8017a4e:	4a1f      	ldr	r2, [pc, #124]	@ (8017acc <prvHeapInit+0xac>)
 8017a50:	4413      	add	r3, r2
 8017a52:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017a54:	68fb      	ldr	r3, [r7, #12]
 8017a56:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017a58:	4a1d      	ldr	r2, [pc, #116]	@ (8017ad0 <prvHeapInit+0xb0>)
 8017a5a:	687b      	ldr	r3, [r7, #4]
 8017a5c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8017a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8017ad0 <prvHeapInit+0xb0>)
 8017a60:	2200      	movs	r2, #0
 8017a62:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8017a64:	687b      	ldr	r3, [r7, #4]
 8017a66:	68ba      	ldr	r2, [r7, #8]
 8017a68:	4413      	add	r3, r2
 8017a6a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017a6c:	2208      	movs	r2, #8
 8017a6e:	68fb      	ldr	r3, [r7, #12]
 8017a70:	1a9b      	subs	r3, r3, r2
 8017a72:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017a74:	68fb      	ldr	r3, [r7, #12]
 8017a76:	f023 0307 	bic.w	r3, r3, #7
 8017a7a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017a7c:	68fb      	ldr	r3, [r7, #12]
 8017a7e:	4a15      	ldr	r2, [pc, #84]	@ (8017ad4 <prvHeapInit+0xb4>)
 8017a80:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8017a82:	4b14      	ldr	r3, [pc, #80]	@ (8017ad4 <prvHeapInit+0xb4>)
 8017a84:	681b      	ldr	r3, [r3, #0]
 8017a86:	2200      	movs	r2, #0
 8017a88:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8017a8a:	4b12      	ldr	r3, [pc, #72]	@ (8017ad4 <prvHeapInit+0xb4>)
 8017a8c:	681b      	ldr	r3, [r3, #0]
 8017a8e:	2200      	movs	r2, #0
 8017a90:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8017a92:	687b      	ldr	r3, [r7, #4]
 8017a94:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8017a96:	683b      	ldr	r3, [r7, #0]
 8017a98:	68fa      	ldr	r2, [r7, #12]
 8017a9a:	1ad2      	subs	r2, r2, r3
 8017a9c:	683b      	ldr	r3, [r7, #0]
 8017a9e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8017aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8017ad4 <prvHeapInit+0xb4>)
 8017aa2:	681a      	ldr	r2, [r3, #0]
 8017aa4:	683b      	ldr	r3, [r7, #0]
 8017aa6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017aa8:	683b      	ldr	r3, [r7, #0]
 8017aaa:	685b      	ldr	r3, [r3, #4]
 8017aac:	4a0a      	ldr	r2, [pc, #40]	@ (8017ad8 <prvHeapInit+0xb8>)
 8017aae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017ab0:	683b      	ldr	r3, [r7, #0]
 8017ab2:	685b      	ldr	r3, [r3, #4]
 8017ab4:	4a09      	ldr	r2, [pc, #36]	@ (8017adc <prvHeapInit+0xbc>)
 8017ab6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017ab8:	4b09      	ldr	r3, [pc, #36]	@ (8017ae0 <prvHeapInit+0xc0>)
 8017aba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8017abe:	601a      	str	r2, [r3, #0]
}
 8017ac0:	bf00      	nop
 8017ac2:	3714      	adds	r7, #20
 8017ac4:	46bd      	mov	sp, r7
 8017ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017aca:	4770      	bx	lr
 8017acc:	200036c4 	.word	0x200036c4
 8017ad0:	200072c4 	.word	0x200072c4
 8017ad4:	200072cc 	.word	0x200072cc
 8017ad8:	200072d4 	.word	0x200072d4
 8017adc:	200072d0 	.word	0x200072d0
 8017ae0:	200072e0 	.word	0x200072e0

08017ae4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8017ae4:	b480      	push	{r7}
 8017ae6:	b085      	sub	sp, #20
 8017ae8:	af00      	add	r7, sp, #0
 8017aea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8017aec:	4b28      	ldr	r3, [pc, #160]	@ (8017b90 <prvInsertBlockIntoFreeList+0xac>)
 8017aee:	60fb      	str	r3, [r7, #12]
 8017af0:	e002      	b.n	8017af8 <prvInsertBlockIntoFreeList+0x14>
 8017af2:	68fb      	ldr	r3, [r7, #12]
 8017af4:	681b      	ldr	r3, [r3, #0]
 8017af6:	60fb      	str	r3, [r7, #12]
 8017af8:	68fb      	ldr	r3, [r7, #12]
 8017afa:	681b      	ldr	r3, [r3, #0]
 8017afc:	687a      	ldr	r2, [r7, #4]
 8017afe:	429a      	cmp	r2, r3
 8017b00:	d8f7      	bhi.n	8017af2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8017b02:	68fb      	ldr	r3, [r7, #12]
 8017b04:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8017b06:	68fb      	ldr	r3, [r7, #12]
 8017b08:	685b      	ldr	r3, [r3, #4]
 8017b0a:	68ba      	ldr	r2, [r7, #8]
 8017b0c:	4413      	add	r3, r2
 8017b0e:	687a      	ldr	r2, [r7, #4]
 8017b10:	429a      	cmp	r2, r3
 8017b12:	d108      	bne.n	8017b26 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8017b14:	68fb      	ldr	r3, [r7, #12]
 8017b16:	685a      	ldr	r2, [r3, #4]
 8017b18:	687b      	ldr	r3, [r7, #4]
 8017b1a:	685b      	ldr	r3, [r3, #4]
 8017b1c:	441a      	add	r2, r3
 8017b1e:	68fb      	ldr	r3, [r7, #12]
 8017b20:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8017b22:	68fb      	ldr	r3, [r7, #12]
 8017b24:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017b26:	687b      	ldr	r3, [r7, #4]
 8017b28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017b2a:	687b      	ldr	r3, [r7, #4]
 8017b2c:	685b      	ldr	r3, [r3, #4]
 8017b2e:	68ba      	ldr	r2, [r7, #8]
 8017b30:	441a      	add	r2, r3
 8017b32:	68fb      	ldr	r3, [r7, #12]
 8017b34:	681b      	ldr	r3, [r3, #0]
 8017b36:	429a      	cmp	r2, r3
 8017b38:	d118      	bne.n	8017b6c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017b3a:	68fb      	ldr	r3, [r7, #12]
 8017b3c:	681a      	ldr	r2, [r3, #0]
 8017b3e:	4b15      	ldr	r3, [pc, #84]	@ (8017b94 <prvInsertBlockIntoFreeList+0xb0>)
 8017b40:	681b      	ldr	r3, [r3, #0]
 8017b42:	429a      	cmp	r2, r3
 8017b44:	d00d      	beq.n	8017b62 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017b46:	687b      	ldr	r3, [r7, #4]
 8017b48:	685a      	ldr	r2, [r3, #4]
 8017b4a:	68fb      	ldr	r3, [r7, #12]
 8017b4c:	681b      	ldr	r3, [r3, #0]
 8017b4e:	685b      	ldr	r3, [r3, #4]
 8017b50:	441a      	add	r2, r3
 8017b52:	687b      	ldr	r3, [r7, #4]
 8017b54:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017b56:	68fb      	ldr	r3, [r7, #12]
 8017b58:	681b      	ldr	r3, [r3, #0]
 8017b5a:	681a      	ldr	r2, [r3, #0]
 8017b5c:	687b      	ldr	r3, [r7, #4]
 8017b5e:	601a      	str	r2, [r3, #0]
 8017b60:	e008      	b.n	8017b74 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8017b62:	4b0c      	ldr	r3, [pc, #48]	@ (8017b94 <prvInsertBlockIntoFreeList+0xb0>)
 8017b64:	681a      	ldr	r2, [r3, #0]
 8017b66:	687b      	ldr	r3, [r7, #4]
 8017b68:	601a      	str	r2, [r3, #0]
 8017b6a:	e003      	b.n	8017b74 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017b6c:	68fb      	ldr	r3, [r7, #12]
 8017b6e:	681a      	ldr	r2, [r3, #0]
 8017b70:	687b      	ldr	r3, [r7, #4]
 8017b72:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017b74:	68fa      	ldr	r2, [r7, #12]
 8017b76:	687b      	ldr	r3, [r7, #4]
 8017b78:	429a      	cmp	r2, r3
 8017b7a:	d002      	beq.n	8017b82 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017b7c:	68fb      	ldr	r3, [r7, #12]
 8017b7e:	687a      	ldr	r2, [r7, #4]
 8017b80:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017b82:	bf00      	nop
 8017b84:	3714      	adds	r7, #20
 8017b86:	46bd      	mov	sp, r7
 8017b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b8c:	4770      	bx	lr
 8017b8e:	bf00      	nop
 8017b90:	200072c4 	.word	0x200072c4
 8017b94:	200072cc 	.word	0x200072cc

08017b98 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017b98:	b580      	push	{r7, lr}
 8017b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8017b9c:	2200      	movs	r2, #0
 8017b9e:	4912      	ldr	r1, [pc, #72]	@ (8017be8 <MX_USB_DEVICE_Init+0x50>)
 8017ba0:	4812      	ldr	r0, [pc, #72]	@ (8017bec <MX_USB_DEVICE_Init+0x54>)
 8017ba2:	f7f5 fef2 	bl	800d98a <USBD_Init>
 8017ba6:	4603      	mov	r3, r0
 8017ba8:	2b00      	cmp	r3, #0
 8017baa:	d001      	beq.n	8017bb0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017bac:	f7e9 fba0 	bl	80012f0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 8017bb0:	490f      	ldr	r1, [pc, #60]	@ (8017bf0 <MX_USB_DEVICE_Init+0x58>)
 8017bb2:	480e      	ldr	r0, [pc, #56]	@ (8017bec <MX_USB_DEVICE_Init+0x54>)
 8017bb4:	f7f5 ff19 	bl	800d9ea <USBD_RegisterClass>
 8017bb8:	4603      	mov	r3, r0
 8017bba:	2b00      	cmp	r3, #0
 8017bbc:	d001      	beq.n	8017bc2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017bbe:	f7e9 fb97 	bl	80012f0 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 8017bc2:	490c      	ldr	r1, [pc, #48]	@ (8017bf4 <MX_USB_DEVICE_Init+0x5c>)
 8017bc4:	4809      	ldr	r0, [pc, #36]	@ (8017bec <MX_USB_DEVICE_Init+0x54>)
 8017bc6:	f7f4 f8d5 	bl	800bd74 <USBD_MSC_RegisterStorage>
 8017bca:	4603      	mov	r3, r0
 8017bcc:	2b00      	cmp	r3, #0
 8017bce:	d001      	beq.n	8017bd4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017bd0:	f7e9 fb8e 	bl	80012f0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017bd4:	4805      	ldr	r0, [pc, #20]	@ (8017bec <MX_USB_DEVICE_Init+0x54>)
 8017bd6:	f7f5 ff3e 	bl	800da56 <USBD_Start>
 8017bda:	4603      	mov	r3, r0
 8017bdc:	2b00      	cmp	r3, #0
 8017bde:	d001      	beq.n	8017be4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017be0:	f7e9 fb86 	bl	80012f0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017be4:	bf00      	nop
 8017be6:	bd80      	pop	{r7, pc}
 8017be8:	20000090 	.word	0x20000090
 8017bec:	200072e4 	.word	0x200072e4
 8017bf0:	2000000c 	.word	0x2000000c
 8017bf4:	200000e0 	.word	0x200000e0

08017bf8 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017bf8:	b480      	push	{r7}
 8017bfa:	b083      	sub	sp, #12
 8017bfc:	af00      	add	r7, sp, #0
 8017bfe:	4603      	mov	r3, r0
 8017c00:	6039      	str	r1, [r7, #0]
 8017c02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8017c04:	683b      	ldr	r3, [r7, #0]
 8017c06:	2212      	movs	r2, #18
 8017c08:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8017c0a:	4b03      	ldr	r3, [pc, #12]	@ (8017c18 <USBD_FS_DeviceDescriptor+0x20>)
}
 8017c0c:	4618      	mov	r0, r3
 8017c0e:	370c      	adds	r7, #12
 8017c10:	46bd      	mov	sp, r7
 8017c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c16:	4770      	bx	lr
 8017c18:	200000ac 	.word	0x200000ac

08017c1c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017c1c:	b480      	push	{r7}
 8017c1e:	b083      	sub	sp, #12
 8017c20:	af00      	add	r7, sp, #0
 8017c22:	4603      	mov	r3, r0
 8017c24:	6039      	str	r1, [r7, #0]
 8017c26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017c28:	683b      	ldr	r3, [r7, #0]
 8017c2a:	2204      	movs	r2, #4
 8017c2c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017c2e:	4b03      	ldr	r3, [pc, #12]	@ (8017c3c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8017c30:	4618      	mov	r0, r3
 8017c32:	370c      	adds	r7, #12
 8017c34:	46bd      	mov	sp, r7
 8017c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c3a:	4770      	bx	lr
 8017c3c:	200000c0 	.word	0x200000c0

08017c40 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017c40:	b580      	push	{r7, lr}
 8017c42:	b082      	sub	sp, #8
 8017c44:	af00      	add	r7, sp, #0
 8017c46:	4603      	mov	r3, r0
 8017c48:	6039      	str	r1, [r7, #0]
 8017c4a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017c4c:	79fb      	ldrb	r3, [r7, #7]
 8017c4e:	2b00      	cmp	r3, #0
 8017c50:	d105      	bne.n	8017c5e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017c52:	683a      	ldr	r2, [r7, #0]
 8017c54:	4907      	ldr	r1, [pc, #28]	@ (8017c74 <USBD_FS_ProductStrDescriptor+0x34>)
 8017c56:	4808      	ldr	r0, [pc, #32]	@ (8017c78 <USBD_FS_ProductStrDescriptor+0x38>)
 8017c58:	f7f7 f8c2 	bl	800ede0 <USBD_GetString>
 8017c5c:	e004      	b.n	8017c68 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017c5e:	683a      	ldr	r2, [r7, #0]
 8017c60:	4904      	ldr	r1, [pc, #16]	@ (8017c74 <USBD_FS_ProductStrDescriptor+0x34>)
 8017c62:	4805      	ldr	r0, [pc, #20]	@ (8017c78 <USBD_FS_ProductStrDescriptor+0x38>)
 8017c64:	f7f7 f8bc 	bl	800ede0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017c68:	4b02      	ldr	r3, [pc, #8]	@ (8017c74 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8017c6a:	4618      	mov	r0, r3
 8017c6c:	3708      	adds	r7, #8
 8017c6e:	46bd      	mov	sp, r7
 8017c70:	bd80      	pop	{r7, pc}
 8017c72:	bf00      	nop
 8017c74:	200075c0 	.word	0x200075c0
 8017c78:	0801a6c8 	.word	0x0801a6c8

08017c7c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017c7c:	b580      	push	{r7, lr}
 8017c7e:	b082      	sub	sp, #8
 8017c80:	af00      	add	r7, sp, #0
 8017c82:	4603      	mov	r3, r0
 8017c84:	6039      	str	r1, [r7, #0]
 8017c86:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017c88:	683a      	ldr	r2, [r7, #0]
 8017c8a:	4904      	ldr	r1, [pc, #16]	@ (8017c9c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8017c8c:	4804      	ldr	r0, [pc, #16]	@ (8017ca0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8017c8e:	f7f7 f8a7 	bl	800ede0 <USBD_GetString>
  return USBD_StrDesc;
 8017c92:	4b02      	ldr	r3, [pc, #8]	@ (8017c9c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8017c94:	4618      	mov	r0, r3
 8017c96:	3708      	adds	r7, #8
 8017c98:	46bd      	mov	sp, r7
 8017c9a:	bd80      	pop	{r7, pc}
 8017c9c:	200075c0 	.word	0x200075c0
 8017ca0:	0801a6dc 	.word	0x0801a6dc

08017ca4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017ca4:	b580      	push	{r7, lr}
 8017ca6:	b082      	sub	sp, #8
 8017ca8:	af00      	add	r7, sp, #0
 8017caa:	4603      	mov	r3, r0
 8017cac:	6039      	str	r1, [r7, #0]
 8017cae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8017cb0:	683b      	ldr	r3, [r7, #0]
 8017cb2:	221a      	movs	r2, #26
 8017cb4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8017cb6:	f000 f843 	bl	8017d40 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8017cba:	4b02      	ldr	r3, [pc, #8]	@ (8017cc4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8017cbc:	4618      	mov	r0, r3
 8017cbe:	3708      	adds	r7, #8
 8017cc0:	46bd      	mov	sp, r7
 8017cc2:	bd80      	pop	{r7, pc}
 8017cc4:	200000c4 	.word	0x200000c4

08017cc8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017cc8:	b580      	push	{r7, lr}
 8017cca:	b082      	sub	sp, #8
 8017ccc:	af00      	add	r7, sp, #0
 8017cce:	4603      	mov	r3, r0
 8017cd0:	6039      	str	r1, [r7, #0]
 8017cd2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8017cd4:	79fb      	ldrb	r3, [r7, #7]
 8017cd6:	2b00      	cmp	r3, #0
 8017cd8:	d105      	bne.n	8017ce6 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8017cda:	683a      	ldr	r2, [r7, #0]
 8017cdc:	4907      	ldr	r1, [pc, #28]	@ (8017cfc <USBD_FS_ConfigStrDescriptor+0x34>)
 8017cde:	4808      	ldr	r0, [pc, #32]	@ (8017d00 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017ce0:	f7f7 f87e 	bl	800ede0 <USBD_GetString>
 8017ce4:	e004      	b.n	8017cf0 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8017ce6:	683a      	ldr	r2, [r7, #0]
 8017ce8:	4904      	ldr	r1, [pc, #16]	@ (8017cfc <USBD_FS_ConfigStrDescriptor+0x34>)
 8017cea:	4805      	ldr	r0, [pc, #20]	@ (8017d00 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017cec:	f7f7 f878 	bl	800ede0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017cf0:	4b02      	ldr	r3, [pc, #8]	@ (8017cfc <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8017cf2:	4618      	mov	r0, r3
 8017cf4:	3708      	adds	r7, #8
 8017cf6:	46bd      	mov	sp, r7
 8017cf8:	bd80      	pop	{r7, pc}
 8017cfa:	bf00      	nop
 8017cfc:	200075c0 	.word	0x200075c0
 8017d00:	0801a6f0 	.word	0x0801a6f0

08017d04 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017d04:	b580      	push	{r7, lr}
 8017d06:	b082      	sub	sp, #8
 8017d08:	af00      	add	r7, sp, #0
 8017d0a:	4603      	mov	r3, r0
 8017d0c:	6039      	str	r1, [r7, #0]
 8017d0e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017d10:	79fb      	ldrb	r3, [r7, #7]
 8017d12:	2b00      	cmp	r3, #0
 8017d14:	d105      	bne.n	8017d22 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8017d16:	683a      	ldr	r2, [r7, #0]
 8017d18:	4907      	ldr	r1, [pc, #28]	@ (8017d38 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8017d1a:	4808      	ldr	r0, [pc, #32]	@ (8017d3c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8017d1c:	f7f7 f860 	bl	800ede0 <USBD_GetString>
 8017d20:	e004      	b.n	8017d2c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8017d22:	683a      	ldr	r2, [r7, #0]
 8017d24:	4904      	ldr	r1, [pc, #16]	@ (8017d38 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8017d26:	4805      	ldr	r0, [pc, #20]	@ (8017d3c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8017d28:	f7f7 f85a 	bl	800ede0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8017d2c:	4b02      	ldr	r3, [pc, #8]	@ (8017d38 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8017d2e:	4618      	mov	r0, r3
 8017d30:	3708      	adds	r7, #8
 8017d32:	46bd      	mov	sp, r7
 8017d34:	bd80      	pop	{r7, pc}
 8017d36:	bf00      	nop
 8017d38:	200075c0 	.word	0x200075c0
 8017d3c:	0801a6fc 	.word	0x0801a6fc

08017d40 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017d40:	b580      	push	{r7, lr}
 8017d42:	b084      	sub	sp, #16
 8017d44:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017d46:	4b0f      	ldr	r3, [pc, #60]	@ (8017d84 <Get_SerialNum+0x44>)
 8017d48:	681b      	ldr	r3, [r3, #0]
 8017d4a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017d4c:	4b0e      	ldr	r3, [pc, #56]	@ (8017d88 <Get_SerialNum+0x48>)
 8017d4e:	681b      	ldr	r3, [r3, #0]
 8017d50:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017d52:	4b0e      	ldr	r3, [pc, #56]	@ (8017d8c <Get_SerialNum+0x4c>)
 8017d54:	681b      	ldr	r3, [r3, #0]
 8017d56:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017d58:	68fa      	ldr	r2, [r7, #12]
 8017d5a:	687b      	ldr	r3, [r7, #4]
 8017d5c:	4413      	add	r3, r2
 8017d5e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017d60:	68fb      	ldr	r3, [r7, #12]
 8017d62:	2b00      	cmp	r3, #0
 8017d64:	d009      	beq.n	8017d7a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017d66:	2208      	movs	r2, #8
 8017d68:	4909      	ldr	r1, [pc, #36]	@ (8017d90 <Get_SerialNum+0x50>)
 8017d6a:	68f8      	ldr	r0, [r7, #12]
 8017d6c:	f000 f814 	bl	8017d98 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017d70:	2204      	movs	r2, #4
 8017d72:	4908      	ldr	r1, [pc, #32]	@ (8017d94 <Get_SerialNum+0x54>)
 8017d74:	68b8      	ldr	r0, [r7, #8]
 8017d76:	f000 f80f 	bl	8017d98 <IntToUnicode>
  }
}
 8017d7a:	bf00      	nop
 8017d7c:	3710      	adds	r7, #16
 8017d7e:	46bd      	mov	sp, r7
 8017d80:	bd80      	pop	{r7, pc}
 8017d82:	bf00      	nop
 8017d84:	1fff7a10 	.word	0x1fff7a10
 8017d88:	1fff7a14 	.word	0x1fff7a14
 8017d8c:	1fff7a18 	.word	0x1fff7a18
 8017d90:	200000c6 	.word	0x200000c6
 8017d94:	200000d6 	.word	0x200000d6

08017d98 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017d98:	b480      	push	{r7}
 8017d9a:	b087      	sub	sp, #28
 8017d9c:	af00      	add	r7, sp, #0
 8017d9e:	60f8      	str	r0, [r7, #12]
 8017da0:	60b9      	str	r1, [r7, #8]
 8017da2:	4613      	mov	r3, r2
 8017da4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8017da6:	2300      	movs	r3, #0
 8017da8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017daa:	2300      	movs	r3, #0
 8017dac:	75fb      	strb	r3, [r7, #23]
 8017dae:	e027      	b.n	8017e00 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017db0:	68fb      	ldr	r3, [r7, #12]
 8017db2:	0f1b      	lsrs	r3, r3, #28
 8017db4:	2b09      	cmp	r3, #9
 8017db6:	d80b      	bhi.n	8017dd0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017db8:	68fb      	ldr	r3, [r7, #12]
 8017dba:	0f1b      	lsrs	r3, r3, #28
 8017dbc:	b2da      	uxtb	r2, r3
 8017dbe:	7dfb      	ldrb	r3, [r7, #23]
 8017dc0:	005b      	lsls	r3, r3, #1
 8017dc2:	4619      	mov	r1, r3
 8017dc4:	68bb      	ldr	r3, [r7, #8]
 8017dc6:	440b      	add	r3, r1
 8017dc8:	3230      	adds	r2, #48	@ 0x30
 8017dca:	b2d2      	uxtb	r2, r2
 8017dcc:	701a      	strb	r2, [r3, #0]
 8017dce:	e00a      	b.n	8017de6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017dd0:	68fb      	ldr	r3, [r7, #12]
 8017dd2:	0f1b      	lsrs	r3, r3, #28
 8017dd4:	b2da      	uxtb	r2, r3
 8017dd6:	7dfb      	ldrb	r3, [r7, #23]
 8017dd8:	005b      	lsls	r3, r3, #1
 8017dda:	4619      	mov	r1, r3
 8017ddc:	68bb      	ldr	r3, [r7, #8]
 8017dde:	440b      	add	r3, r1
 8017de0:	3237      	adds	r2, #55	@ 0x37
 8017de2:	b2d2      	uxtb	r2, r2
 8017de4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8017de6:	68fb      	ldr	r3, [r7, #12]
 8017de8:	011b      	lsls	r3, r3, #4
 8017dea:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017dec:	7dfb      	ldrb	r3, [r7, #23]
 8017dee:	005b      	lsls	r3, r3, #1
 8017df0:	3301      	adds	r3, #1
 8017df2:	68ba      	ldr	r2, [r7, #8]
 8017df4:	4413      	add	r3, r2
 8017df6:	2200      	movs	r2, #0
 8017df8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8017dfa:	7dfb      	ldrb	r3, [r7, #23]
 8017dfc:	3301      	adds	r3, #1
 8017dfe:	75fb      	strb	r3, [r7, #23]
 8017e00:	7dfa      	ldrb	r2, [r7, #23]
 8017e02:	79fb      	ldrb	r3, [r7, #7]
 8017e04:	429a      	cmp	r2, r3
 8017e06:	d3d3      	bcc.n	8017db0 <IntToUnicode+0x18>
  }
}
 8017e08:	bf00      	nop
 8017e0a:	bf00      	nop
 8017e0c:	371c      	adds	r7, #28
 8017e0e:	46bd      	mov	sp, r7
 8017e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e14:	4770      	bx	lr
	...

08017e18 <STORAGE_Init_FS>:
  * @brief  Initializes the storage unit (medium) over USB FS IP
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 8017e18:	b580      	push	{r7, lr}
 8017e1a:	b082      	sub	sp, #8
 8017e1c:	af00      	add	r7, sp, #0
 8017e1e:	4603      	mov	r3, r0
 8017e20:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  UNUSED(lun);
  
  // USB 연결 시 SD 카드 하드웨어 상태 재점검 및 초기화 확인
  if (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_ERROR) {
 8017e22:	4807      	ldr	r0, [pc, #28]	@ (8017e40 <STORAGE_Init_FS+0x28>)
 8017e24:	f7ef fbb6 	bl	8007594 <HAL_SD_GetCardState>
 8017e28:	4603      	mov	r3, r0
 8017e2a:	2bff      	cmp	r3, #255	@ 0xff
 8017e2c:	d102      	bne.n	8017e34 <STORAGE_Init_FS+0x1c>
      HAL_SD_Init(&hsd);
 8017e2e:	4804      	ldr	r0, [pc, #16]	@ (8017e40 <STORAGE_Init_FS+0x28>)
 8017e30:	f7ee f9d2 	bl	80061d8 <HAL_SD_Init>
  }
  
  return (USBD_OK);
 8017e34:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8017e36:	4618      	mov	r0, r3
 8017e38:	3708      	adds	r7, #8
 8017e3a:	46bd      	mov	sp, r7
 8017e3c:	bd80      	pop	{r7, pc}
 8017e3e:	bf00      	nop
 8017e40:	200024bc 	.word	0x200024bc

08017e44 <STORAGE_GetCapacity_FS>:
  * @param  block_num: Number of total block number.
  * @param  block_size: Block size.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 8017e44:	b580      	push	{r7, lr}
 8017e46:	b08c      	sub	sp, #48	@ 0x30
 8017e48:	af00      	add	r7, sp, #0
 8017e4a:	4603      	mov	r3, r0
 8017e4c:	60b9      	str	r1, [r7, #8]
 8017e4e:	607a      	str	r2, [r7, #4]
 8017e50:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  UNUSED(lun);
  HAL_SD_CardInfoTypeDef info;
  
  // 실제 SD 카드 하드웨어 정보를 조회하여 PC에 전달
  if(HAL_SD_GetCardInfo(&hsd, &info) == HAL_OK)
 8017e52:	f107 0310 	add.w	r3, r7, #16
 8017e56:	4619      	mov	r1, r3
 8017e58:	4809      	ldr	r0, [pc, #36]	@ (8017e80 <STORAGE_GetCapacity_FS+0x3c>)
 8017e5a:	f7ef fad5 	bl	8007408 <HAL_SD_GetCardInfo>
 8017e5e:	4603      	mov	r3, r0
 8017e60:	2b00      	cmp	r3, #0
 8017e62:	d108      	bne.n	8017e76 <STORAGE_GetCapacity_FS+0x32>
  {
    *block_num = info.BlockNbr;
 8017e64:	6a3a      	ldr	r2, [r7, #32]
 8017e66:	68bb      	ldr	r3, [r7, #8]
 8017e68:	601a      	str	r2, [r3, #0]
    *block_size = info.BlockSize;
 8017e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e6c:	b29a      	uxth	r2, r3
 8017e6e:	687b      	ldr	r3, [r7, #4]
 8017e70:	801a      	strh	r2, [r3, #0]
    return USBD_OK;
 8017e72:	2300      	movs	r3, #0
 8017e74:	e000      	b.n	8017e78 <STORAGE_GetCapacity_FS+0x34>
  }
  return USBD_FAIL;
 8017e76:	2303      	movs	r3, #3
  /* USER CODE END 3 */
}
 8017e78:	4618      	mov	r0, r3
 8017e7a:	3730      	adds	r7, #48	@ 0x30
 8017e7c:	46bd      	mov	sp, r7
 8017e7e:	bd80      	pop	{r7, pc}
 8017e80:	200024bc 	.word	0x200024bc

08017e84 <STORAGE_IsReady_FS>:
  * @brief   Checks whether the medium is ready.
  * @param  lun:  Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 8017e84:	b580      	push	{r7, lr}
 8017e86:	b082      	sub	sp, #8
 8017e88:	af00      	add	r7, sp, #0
 8017e8a:	4603      	mov	r3, r0
 8017e8c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(lun);
  // SD 카드가 데이터 전송 가능 상태인지 검사
  if(HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER)
 8017e8e:	4806      	ldr	r0, [pc, #24]	@ (8017ea8 <STORAGE_IsReady_FS+0x24>)
 8017e90:	f7ef fb80 	bl	8007594 <HAL_SD_GetCardState>
 8017e94:	4603      	mov	r3, r0
 8017e96:	2b04      	cmp	r3, #4
 8017e98:	d101      	bne.n	8017e9e <STORAGE_IsReady_FS+0x1a>
  {
      return USBD_OK;
 8017e9a:	2300      	movs	r3, #0
 8017e9c:	e000      	b.n	8017ea0 <STORAGE_IsReady_FS+0x1c>
  }
  return USBD_FAIL;
 8017e9e:	2303      	movs	r3, #3
  /* USER CODE END 4 */
}
 8017ea0:	4618      	mov	r0, r3
 8017ea2:	3708      	adds	r7, #8
 8017ea4:	46bd      	mov	sp, r7
 8017ea6:	bd80      	pop	{r7, pc}
 8017ea8:	200024bc 	.word	0x200024bc

08017eac <STORAGE_IsWriteProtected_FS>:
  * @brief  Checks whether the medium is write protected.
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 8017eac:	b480      	push	{r7}
 8017eae:	b083      	sub	sp, #12
 8017eb0:	af00      	add	r7, sp, #0
 8017eb2:	4603      	mov	r3, r0
 8017eb4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(lun);

  return (USBD_OK);
 8017eb6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017eb8:	4618      	mov	r0, r3
 8017eba:	370c      	adds	r7, #12
 8017ebc:	46bd      	mov	sp, r7
 8017ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ec2:	4770      	bx	lr

08017ec4 <STORAGE_Read_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8017ec4:	b580      	push	{r7, lr}
 8017ec6:	b088      	sub	sp, #32
 8017ec8:	af02      	add	r7, sp, #8
 8017eca:	60b9      	str	r1, [r7, #8]
 8017ecc:	607a      	str	r2, [r7, #4]
 8017ece:	461a      	mov	r2, r3
 8017ed0:	4603      	mov	r3, r0
 8017ed2:	73fb      	strb	r3, [r7, #15]
 8017ed4:	4613      	mov	r3, r2
 8017ed6:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
  UNUSED(lun);
  HAL_StatusTypeDef status;

  // 하드웨어 레벨에서 섹터 데이터 읽기 시도함
  status = HAL_SD_ReadBlocks(&hsd, buf, blk_addr, blk_len, 1000);
 8017ed8:	89bb      	ldrh	r3, [r7, #12]
 8017eda:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8017ede:	9200      	str	r2, [sp, #0]
 8017ee0:	687a      	ldr	r2, [r7, #4]
 8017ee2:	68b9      	ldr	r1, [r7, #8]
 8017ee4:	4807      	ldr	r0, [pc, #28]	@ (8017f04 <STORAGE_Read_FS+0x40>)
 8017ee6:	f7ee fa1f 	bl	8006328 <HAL_SD_ReadBlocks>
 8017eea:	4603      	mov	r3, r0
 8017eec:	75fb      	strb	r3, [r7, #23]
          printf("[USB] Read MBR FAILED! Error: 0x%08lX\r\n", hsd.ErrorCode);
      }
  }
  */

  return (status == HAL_OK) ? USBD_OK : USBD_FAIL;
 8017eee:	7dfb      	ldrb	r3, [r7, #23]
 8017ef0:	2b00      	cmp	r3, #0
 8017ef2:	d101      	bne.n	8017ef8 <STORAGE_Read_FS+0x34>
 8017ef4:	2300      	movs	r3, #0
 8017ef6:	e000      	b.n	8017efa <STORAGE_Read_FS+0x36>
 8017ef8:	2303      	movs	r3, #3
  /* USER CODE END 6 */
}
 8017efa:	4618      	mov	r0, r3
 8017efc:	3718      	adds	r7, #24
 8017efe:	46bd      	mov	sp, r7
 8017f00:	bd80      	pop	{r7, pc}
 8017f02:	bf00      	nop
 8017f04:	200024bc 	.word	0x200024bc

08017f08 <STORAGE_Write_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8017f08:	b580      	push	{r7, lr}
 8017f0a:	b086      	sub	sp, #24
 8017f0c:	af02      	add	r7, sp, #8
 8017f0e:	60b9      	str	r1, [r7, #8]
 8017f10:	607a      	str	r2, [r7, #4]
 8017f12:	461a      	mov	r2, r3
 8017f14:	4603      	mov	r3, r0
 8017f16:	73fb      	strb	r3, [r7, #15]
 8017f18:	4613      	mov	r3, r2
 8017f1a:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
  UNUSED(lun);
  // 하드웨어 레벨에서 섹터 데이터 쓰기 실행
  if(HAL_SD_WriteBlocks(&hsd, buf, blk_addr, blk_len, 1000) == HAL_OK)
 8017f1c:	89bb      	ldrh	r3, [r7, #12]
 8017f1e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8017f22:	9200      	str	r2, [sp, #0]
 8017f24:	687a      	ldr	r2, [r7, #4]
 8017f26:	68b9      	ldr	r1, [r7, #8]
 8017f28:	4806      	ldr	r0, [pc, #24]	@ (8017f44 <STORAGE_Write_FS+0x3c>)
 8017f2a:	f7ee fbe3 	bl	80066f4 <HAL_SD_WriteBlocks>
 8017f2e:	4603      	mov	r3, r0
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d101      	bne.n	8017f38 <STORAGE_Write_FS+0x30>
  {
      return USBD_OK;
 8017f34:	2300      	movs	r3, #0
 8017f36:	e000      	b.n	8017f3a <STORAGE_Write_FS+0x32>
  }
  return USBD_FAIL;
 8017f38:	2303      	movs	r3, #3
  /* USER CODE END 7 */
}
 8017f3a:	4618      	mov	r0, r3
 8017f3c:	3710      	adds	r7, #16
 8017f3e:	46bd      	mov	sp, r7
 8017f40:	bd80      	pop	{r7, pc}
 8017f42:	bf00      	nop
 8017f44:	200024bc 	.word	0x200024bc

08017f48 <STORAGE_GetMaxLun_FS>:
  * @brief  Returns the Max Supported LUNs.
  * @param  None
  * @retval Lun(s) number.
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 8017f48:	b480      	push	{r7}
 8017f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 8017f4c:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8017f4e:	4618      	mov	r0, r3
 8017f50:	46bd      	mov	sp, r7
 8017f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f56:	4770      	bx	lr

08017f58 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8017f58:	b580      	push	{r7, lr}
 8017f5a:	b08a      	sub	sp, #40	@ 0x28
 8017f5c:	af00      	add	r7, sp, #0
 8017f5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017f60:	f107 0314 	add.w	r3, r7, #20
 8017f64:	2200      	movs	r2, #0
 8017f66:	601a      	str	r2, [r3, #0]
 8017f68:	605a      	str	r2, [r3, #4]
 8017f6a:	609a      	str	r2, [r3, #8]
 8017f6c:	60da      	str	r2, [r3, #12]
 8017f6e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8017f70:	687b      	ldr	r3, [r7, #4]
 8017f72:	681b      	ldr	r3, [r3, #0]
 8017f74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8017f78:	d13a      	bne.n	8017ff0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017f7a:	2300      	movs	r3, #0
 8017f7c:	613b      	str	r3, [r7, #16]
 8017f7e:	4b1e      	ldr	r3, [pc, #120]	@ (8017ff8 <HAL_PCD_MspInit+0xa0>)
 8017f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017f82:	4a1d      	ldr	r2, [pc, #116]	@ (8017ff8 <HAL_PCD_MspInit+0xa0>)
 8017f84:	f043 0301 	orr.w	r3, r3, #1
 8017f88:	6313      	str	r3, [r2, #48]	@ 0x30
 8017f8a:	4b1b      	ldr	r3, [pc, #108]	@ (8017ff8 <HAL_PCD_MspInit+0xa0>)
 8017f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017f8e:	f003 0301 	and.w	r3, r3, #1
 8017f92:	613b      	str	r3, [r7, #16]
 8017f94:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8017f96:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8017f9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017f9c:	2302      	movs	r3, #2
 8017f9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017fa0:	2300      	movs	r3, #0
 8017fa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017fa4:	2303      	movs	r3, #3
 8017fa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8017fa8:	230a      	movs	r3, #10
 8017faa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017fac:	f107 0314 	add.w	r3, r7, #20
 8017fb0:	4619      	mov	r1, r3
 8017fb2:	4812      	ldr	r0, [pc, #72]	@ (8017ffc <HAL_PCD_MspInit+0xa4>)
 8017fb4:	f7ea fc62 	bl	800287c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017fb8:	4b0f      	ldr	r3, [pc, #60]	@ (8017ff8 <HAL_PCD_MspInit+0xa0>)
 8017fba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017fbc:	4a0e      	ldr	r2, [pc, #56]	@ (8017ff8 <HAL_PCD_MspInit+0xa0>)
 8017fbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017fc2:	6353      	str	r3, [r2, #52]	@ 0x34
 8017fc4:	2300      	movs	r3, #0
 8017fc6:	60fb      	str	r3, [r7, #12]
 8017fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8017ff8 <HAL_PCD_MspInit+0xa0>)
 8017fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017fcc:	4a0a      	ldr	r2, [pc, #40]	@ (8017ff8 <HAL_PCD_MspInit+0xa0>)
 8017fce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8017fd2:	6453      	str	r3, [r2, #68]	@ 0x44
 8017fd4:	4b08      	ldr	r3, [pc, #32]	@ (8017ff8 <HAL_PCD_MspInit+0xa0>)
 8017fd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017fd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8017fdc:	60fb      	str	r3, [r7, #12]
 8017fde:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8017fe0:	2200      	movs	r2, #0
 8017fe2:	2105      	movs	r1, #5
 8017fe4:	2043      	movs	r0, #67	@ 0x43
 8017fe6:	f7ea f804 	bl	8001ff2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8017fea:	2043      	movs	r0, #67	@ 0x43
 8017fec:	f7ea f81d 	bl	800202a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8017ff0:	bf00      	nop
 8017ff2:	3728      	adds	r7, #40	@ 0x28
 8017ff4:	46bd      	mov	sp, r7
 8017ff6:	bd80      	pop	{r7, pc}
 8017ff8:	40023800 	.word	0x40023800
 8017ffc:	40020000 	.word	0x40020000

08018000 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018000:	b580      	push	{r7, lr}
 8018002:	b082      	sub	sp, #8
 8018004:	af00      	add	r7, sp, #0
 8018006:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018008:	687b      	ldr	r3, [r7, #4]
 801800a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801800e:	687b      	ldr	r3, [r7, #4]
 8018010:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8018014:	4619      	mov	r1, r3
 8018016:	4610      	mov	r0, r2
 8018018:	f7f5 fd6a 	bl	800daf0 <USBD_LL_SetupStage>
}
 801801c:	bf00      	nop
 801801e:	3708      	adds	r7, #8
 8018020:	46bd      	mov	sp, r7
 8018022:	bd80      	pop	{r7, pc}

08018024 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018024:	b580      	push	{r7, lr}
 8018026:	b082      	sub	sp, #8
 8018028:	af00      	add	r7, sp, #0
 801802a:	6078      	str	r0, [r7, #4]
 801802c:	460b      	mov	r3, r1
 801802e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8018030:	687b      	ldr	r3, [r7, #4]
 8018032:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8018036:	78fa      	ldrb	r2, [r7, #3]
 8018038:	6879      	ldr	r1, [r7, #4]
 801803a:	4613      	mov	r3, r2
 801803c:	00db      	lsls	r3, r3, #3
 801803e:	4413      	add	r3, r2
 8018040:	009b      	lsls	r3, r3, #2
 8018042:	440b      	add	r3, r1
 8018044:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8018048:	681a      	ldr	r2, [r3, #0]
 801804a:	78fb      	ldrb	r3, [r7, #3]
 801804c:	4619      	mov	r1, r3
 801804e:	f7f5 fda4 	bl	800db9a <USBD_LL_DataOutStage>
}
 8018052:	bf00      	nop
 8018054:	3708      	adds	r7, #8
 8018056:	46bd      	mov	sp, r7
 8018058:	bd80      	pop	{r7, pc}

0801805a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801805a:	b580      	push	{r7, lr}
 801805c:	b082      	sub	sp, #8
 801805e:	af00      	add	r7, sp, #0
 8018060:	6078      	str	r0, [r7, #4]
 8018062:	460b      	mov	r3, r1
 8018064:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8018066:	687b      	ldr	r3, [r7, #4]
 8018068:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801806c:	78fa      	ldrb	r2, [r7, #3]
 801806e:	6879      	ldr	r1, [r7, #4]
 8018070:	4613      	mov	r3, r2
 8018072:	00db      	lsls	r3, r3, #3
 8018074:	4413      	add	r3, r2
 8018076:	009b      	lsls	r3, r3, #2
 8018078:	440b      	add	r3, r1
 801807a:	3320      	adds	r3, #32
 801807c:	681a      	ldr	r2, [r3, #0]
 801807e:	78fb      	ldrb	r3, [r7, #3]
 8018080:	4619      	mov	r1, r3
 8018082:	f7f5 fe46 	bl	800dd12 <USBD_LL_DataInStage>
}
 8018086:	bf00      	nop
 8018088:	3708      	adds	r7, #8
 801808a:	46bd      	mov	sp, r7
 801808c:	bd80      	pop	{r7, pc}

0801808e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801808e:	b580      	push	{r7, lr}
 8018090:	b082      	sub	sp, #8
 8018092:	af00      	add	r7, sp, #0
 8018094:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018096:	687b      	ldr	r3, [r7, #4]
 8018098:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801809c:	4618      	mov	r0, r3
 801809e:	f7f5 ff8a 	bl	800dfb6 <USBD_LL_SOF>
}
 80180a2:	bf00      	nop
 80180a4:	3708      	adds	r7, #8
 80180a6:	46bd      	mov	sp, r7
 80180a8:	bd80      	pop	{r7, pc}

080180aa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80180aa:	b580      	push	{r7, lr}
 80180ac:	b084      	sub	sp, #16
 80180ae:	af00      	add	r7, sp, #0
 80180b0:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80180b2:	2301      	movs	r3, #1
 80180b4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80180b6:	687b      	ldr	r3, [r7, #4]
 80180b8:	79db      	ldrb	r3, [r3, #7]
 80180ba:	2b02      	cmp	r3, #2
 80180bc:	d001      	beq.n	80180c2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80180be:	f7e9 f917 	bl	80012f0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80180c2:	687b      	ldr	r3, [r7, #4]
 80180c4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80180c8:	7bfa      	ldrb	r2, [r7, #15]
 80180ca:	4611      	mov	r1, r2
 80180cc:	4618      	mov	r0, r3
 80180ce:	f7f5 ff2e 	bl	800df2e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80180d2:	687b      	ldr	r3, [r7, #4]
 80180d4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80180d8:	4618      	mov	r0, r3
 80180da:	f7f5 fed5 	bl	800de88 <USBD_LL_Reset>
}
 80180de:	bf00      	nop
 80180e0:	3710      	adds	r7, #16
 80180e2:	46bd      	mov	sp, r7
 80180e4:	bd80      	pop	{r7, pc}
	...

080180e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80180e8:	b580      	push	{r7, lr}
 80180ea:	b082      	sub	sp, #8
 80180ec:	af00      	add	r7, sp, #0
 80180ee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80180f0:	687b      	ldr	r3, [r7, #4]
 80180f2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80180f6:	4618      	mov	r0, r3
 80180f8:	f7f5 ff29 	bl	800df4e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80180fc:	687b      	ldr	r3, [r7, #4]
 80180fe:	681b      	ldr	r3, [r3, #0]
 8018100:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8018104:	681b      	ldr	r3, [r3, #0]
 8018106:	687a      	ldr	r2, [r7, #4]
 8018108:	6812      	ldr	r2, [r2, #0]
 801810a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801810e:	f043 0301 	orr.w	r3, r3, #1
 8018112:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8018114:	687b      	ldr	r3, [r7, #4]
 8018116:	7adb      	ldrb	r3, [r3, #11]
 8018118:	2b00      	cmp	r3, #0
 801811a:	d005      	beq.n	8018128 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801811c:	4b04      	ldr	r3, [pc, #16]	@ (8018130 <HAL_PCD_SuspendCallback+0x48>)
 801811e:	691b      	ldr	r3, [r3, #16]
 8018120:	4a03      	ldr	r2, [pc, #12]	@ (8018130 <HAL_PCD_SuspendCallback+0x48>)
 8018122:	f043 0306 	orr.w	r3, r3, #6
 8018126:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8018128:	bf00      	nop
 801812a:	3708      	adds	r7, #8
 801812c:	46bd      	mov	sp, r7
 801812e:	bd80      	pop	{r7, pc}
 8018130:	e000ed00 	.word	0xe000ed00

08018134 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018134:	b580      	push	{r7, lr}
 8018136:	b082      	sub	sp, #8
 8018138:	af00      	add	r7, sp, #0
 801813a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801813c:	687b      	ldr	r3, [r7, #4]
 801813e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018142:	4618      	mov	r0, r3
 8018144:	f7f5 ff1f 	bl	800df86 <USBD_LL_Resume>
}
 8018148:	bf00      	nop
 801814a:	3708      	adds	r7, #8
 801814c:	46bd      	mov	sp, r7
 801814e:	bd80      	pop	{r7, pc}

08018150 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018150:	b580      	push	{r7, lr}
 8018152:	b082      	sub	sp, #8
 8018154:	af00      	add	r7, sp, #0
 8018156:	6078      	str	r0, [r7, #4]
 8018158:	460b      	mov	r3, r1
 801815a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801815c:	687b      	ldr	r3, [r7, #4]
 801815e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018162:	78fa      	ldrb	r2, [r7, #3]
 8018164:	4611      	mov	r1, r2
 8018166:	4618      	mov	r0, r3
 8018168:	f7f5 ff77 	bl	800e05a <USBD_LL_IsoOUTIncomplete>
}
 801816c:	bf00      	nop
 801816e:	3708      	adds	r7, #8
 8018170:	46bd      	mov	sp, r7
 8018172:	bd80      	pop	{r7, pc}

08018174 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018174:	b580      	push	{r7, lr}
 8018176:	b082      	sub	sp, #8
 8018178:	af00      	add	r7, sp, #0
 801817a:	6078      	str	r0, [r7, #4]
 801817c:	460b      	mov	r3, r1
 801817e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8018180:	687b      	ldr	r3, [r7, #4]
 8018182:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018186:	78fa      	ldrb	r2, [r7, #3]
 8018188:	4611      	mov	r1, r2
 801818a:	4618      	mov	r0, r3
 801818c:	f7f5 ff33 	bl	800dff6 <USBD_LL_IsoINIncomplete>
}
 8018190:	bf00      	nop
 8018192:	3708      	adds	r7, #8
 8018194:	46bd      	mov	sp, r7
 8018196:	bd80      	pop	{r7, pc}

08018198 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018198:	b580      	push	{r7, lr}
 801819a:	b082      	sub	sp, #8
 801819c:	af00      	add	r7, sp, #0
 801819e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80181a0:	687b      	ldr	r3, [r7, #4]
 80181a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80181a6:	4618      	mov	r0, r3
 80181a8:	f7f5 ff89 	bl	800e0be <USBD_LL_DevConnected>
}
 80181ac:	bf00      	nop
 80181ae:	3708      	adds	r7, #8
 80181b0:	46bd      	mov	sp, r7
 80181b2:	bd80      	pop	{r7, pc}

080181b4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80181b4:	b580      	push	{r7, lr}
 80181b6:	b082      	sub	sp, #8
 80181b8:	af00      	add	r7, sp, #0
 80181ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80181bc:	687b      	ldr	r3, [r7, #4]
 80181be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80181c2:	4618      	mov	r0, r3
 80181c4:	f7f5 ff86 	bl	800e0d4 <USBD_LL_DevDisconnected>
}
 80181c8:	bf00      	nop
 80181ca:	3708      	adds	r7, #8
 80181cc:	46bd      	mov	sp, r7
 80181ce:	bd80      	pop	{r7, pc}

080181d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80181d0:	b580      	push	{r7, lr}
 80181d2:	b082      	sub	sp, #8
 80181d4:	af00      	add	r7, sp, #0
 80181d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80181d8:	687b      	ldr	r3, [r7, #4]
 80181da:	781b      	ldrb	r3, [r3, #0]
 80181dc:	2b00      	cmp	r3, #0
 80181de:	d13c      	bne.n	801825a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80181e0:	4a20      	ldr	r2, [pc, #128]	@ (8018264 <USBD_LL_Init+0x94>)
 80181e2:	687b      	ldr	r3, [r7, #4]
 80181e4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	4a1e      	ldr	r2, [pc, #120]	@ (8018264 <USBD_LL_Init+0x94>)
 80181ec:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80181f0:	4b1c      	ldr	r3, [pc, #112]	@ (8018264 <USBD_LL_Init+0x94>)
 80181f2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80181f6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80181f8:	4b1a      	ldr	r3, [pc, #104]	@ (8018264 <USBD_LL_Init+0x94>)
 80181fa:	2204      	movs	r2, #4
 80181fc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80181fe:	4b19      	ldr	r3, [pc, #100]	@ (8018264 <USBD_LL_Init+0x94>)
 8018200:	2202      	movs	r2, #2
 8018202:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8018204:	4b17      	ldr	r3, [pc, #92]	@ (8018264 <USBD_LL_Init+0x94>)
 8018206:	2200      	movs	r2, #0
 8018208:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801820a:	4b16      	ldr	r3, [pc, #88]	@ (8018264 <USBD_LL_Init+0x94>)
 801820c:	2202      	movs	r2, #2
 801820e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8018210:	4b14      	ldr	r3, [pc, #80]	@ (8018264 <USBD_LL_Init+0x94>)
 8018212:	2200      	movs	r2, #0
 8018214:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8018216:	4b13      	ldr	r3, [pc, #76]	@ (8018264 <USBD_LL_Init+0x94>)
 8018218:	2200      	movs	r2, #0
 801821a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801821c:	4b11      	ldr	r3, [pc, #68]	@ (8018264 <USBD_LL_Init+0x94>)
 801821e:	2200      	movs	r2, #0
 8018220:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8018222:	4b10      	ldr	r3, [pc, #64]	@ (8018264 <USBD_LL_Init+0x94>)
 8018224:	2200      	movs	r2, #0
 8018226:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8018228:	4b0e      	ldr	r3, [pc, #56]	@ (8018264 <USBD_LL_Init+0x94>)
 801822a:	2200      	movs	r2, #0
 801822c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801822e:	480d      	ldr	r0, [pc, #52]	@ (8018264 <USBD_LL_Init+0x94>)
 8018230:	f7eb fc84 	bl	8003b3c <HAL_PCD_Init>
 8018234:	4603      	mov	r3, r0
 8018236:	2b00      	cmp	r3, #0
 8018238:	d001      	beq.n	801823e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801823a:	f7e9 f859 	bl	80012f0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801823e:	2180      	movs	r1, #128	@ 0x80
 8018240:	4808      	ldr	r0, [pc, #32]	@ (8018264 <USBD_LL_Init+0x94>)
 8018242:	f7ec fede 	bl	8005002 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8018246:	2240      	movs	r2, #64	@ 0x40
 8018248:	2100      	movs	r1, #0
 801824a:	4806      	ldr	r0, [pc, #24]	@ (8018264 <USBD_LL_Init+0x94>)
 801824c:	f7ec fe92 	bl	8004f74 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8018250:	2280      	movs	r2, #128	@ 0x80
 8018252:	2101      	movs	r1, #1
 8018254:	4803      	ldr	r0, [pc, #12]	@ (8018264 <USBD_LL_Init+0x94>)
 8018256:	f7ec fe8d 	bl	8004f74 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801825a:	2300      	movs	r3, #0
}
 801825c:	4618      	mov	r0, r3
 801825e:	3708      	adds	r7, #8
 8018260:	46bd      	mov	sp, r7
 8018262:	bd80      	pop	{r7, pc}
 8018264:	200077c0 	.word	0x200077c0

08018268 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018268:	b580      	push	{r7, lr}
 801826a:	b084      	sub	sp, #16
 801826c:	af00      	add	r7, sp, #0
 801826e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018270:	2300      	movs	r3, #0
 8018272:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018274:	2300      	movs	r3, #0
 8018276:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018278:	687b      	ldr	r3, [r7, #4]
 801827a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801827e:	4618      	mov	r0, r3
 8018280:	f7eb fd6b 	bl	8003d5a <HAL_PCD_Start>
 8018284:	4603      	mov	r3, r0
 8018286:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018288:	7bfb      	ldrb	r3, [r7, #15]
 801828a:	4618      	mov	r0, r3
 801828c:	f000 f962 	bl	8018554 <USBD_Get_USB_Status>
 8018290:	4603      	mov	r3, r0
 8018292:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018294:	7bbb      	ldrb	r3, [r7, #14]
}
 8018296:	4618      	mov	r0, r3
 8018298:	3710      	adds	r7, #16
 801829a:	46bd      	mov	sp, r7
 801829c:	bd80      	pop	{r7, pc}

0801829e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801829e:	b580      	push	{r7, lr}
 80182a0:	b084      	sub	sp, #16
 80182a2:	af00      	add	r7, sp, #0
 80182a4:	6078      	str	r0, [r7, #4]
 80182a6:	4608      	mov	r0, r1
 80182a8:	4611      	mov	r1, r2
 80182aa:	461a      	mov	r2, r3
 80182ac:	4603      	mov	r3, r0
 80182ae:	70fb      	strb	r3, [r7, #3]
 80182b0:	460b      	mov	r3, r1
 80182b2:	70bb      	strb	r3, [r7, #2]
 80182b4:	4613      	mov	r3, r2
 80182b6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80182b8:	2300      	movs	r3, #0
 80182ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80182bc:	2300      	movs	r3, #0
 80182be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80182c0:	687b      	ldr	r3, [r7, #4]
 80182c2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80182c6:	78bb      	ldrb	r3, [r7, #2]
 80182c8:	883a      	ldrh	r2, [r7, #0]
 80182ca:	78f9      	ldrb	r1, [r7, #3]
 80182cc:	f7ec fa3f 	bl	800474e <HAL_PCD_EP_Open>
 80182d0:	4603      	mov	r3, r0
 80182d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80182d4:	7bfb      	ldrb	r3, [r7, #15]
 80182d6:	4618      	mov	r0, r3
 80182d8:	f000 f93c 	bl	8018554 <USBD_Get_USB_Status>
 80182dc:	4603      	mov	r3, r0
 80182de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80182e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80182e2:	4618      	mov	r0, r3
 80182e4:	3710      	adds	r7, #16
 80182e6:	46bd      	mov	sp, r7
 80182e8:	bd80      	pop	{r7, pc}

080182ea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80182ea:	b580      	push	{r7, lr}
 80182ec:	b084      	sub	sp, #16
 80182ee:	af00      	add	r7, sp, #0
 80182f0:	6078      	str	r0, [r7, #4]
 80182f2:	460b      	mov	r3, r1
 80182f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80182f6:	2300      	movs	r3, #0
 80182f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80182fa:	2300      	movs	r3, #0
 80182fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80182fe:	687b      	ldr	r3, [r7, #4]
 8018300:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018304:	78fa      	ldrb	r2, [r7, #3]
 8018306:	4611      	mov	r1, r2
 8018308:	4618      	mov	r0, r3
 801830a:	f7ec fa8a 	bl	8004822 <HAL_PCD_EP_Close>
 801830e:	4603      	mov	r3, r0
 8018310:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018312:	7bfb      	ldrb	r3, [r7, #15]
 8018314:	4618      	mov	r0, r3
 8018316:	f000 f91d 	bl	8018554 <USBD_Get_USB_Status>
 801831a:	4603      	mov	r3, r0
 801831c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801831e:	7bbb      	ldrb	r3, [r7, #14]
}
 8018320:	4618      	mov	r0, r3
 8018322:	3710      	adds	r7, #16
 8018324:	46bd      	mov	sp, r7
 8018326:	bd80      	pop	{r7, pc}

08018328 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018328:	b580      	push	{r7, lr}
 801832a:	b084      	sub	sp, #16
 801832c:	af00      	add	r7, sp, #0
 801832e:	6078      	str	r0, [r7, #4]
 8018330:	460b      	mov	r3, r1
 8018332:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018334:	2300      	movs	r3, #0
 8018336:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018338:	2300      	movs	r3, #0
 801833a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 801833c:	687b      	ldr	r3, [r7, #4]
 801833e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018342:	78fa      	ldrb	r2, [r7, #3]
 8018344:	4611      	mov	r1, r2
 8018346:	4618      	mov	r0, r3
 8018348:	f7ec fc2c 	bl	8004ba4 <HAL_PCD_EP_Flush>
 801834c:	4603      	mov	r3, r0
 801834e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018350:	7bfb      	ldrb	r3, [r7, #15]
 8018352:	4618      	mov	r0, r3
 8018354:	f000 f8fe 	bl	8018554 <USBD_Get_USB_Status>
 8018358:	4603      	mov	r3, r0
 801835a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801835c:	7bbb      	ldrb	r3, [r7, #14]
}
 801835e:	4618      	mov	r0, r3
 8018360:	3710      	adds	r7, #16
 8018362:	46bd      	mov	sp, r7
 8018364:	bd80      	pop	{r7, pc}

08018366 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018366:	b580      	push	{r7, lr}
 8018368:	b084      	sub	sp, #16
 801836a:	af00      	add	r7, sp, #0
 801836c:	6078      	str	r0, [r7, #4]
 801836e:	460b      	mov	r3, r1
 8018370:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018372:	2300      	movs	r3, #0
 8018374:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018376:	2300      	movs	r3, #0
 8018378:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801837a:	687b      	ldr	r3, [r7, #4]
 801837c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018380:	78fa      	ldrb	r2, [r7, #3]
 8018382:	4611      	mov	r1, r2
 8018384:	4618      	mov	r0, r3
 8018386:	f7ec fb23 	bl	80049d0 <HAL_PCD_EP_SetStall>
 801838a:	4603      	mov	r3, r0
 801838c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801838e:	7bfb      	ldrb	r3, [r7, #15]
 8018390:	4618      	mov	r0, r3
 8018392:	f000 f8df 	bl	8018554 <USBD_Get_USB_Status>
 8018396:	4603      	mov	r3, r0
 8018398:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801839a:	7bbb      	ldrb	r3, [r7, #14]
}
 801839c:	4618      	mov	r0, r3
 801839e:	3710      	adds	r7, #16
 80183a0:	46bd      	mov	sp, r7
 80183a2:	bd80      	pop	{r7, pc}

080183a4 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80183a4:	b580      	push	{r7, lr}
 80183a6:	b084      	sub	sp, #16
 80183a8:	af00      	add	r7, sp, #0
 80183aa:	6078      	str	r0, [r7, #4]
 80183ac:	460b      	mov	r3, r1
 80183ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80183b0:	2300      	movs	r3, #0
 80183b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80183b4:	2300      	movs	r3, #0
 80183b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80183b8:	687b      	ldr	r3, [r7, #4]
 80183ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80183be:	78fa      	ldrb	r2, [r7, #3]
 80183c0:	4611      	mov	r1, r2
 80183c2:	4618      	mov	r0, r3
 80183c4:	f7ec fb67 	bl	8004a96 <HAL_PCD_EP_ClrStall>
 80183c8:	4603      	mov	r3, r0
 80183ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80183cc:	7bfb      	ldrb	r3, [r7, #15]
 80183ce:	4618      	mov	r0, r3
 80183d0:	f000 f8c0 	bl	8018554 <USBD_Get_USB_Status>
 80183d4:	4603      	mov	r3, r0
 80183d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80183d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80183da:	4618      	mov	r0, r3
 80183dc:	3710      	adds	r7, #16
 80183de:	46bd      	mov	sp, r7
 80183e0:	bd80      	pop	{r7, pc}

080183e2 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80183e2:	b480      	push	{r7}
 80183e4:	b085      	sub	sp, #20
 80183e6:	af00      	add	r7, sp, #0
 80183e8:	6078      	str	r0, [r7, #4]
 80183ea:	460b      	mov	r3, r1
 80183ec:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80183ee:	687b      	ldr	r3, [r7, #4]
 80183f0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80183f4:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80183f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80183fa:	2b00      	cmp	r3, #0
 80183fc:	da0b      	bge.n	8018416 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80183fe:	78fb      	ldrb	r3, [r7, #3]
 8018400:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018404:	68f9      	ldr	r1, [r7, #12]
 8018406:	4613      	mov	r3, r2
 8018408:	00db      	lsls	r3, r3, #3
 801840a:	4413      	add	r3, r2
 801840c:	009b      	lsls	r3, r3, #2
 801840e:	440b      	add	r3, r1
 8018410:	3316      	adds	r3, #22
 8018412:	781b      	ldrb	r3, [r3, #0]
 8018414:	e00b      	b.n	801842e <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018416:	78fb      	ldrb	r3, [r7, #3]
 8018418:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801841c:	68f9      	ldr	r1, [r7, #12]
 801841e:	4613      	mov	r3, r2
 8018420:	00db      	lsls	r3, r3, #3
 8018422:	4413      	add	r3, r2
 8018424:	009b      	lsls	r3, r3, #2
 8018426:	440b      	add	r3, r1
 8018428:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801842c:	781b      	ldrb	r3, [r3, #0]
  }
}
 801842e:	4618      	mov	r0, r3
 8018430:	3714      	adds	r7, #20
 8018432:	46bd      	mov	sp, r7
 8018434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018438:	4770      	bx	lr

0801843a <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801843a:	b580      	push	{r7, lr}
 801843c:	b084      	sub	sp, #16
 801843e:	af00      	add	r7, sp, #0
 8018440:	6078      	str	r0, [r7, #4]
 8018442:	460b      	mov	r3, r1
 8018444:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018446:	2300      	movs	r3, #0
 8018448:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801844a:	2300      	movs	r3, #0
 801844c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801844e:	687b      	ldr	r3, [r7, #4]
 8018450:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018454:	78fa      	ldrb	r2, [r7, #3]
 8018456:	4611      	mov	r1, r2
 8018458:	4618      	mov	r0, r3
 801845a:	f7ec f954 	bl	8004706 <HAL_PCD_SetAddress>
 801845e:	4603      	mov	r3, r0
 8018460:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018462:	7bfb      	ldrb	r3, [r7, #15]
 8018464:	4618      	mov	r0, r3
 8018466:	f000 f875 	bl	8018554 <USBD_Get_USB_Status>
 801846a:	4603      	mov	r3, r0
 801846c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801846e:	7bbb      	ldrb	r3, [r7, #14]
}
 8018470:	4618      	mov	r0, r3
 8018472:	3710      	adds	r7, #16
 8018474:	46bd      	mov	sp, r7
 8018476:	bd80      	pop	{r7, pc}

08018478 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018478:	b580      	push	{r7, lr}
 801847a:	b086      	sub	sp, #24
 801847c:	af00      	add	r7, sp, #0
 801847e:	60f8      	str	r0, [r7, #12]
 8018480:	607a      	str	r2, [r7, #4]
 8018482:	603b      	str	r3, [r7, #0]
 8018484:	460b      	mov	r3, r1
 8018486:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018488:	2300      	movs	r3, #0
 801848a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801848c:	2300      	movs	r3, #0
 801848e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8018490:	68fb      	ldr	r3, [r7, #12]
 8018492:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018496:	7af9      	ldrb	r1, [r7, #11]
 8018498:	683b      	ldr	r3, [r7, #0]
 801849a:	687a      	ldr	r2, [r7, #4]
 801849c:	f7ec fa5e 	bl	800495c <HAL_PCD_EP_Transmit>
 80184a0:	4603      	mov	r3, r0
 80184a2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80184a4:	7dfb      	ldrb	r3, [r7, #23]
 80184a6:	4618      	mov	r0, r3
 80184a8:	f000 f854 	bl	8018554 <USBD_Get_USB_Status>
 80184ac:	4603      	mov	r3, r0
 80184ae:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80184b0:	7dbb      	ldrb	r3, [r7, #22]
}
 80184b2:	4618      	mov	r0, r3
 80184b4:	3718      	adds	r7, #24
 80184b6:	46bd      	mov	sp, r7
 80184b8:	bd80      	pop	{r7, pc}

080184ba <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80184ba:	b580      	push	{r7, lr}
 80184bc:	b086      	sub	sp, #24
 80184be:	af00      	add	r7, sp, #0
 80184c0:	60f8      	str	r0, [r7, #12]
 80184c2:	607a      	str	r2, [r7, #4]
 80184c4:	603b      	str	r3, [r7, #0]
 80184c6:	460b      	mov	r3, r1
 80184c8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80184ca:	2300      	movs	r3, #0
 80184cc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80184ce:	2300      	movs	r3, #0
 80184d0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80184d2:	68fb      	ldr	r3, [r7, #12]
 80184d4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80184d8:	7af9      	ldrb	r1, [r7, #11]
 80184da:	683b      	ldr	r3, [r7, #0]
 80184dc:	687a      	ldr	r2, [r7, #4]
 80184de:	f7ec f9ea 	bl	80048b6 <HAL_PCD_EP_Receive>
 80184e2:	4603      	mov	r3, r0
 80184e4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80184e6:	7dfb      	ldrb	r3, [r7, #23]
 80184e8:	4618      	mov	r0, r3
 80184ea:	f000 f833 	bl	8018554 <USBD_Get_USB_Status>
 80184ee:	4603      	mov	r3, r0
 80184f0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80184f2:	7dbb      	ldrb	r3, [r7, #22]
}
 80184f4:	4618      	mov	r0, r3
 80184f6:	3718      	adds	r7, #24
 80184f8:	46bd      	mov	sp, r7
 80184fa:	bd80      	pop	{r7, pc}

080184fc <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80184fc:	b580      	push	{r7, lr}
 80184fe:	b082      	sub	sp, #8
 8018500:	af00      	add	r7, sp, #0
 8018502:	6078      	str	r0, [r7, #4]
 8018504:	460b      	mov	r3, r1
 8018506:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018508:	687b      	ldr	r3, [r7, #4]
 801850a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801850e:	78fa      	ldrb	r2, [r7, #3]
 8018510:	4611      	mov	r1, r2
 8018512:	4618      	mov	r0, r3
 8018514:	f7ec fa0a 	bl	800492c <HAL_PCD_EP_GetRxCount>
 8018518:	4603      	mov	r3, r0
}
 801851a:	4618      	mov	r0, r3
 801851c:	3708      	adds	r7, #8
 801851e:	46bd      	mov	sp, r7
 8018520:	bd80      	pop	{r7, pc}
	...

08018524 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018524:	b480      	push	{r7}
 8018526:	b083      	sub	sp, #12
 8018528:	af00      	add	r7, sp, #0
 801852a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801852c:	4b03      	ldr	r3, [pc, #12]	@ (801853c <USBD_static_malloc+0x18>)
}
 801852e:	4618      	mov	r0, r3
 8018530:	370c      	adds	r7, #12
 8018532:	46bd      	mov	sp, r7
 8018534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018538:	4770      	bx	lr
 801853a:	bf00      	nop
 801853c:	20007ca4 	.word	0x20007ca4

08018540 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018540:	b480      	push	{r7}
 8018542:	b083      	sub	sp, #12
 8018544:	af00      	add	r7, sp, #0
 8018546:	6078      	str	r0, [r7, #4]

}
 8018548:	bf00      	nop
 801854a:	370c      	adds	r7, #12
 801854c:	46bd      	mov	sp, r7
 801854e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018552:	4770      	bx	lr

08018554 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8018554:	b480      	push	{r7}
 8018556:	b085      	sub	sp, #20
 8018558:	af00      	add	r7, sp, #0
 801855a:	4603      	mov	r3, r0
 801855c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801855e:	2300      	movs	r3, #0
 8018560:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8018562:	79fb      	ldrb	r3, [r7, #7]
 8018564:	2b03      	cmp	r3, #3
 8018566:	d817      	bhi.n	8018598 <USBD_Get_USB_Status+0x44>
 8018568:	a201      	add	r2, pc, #4	@ (adr r2, 8018570 <USBD_Get_USB_Status+0x1c>)
 801856a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801856e:	bf00      	nop
 8018570:	08018581 	.word	0x08018581
 8018574:	08018587 	.word	0x08018587
 8018578:	0801858d 	.word	0x0801858d
 801857c:	08018593 	.word	0x08018593
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8018580:	2300      	movs	r3, #0
 8018582:	73fb      	strb	r3, [r7, #15]
    break;
 8018584:	e00b      	b.n	801859e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8018586:	2303      	movs	r3, #3
 8018588:	73fb      	strb	r3, [r7, #15]
    break;
 801858a:	e008      	b.n	801859e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801858c:	2301      	movs	r3, #1
 801858e:	73fb      	strb	r3, [r7, #15]
    break;
 8018590:	e005      	b.n	801859e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8018592:	2303      	movs	r3, #3
 8018594:	73fb      	strb	r3, [r7, #15]
    break;
 8018596:	e002      	b.n	801859e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018598:	2303      	movs	r3, #3
 801859a:	73fb      	strb	r3, [r7, #15]
    break;
 801859c:	bf00      	nop
  }
  return usb_status;
 801859e:	7bfb      	ldrb	r3, [r7, #15]
}
 80185a0:	4618      	mov	r0, r3
 80185a2:	3714      	adds	r7, #20
 80185a4:	46bd      	mov	sp, r7
 80185a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185aa:	4770      	bx	lr

080185ac <sniprintf>:
 80185ac:	b40c      	push	{r2, r3}
 80185ae:	b530      	push	{r4, r5, lr}
 80185b0:	4b18      	ldr	r3, [pc, #96]	@ (8018614 <sniprintf+0x68>)
 80185b2:	1e0c      	subs	r4, r1, #0
 80185b4:	681d      	ldr	r5, [r3, #0]
 80185b6:	b09d      	sub	sp, #116	@ 0x74
 80185b8:	da08      	bge.n	80185cc <sniprintf+0x20>
 80185ba:	238b      	movs	r3, #139	@ 0x8b
 80185bc:	602b      	str	r3, [r5, #0]
 80185be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80185c2:	b01d      	add	sp, #116	@ 0x74
 80185c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80185c8:	b002      	add	sp, #8
 80185ca:	4770      	bx	lr
 80185cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80185d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80185d4:	f04f 0300 	mov.w	r3, #0
 80185d8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80185da:	bf14      	ite	ne
 80185dc:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80185e0:	4623      	moveq	r3, r4
 80185e2:	9304      	str	r3, [sp, #16]
 80185e4:	9307      	str	r3, [sp, #28]
 80185e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80185ea:	9002      	str	r0, [sp, #8]
 80185ec:	9006      	str	r0, [sp, #24]
 80185ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 80185f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80185f4:	ab21      	add	r3, sp, #132	@ 0x84
 80185f6:	a902      	add	r1, sp, #8
 80185f8:	4628      	mov	r0, r5
 80185fa:	9301      	str	r3, [sp, #4]
 80185fc:	f000 faf6 	bl	8018bec <_svfiprintf_r>
 8018600:	1c43      	adds	r3, r0, #1
 8018602:	bfbc      	itt	lt
 8018604:	238b      	movlt	r3, #139	@ 0x8b
 8018606:	602b      	strlt	r3, [r5, #0]
 8018608:	2c00      	cmp	r4, #0
 801860a:	d0da      	beq.n	80185c2 <sniprintf+0x16>
 801860c:	9b02      	ldr	r3, [sp, #8]
 801860e:	2200      	movs	r2, #0
 8018610:	701a      	strb	r2, [r3, #0]
 8018612:	e7d6      	b.n	80185c2 <sniprintf+0x16>
 8018614:	2000010c 	.word	0x2000010c

08018618 <siscanf>:
 8018618:	b40e      	push	{r1, r2, r3}
 801861a:	b570      	push	{r4, r5, r6, lr}
 801861c:	b09d      	sub	sp, #116	@ 0x74
 801861e:	ac21      	add	r4, sp, #132	@ 0x84
 8018620:	2500      	movs	r5, #0
 8018622:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8018626:	f854 6b04 	ldr.w	r6, [r4], #4
 801862a:	f8ad 2014 	strh.w	r2, [sp, #20]
 801862e:	951b      	str	r5, [sp, #108]	@ 0x6c
 8018630:	9002      	str	r0, [sp, #8]
 8018632:	9006      	str	r0, [sp, #24]
 8018634:	f7e7 fdd4 	bl	80001e0 <strlen>
 8018638:	4b0b      	ldr	r3, [pc, #44]	@ (8018668 <siscanf+0x50>)
 801863a:	9003      	str	r0, [sp, #12]
 801863c:	9007      	str	r0, [sp, #28]
 801863e:	480b      	ldr	r0, [pc, #44]	@ (801866c <siscanf+0x54>)
 8018640:	930b      	str	r3, [sp, #44]	@ 0x2c
 8018642:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018646:	f8ad 3016 	strh.w	r3, [sp, #22]
 801864a:	4632      	mov	r2, r6
 801864c:	4623      	mov	r3, r4
 801864e:	a902      	add	r1, sp, #8
 8018650:	6800      	ldr	r0, [r0, #0]
 8018652:	950f      	str	r5, [sp, #60]	@ 0x3c
 8018654:	9514      	str	r5, [sp, #80]	@ 0x50
 8018656:	9401      	str	r4, [sp, #4]
 8018658:	f000 fc1e 	bl	8018e98 <__ssvfiscanf_r>
 801865c:	b01d      	add	sp, #116	@ 0x74
 801865e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018662:	b003      	add	sp, #12
 8018664:	4770      	bx	lr
 8018666:	bf00      	nop
 8018668:	08018693 	.word	0x08018693
 801866c:	2000010c 	.word	0x2000010c

08018670 <__sread>:
 8018670:	b510      	push	{r4, lr}
 8018672:	460c      	mov	r4, r1
 8018674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018678:	f000 f9a2 	bl	80189c0 <_read_r>
 801867c:	2800      	cmp	r0, #0
 801867e:	bfab      	itete	ge
 8018680:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8018682:	89a3      	ldrhlt	r3, [r4, #12]
 8018684:	181b      	addge	r3, r3, r0
 8018686:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801868a:	bfac      	ite	ge
 801868c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801868e:	81a3      	strhlt	r3, [r4, #12]
 8018690:	bd10      	pop	{r4, pc}

08018692 <__seofread>:
 8018692:	2000      	movs	r0, #0
 8018694:	4770      	bx	lr

08018696 <__swrite>:
 8018696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801869a:	461f      	mov	r7, r3
 801869c:	898b      	ldrh	r3, [r1, #12]
 801869e:	05db      	lsls	r3, r3, #23
 80186a0:	4605      	mov	r5, r0
 80186a2:	460c      	mov	r4, r1
 80186a4:	4616      	mov	r6, r2
 80186a6:	d505      	bpl.n	80186b4 <__swrite+0x1e>
 80186a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80186ac:	2302      	movs	r3, #2
 80186ae:	2200      	movs	r2, #0
 80186b0:	f000 f974 	bl	801899c <_lseek_r>
 80186b4:	89a3      	ldrh	r3, [r4, #12]
 80186b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80186ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80186be:	81a3      	strh	r3, [r4, #12]
 80186c0:	4632      	mov	r2, r6
 80186c2:	463b      	mov	r3, r7
 80186c4:	4628      	mov	r0, r5
 80186c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80186ca:	f000 b98b 	b.w	80189e4 <_write_r>

080186ce <__sseek>:
 80186ce:	b510      	push	{r4, lr}
 80186d0:	460c      	mov	r4, r1
 80186d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80186d6:	f000 f961 	bl	801899c <_lseek_r>
 80186da:	1c43      	adds	r3, r0, #1
 80186dc:	89a3      	ldrh	r3, [r4, #12]
 80186de:	bf15      	itete	ne
 80186e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80186e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80186e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80186ea:	81a3      	strheq	r3, [r4, #12]
 80186ec:	bf18      	it	ne
 80186ee:	81a3      	strhne	r3, [r4, #12]
 80186f0:	bd10      	pop	{r4, pc}

080186f2 <__sclose>:
 80186f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80186f6:	f000 b9b5 	b.w	8018a64 <_close_r>
	...

080186fc <std>:
 80186fc:	2300      	movs	r3, #0
 80186fe:	b510      	push	{r4, lr}
 8018700:	4604      	mov	r4, r0
 8018702:	e9c0 3300 	strd	r3, r3, [r0]
 8018706:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801870a:	6083      	str	r3, [r0, #8]
 801870c:	8181      	strh	r1, [r0, #12]
 801870e:	6643      	str	r3, [r0, #100]	@ 0x64
 8018710:	81c2      	strh	r2, [r0, #14]
 8018712:	6183      	str	r3, [r0, #24]
 8018714:	4619      	mov	r1, r3
 8018716:	2208      	movs	r2, #8
 8018718:	305c      	adds	r0, #92	@ 0x5c
 801871a:	f000 f921 	bl	8018960 <memset>
 801871e:	4b0d      	ldr	r3, [pc, #52]	@ (8018754 <std+0x58>)
 8018720:	6263      	str	r3, [r4, #36]	@ 0x24
 8018722:	4b0d      	ldr	r3, [pc, #52]	@ (8018758 <std+0x5c>)
 8018724:	62a3      	str	r3, [r4, #40]	@ 0x28
 8018726:	4b0d      	ldr	r3, [pc, #52]	@ (801875c <std+0x60>)
 8018728:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801872a:	4b0d      	ldr	r3, [pc, #52]	@ (8018760 <std+0x64>)
 801872c:	6323      	str	r3, [r4, #48]	@ 0x30
 801872e:	4b0d      	ldr	r3, [pc, #52]	@ (8018764 <std+0x68>)
 8018730:	6224      	str	r4, [r4, #32]
 8018732:	429c      	cmp	r4, r3
 8018734:	d006      	beq.n	8018744 <std+0x48>
 8018736:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801873a:	4294      	cmp	r4, r2
 801873c:	d002      	beq.n	8018744 <std+0x48>
 801873e:	33d0      	adds	r3, #208	@ 0xd0
 8018740:	429c      	cmp	r4, r3
 8018742:	d105      	bne.n	8018750 <std+0x54>
 8018744:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8018748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801874c:	f000 b986 	b.w	8018a5c <__retarget_lock_init_recursive>
 8018750:	bd10      	pop	{r4, pc}
 8018752:	bf00      	nop
 8018754:	08018671 	.word	0x08018671
 8018758:	08018697 	.word	0x08018697
 801875c:	080186cf 	.word	0x080186cf
 8018760:	080186f3 	.word	0x080186f3
 8018764:	20007f2c 	.word	0x20007f2c

08018768 <stdio_exit_handler>:
 8018768:	4a02      	ldr	r2, [pc, #8]	@ (8018774 <stdio_exit_handler+0xc>)
 801876a:	4903      	ldr	r1, [pc, #12]	@ (8018778 <stdio_exit_handler+0x10>)
 801876c:	4803      	ldr	r0, [pc, #12]	@ (801877c <stdio_exit_handler+0x14>)
 801876e:	f000 b869 	b.w	8018844 <_fwalk_sglue>
 8018772:	bf00      	nop
 8018774:	20000100 	.word	0x20000100
 8018778:	08019c7d 	.word	0x08019c7d
 801877c:	20000110 	.word	0x20000110

08018780 <cleanup_stdio>:
 8018780:	6841      	ldr	r1, [r0, #4]
 8018782:	4b0c      	ldr	r3, [pc, #48]	@ (80187b4 <cleanup_stdio+0x34>)
 8018784:	4299      	cmp	r1, r3
 8018786:	b510      	push	{r4, lr}
 8018788:	4604      	mov	r4, r0
 801878a:	d001      	beq.n	8018790 <cleanup_stdio+0x10>
 801878c:	f001 fa76 	bl	8019c7c <_fflush_r>
 8018790:	68a1      	ldr	r1, [r4, #8]
 8018792:	4b09      	ldr	r3, [pc, #36]	@ (80187b8 <cleanup_stdio+0x38>)
 8018794:	4299      	cmp	r1, r3
 8018796:	d002      	beq.n	801879e <cleanup_stdio+0x1e>
 8018798:	4620      	mov	r0, r4
 801879a:	f001 fa6f 	bl	8019c7c <_fflush_r>
 801879e:	68e1      	ldr	r1, [r4, #12]
 80187a0:	4b06      	ldr	r3, [pc, #24]	@ (80187bc <cleanup_stdio+0x3c>)
 80187a2:	4299      	cmp	r1, r3
 80187a4:	d004      	beq.n	80187b0 <cleanup_stdio+0x30>
 80187a6:	4620      	mov	r0, r4
 80187a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80187ac:	f001 ba66 	b.w	8019c7c <_fflush_r>
 80187b0:	bd10      	pop	{r4, pc}
 80187b2:	bf00      	nop
 80187b4:	20007f2c 	.word	0x20007f2c
 80187b8:	20007f94 	.word	0x20007f94
 80187bc:	20007ffc 	.word	0x20007ffc

080187c0 <global_stdio_init.part.0>:
 80187c0:	b510      	push	{r4, lr}
 80187c2:	4b0b      	ldr	r3, [pc, #44]	@ (80187f0 <global_stdio_init.part.0+0x30>)
 80187c4:	4c0b      	ldr	r4, [pc, #44]	@ (80187f4 <global_stdio_init.part.0+0x34>)
 80187c6:	4a0c      	ldr	r2, [pc, #48]	@ (80187f8 <global_stdio_init.part.0+0x38>)
 80187c8:	601a      	str	r2, [r3, #0]
 80187ca:	4620      	mov	r0, r4
 80187cc:	2200      	movs	r2, #0
 80187ce:	2104      	movs	r1, #4
 80187d0:	f7ff ff94 	bl	80186fc <std>
 80187d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80187d8:	2201      	movs	r2, #1
 80187da:	2109      	movs	r1, #9
 80187dc:	f7ff ff8e 	bl	80186fc <std>
 80187e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80187e4:	2202      	movs	r2, #2
 80187e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80187ea:	2112      	movs	r1, #18
 80187ec:	f7ff bf86 	b.w	80186fc <std>
 80187f0:	20008064 	.word	0x20008064
 80187f4:	20007f2c 	.word	0x20007f2c
 80187f8:	08018769 	.word	0x08018769

080187fc <__sfp_lock_acquire>:
 80187fc:	4801      	ldr	r0, [pc, #4]	@ (8018804 <__sfp_lock_acquire+0x8>)
 80187fe:	f000 b92e 	b.w	8018a5e <__retarget_lock_acquire_recursive>
 8018802:	bf00      	nop
 8018804:	20008069 	.word	0x20008069

08018808 <__sfp_lock_release>:
 8018808:	4801      	ldr	r0, [pc, #4]	@ (8018810 <__sfp_lock_release+0x8>)
 801880a:	f000 b929 	b.w	8018a60 <__retarget_lock_release_recursive>
 801880e:	bf00      	nop
 8018810:	20008069 	.word	0x20008069

08018814 <__sinit>:
 8018814:	b510      	push	{r4, lr}
 8018816:	4604      	mov	r4, r0
 8018818:	f7ff fff0 	bl	80187fc <__sfp_lock_acquire>
 801881c:	6a23      	ldr	r3, [r4, #32]
 801881e:	b11b      	cbz	r3, 8018828 <__sinit+0x14>
 8018820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018824:	f7ff bff0 	b.w	8018808 <__sfp_lock_release>
 8018828:	4b04      	ldr	r3, [pc, #16]	@ (801883c <__sinit+0x28>)
 801882a:	6223      	str	r3, [r4, #32]
 801882c:	4b04      	ldr	r3, [pc, #16]	@ (8018840 <__sinit+0x2c>)
 801882e:	681b      	ldr	r3, [r3, #0]
 8018830:	2b00      	cmp	r3, #0
 8018832:	d1f5      	bne.n	8018820 <__sinit+0xc>
 8018834:	f7ff ffc4 	bl	80187c0 <global_stdio_init.part.0>
 8018838:	e7f2      	b.n	8018820 <__sinit+0xc>
 801883a:	bf00      	nop
 801883c:	08018781 	.word	0x08018781
 8018840:	20008064 	.word	0x20008064

08018844 <_fwalk_sglue>:
 8018844:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018848:	4607      	mov	r7, r0
 801884a:	4688      	mov	r8, r1
 801884c:	4614      	mov	r4, r2
 801884e:	2600      	movs	r6, #0
 8018850:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018854:	f1b9 0901 	subs.w	r9, r9, #1
 8018858:	d505      	bpl.n	8018866 <_fwalk_sglue+0x22>
 801885a:	6824      	ldr	r4, [r4, #0]
 801885c:	2c00      	cmp	r4, #0
 801885e:	d1f7      	bne.n	8018850 <_fwalk_sglue+0xc>
 8018860:	4630      	mov	r0, r6
 8018862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018866:	89ab      	ldrh	r3, [r5, #12]
 8018868:	2b01      	cmp	r3, #1
 801886a:	d907      	bls.n	801887c <_fwalk_sglue+0x38>
 801886c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018870:	3301      	adds	r3, #1
 8018872:	d003      	beq.n	801887c <_fwalk_sglue+0x38>
 8018874:	4629      	mov	r1, r5
 8018876:	4638      	mov	r0, r7
 8018878:	47c0      	blx	r8
 801887a:	4306      	orrs	r6, r0
 801887c:	3568      	adds	r5, #104	@ 0x68
 801887e:	e7e9      	b.n	8018854 <_fwalk_sglue+0x10>

08018880 <iprintf>:
 8018880:	b40f      	push	{r0, r1, r2, r3}
 8018882:	b507      	push	{r0, r1, r2, lr}
 8018884:	4906      	ldr	r1, [pc, #24]	@ (80188a0 <iprintf+0x20>)
 8018886:	ab04      	add	r3, sp, #16
 8018888:	6808      	ldr	r0, [r1, #0]
 801888a:	f853 2b04 	ldr.w	r2, [r3], #4
 801888e:	6881      	ldr	r1, [r0, #8]
 8018890:	9301      	str	r3, [sp, #4]
 8018892:	f000 fca1 	bl	80191d8 <_vfiprintf_r>
 8018896:	b003      	add	sp, #12
 8018898:	f85d eb04 	ldr.w	lr, [sp], #4
 801889c:	b004      	add	sp, #16
 801889e:	4770      	bx	lr
 80188a0:	2000010c 	.word	0x2000010c

080188a4 <_puts_r>:
 80188a4:	6a03      	ldr	r3, [r0, #32]
 80188a6:	b570      	push	{r4, r5, r6, lr}
 80188a8:	6884      	ldr	r4, [r0, #8]
 80188aa:	4605      	mov	r5, r0
 80188ac:	460e      	mov	r6, r1
 80188ae:	b90b      	cbnz	r3, 80188b4 <_puts_r+0x10>
 80188b0:	f7ff ffb0 	bl	8018814 <__sinit>
 80188b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80188b6:	07db      	lsls	r3, r3, #31
 80188b8:	d405      	bmi.n	80188c6 <_puts_r+0x22>
 80188ba:	89a3      	ldrh	r3, [r4, #12]
 80188bc:	0598      	lsls	r0, r3, #22
 80188be:	d402      	bmi.n	80188c6 <_puts_r+0x22>
 80188c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80188c2:	f000 f8cc 	bl	8018a5e <__retarget_lock_acquire_recursive>
 80188c6:	89a3      	ldrh	r3, [r4, #12]
 80188c8:	0719      	lsls	r1, r3, #28
 80188ca:	d502      	bpl.n	80188d2 <_puts_r+0x2e>
 80188cc:	6923      	ldr	r3, [r4, #16]
 80188ce:	2b00      	cmp	r3, #0
 80188d0:	d135      	bne.n	801893e <_puts_r+0x9a>
 80188d2:	4621      	mov	r1, r4
 80188d4:	4628      	mov	r0, r5
 80188d6:	f001 fb97 	bl	801a008 <__swsetup_r>
 80188da:	b380      	cbz	r0, 801893e <_puts_r+0x9a>
 80188dc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80188e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80188e2:	07da      	lsls	r2, r3, #31
 80188e4:	d405      	bmi.n	80188f2 <_puts_r+0x4e>
 80188e6:	89a3      	ldrh	r3, [r4, #12]
 80188e8:	059b      	lsls	r3, r3, #22
 80188ea:	d402      	bmi.n	80188f2 <_puts_r+0x4e>
 80188ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80188ee:	f000 f8b7 	bl	8018a60 <__retarget_lock_release_recursive>
 80188f2:	4628      	mov	r0, r5
 80188f4:	bd70      	pop	{r4, r5, r6, pc}
 80188f6:	2b00      	cmp	r3, #0
 80188f8:	da04      	bge.n	8018904 <_puts_r+0x60>
 80188fa:	69a2      	ldr	r2, [r4, #24]
 80188fc:	429a      	cmp	r2, r3
 80188fe:	dc17      	bgt.n	8018930 <_puts_r+0x8c>
 8018900:	290a      	cmp	r1, #10
 8018902:	d015      	beq.n	8018930 <_puts_r+0x8c>
 8018904:	6823      	ldr	r3, [r4, #0]
 8018906:	1c5a      	adds	r2, r3, #1
 8018908:	6022      	str	r2, [r4, #0]
 801890a:	7019      	strb	r1, [r3, #0]
 801890c:	68a3      	ldr	r3, [r4, #8]
 801890e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8018912:	3b01      	subs	r3, #1
 8018914:	60a3      	str	r3, [r4, #8]
 8018916:	2900      	cmp	r1, #0
 8018918:	d1ed      	bne.n	80188f6 <_puts_r+0x52>
 801891a:	2b00      	cmp	r3, #0
 801891c:	da11      	bge.n	8018942 <_puts_r+0x9e>
 801891e:	4622      	mov	r2, r4
 8018920:	210a      	movs	r1, #10
 8018922:	4628      	mov	r0, r5
 8018924:	f001 fa46 	bl	8019db4 <__swbuf_r>
 8018928:	3001      	adds	r0, #1
 801892a:	d0d7      	beq.n	80188dc <_puts_r+0x38>
 801892c:	250a      	movs	r5, #10
 801892e:	e7d7      	b.n	80188e0 <_puts_r+0x3c>
 8018930:	4622      	mov	r2, r4
 8018932:	4628      	mov	r0, r5
 8018934:	f001 fa3e 	bl	8019db4 <__swbuf_r>
 8018938:	3001      	adds	r0, #1
 801893a:	d1e7      	bne.n	801890c <_puts_r+0x68>
 801893c:	e7ce      	b.n	80188dc <_puts_r+0x38>
 801893e:	3e01      	subs	r6, #1
 8018940:	e7e4      	b.n	801890c <_puts_r+0x68>
 8018942:	6823      	ldr	r3, [r4, #0]
 8018944:	1c5a      	adds	r2, r3, #1
 8018946:	6022      	str	r2, [r4, #0]
 8018948:	220a      	movs	r2, #10
 801894a:	701a      	strb	r2, [r3, #0]
 801894c:	e7ee      	b.n	801892c <_puts_r+0x88>
	...

08018950 <puts>:
 8018950:	4b02      	ldr	r3, [pc, #8]	@ (801895c <puts+0xc>)
 8018952:	4601      	mov	r1, r0
 8018954:	6818      	ldr	r0, [r3, #0]
 8018956:	f7ff bfa5 	b.w	80188a4 <_puts_r>
 801895a:	bf00      	nop
 801895c:	2000010c 	.word	0x2000010c

08018960 <memset>:
 8018960:	4402      	add	r2, r0
 8018962:	4603      	mov	r3, r0
 8018964:	4293      	cmp	r3, r2
 8018966:	d100      	bne.n	801896a <memset+0xa>
 8018968:	4770      	bx	lr
 801896a:	f803 1b01 	strb.w	r1, [r3], #1
 801896e:	e7f9      	b.n	8018964 <memset+0x4>

08018970 <strstr>:
 8018970:	780a      	ldrb	r2, [r1, #0]
 8018972:	b570      	push	{r4, r5, r6, lr}
 8018974:	b96a      	cbnz	r2, 8018992 <strstr+0x22>
 8018976:	bd70      	pop	{r4, r5, r6, pc}
 8018978:	429a      	cmp	r2, r3
 801897a:	d109      	bne.n	8018990 <strstr+0x20>
 801897c:	460c      	mov	r4, r1
 801897e:	4605      	mov	r5, r0
 8018980:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8018984:	2b00      	cmp	r3, #0
 8018986:	d0f6      	beq.n	8018976 <strstr+0x6>
 8018988:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 801898c:	429e      	cmp	r6, r3
 801898e:	d0f7      	beq.n	8018980 <strstr+0x10>
 8018990:	3001      	adds	r0, #1
 8018992:	7803      	ldrb	r3, [r0, #0]
 8018994:	2b00      	cmp	r3, #0
 8018996:	d1ef      	bne.n	8018978 <strstr+0x8>
 8018998:	4618      	mov	r0, r3
 801899a:	e7ec      	b.n	8018976 <strstr+0x6>

0801899c <_lseek_r>:
 801899c:	b538      	push	{r3, r4, r5, lr}
 801899e:	4d07      	ldr	r5, [pc, #28]	@ (80189bc <_lseek_r+0x20>)
 80189a0:	4604      	mov	r4, r0
 80189a2:	4608      	mov	r0, r1
 80189a4:	4611      	mov	r1, r2
 80189a6:	2200      	movs	r2, #0
 80189a8:	602a      	str	r2, [r5, #0]
 80189aa:	461a      	mov	r2, r3
 80189ac:	f7e8 ffa6 	bl	80018fc <_lseek>
 80189b0:	1c43      	adds	r3, r0, #1
 80189b2:	d102      	bne.n	80189ba <_lseek_r+0x1e>
 80189b4:	682b      	ldr	r3, [r5, #0]
 80189b6:	b103      	cbz	r3, 80189ba <_lseek_r+0x1e>
 80189b8:	6023      	str	r3, [r4, #0]
 80189ba:	bd38      	pop	{r3, r4, r5, pc}
 80189bc:	2000806c 	.word	0x2000806c

080189c0 <_read_r>:
 80189c0:	b538      	push	{r3, r4, r5, lr}
 80189c2:	4d07      	ldr	r5, [pc, #28]	@ (80189e0 <_read_r+0x20>)
 80189c4:	4604      	mov	r4, r0
 80189c6:	4608      	mov	r0, r1
 80189c8:	4611      	mov	r1, r2
 80189ca:	2200      	movs	r2, #0
 80189cc:	602a      	str	r2, [r5, #0]
 80189ce:	461a      	mov	r2, r3
 80189d0:	f7e8 ff50 	bl	8001874 <_read>
 80189d4:	1c43      	adds	r3, r0, #1
 80189d6:	d102      	bne.n	80189de <_read_r+0x1e>
 80189d8:	682b      	ldr	r3, [r5, #0]
 80189da:	b103      	cbz	r3, 80189de <_read_r+0x1e>
 80189dc:	6023      	str	r3, [r4, #0]
 80189de:	bd38      	pop	{r3, r4, r5, pc}
 80189e0:	2000806c 	.word	0x2000806c

080189e4 <_write_r>:
 80189e4:	b538      	push	{r3, r4, r5, lr}
 80189e6:	4d07      	ldr	r5, [pc, #28]	@ (8018a04 <_write_r+0x20>)
 80189e8:	4604      	mov	r4, r0
 80189ea:	4608      	mov	r0, r1
 80189ec:	4611      	mov	r1, r2
 80189ee:	2200      	movs	r2, #0
 80189f0:	602a      	str	r2, [r5, #0]
 80189f2:	461a      	mov	r2, r3
 80189f4:	f7e8 fbaa 	bl	800114c <_write>
 80189f8:	1c43      	adds	r3, r0, #1
 80189fa:	d102      	bne.n	8018a02 <_write_r+0x1e>
 80189fc:	682b      	ldr	r3, [r5, #0]
 80189fe:	b103      	cbz	r3, 8018a02 <_write_r+0x1e>
 8018a00:	6023      	str	r3, [r4, #0]
 8018a02:	bd38      	pop	{r3, r4, r5, pc}
 8018a04:	2000806c 	.word	0x2000806c

08018a08 <__errno>:
 8018a08:	4b01      	ldr	r3, [pc, #4]	@ (8018a10 <__errno+0x8>)
 8018a0a:	6818      	ldr	r0, [r3, #0]
 8018a0c:	4770      	bx	lr
 8018a0e:	bf00      	nop
 8018a10:	2000010c 	.word	0x2000010c

08018a14 <__libc_init_array>:
 8018a14:	b570      	push	{r4, r5, r6, lr}
 8018a16:	4d0d      	ldr	r5, [pc, #52]	@ (8018a4c <__libc_init_array+0x38>)
 8018a18:	4c0d      	ldr	r4, [pc, #52]	@ (8018a50 <__libc_init_array+0x3c>)
 8018a1a:	1b64      	subs	r4, r4, r5
 8018a1c:	10a4      	asrs	r4, r4, #2
 8018a1e:	2600      	movs	r6, #0
 8018a20:	42a6      	cmp	r6, r4
 8018a22:	d109      	bne.n	8018a38 <__libc_init_array+0x24>
 8018a24:	4d0b      	ldr	r5, [pc, #44]	@ (8018a54 <__libc_init_array+0x40>)
 8018a26:	4c0c      	ldr	r4, [pc, #48]	@ (8018a58 <__libc_init_array+0x44>)
 8018a28:	f001 fbfa 	bl	801a220 <_init>
 8018a2c:	1b64      	subs	r4, r4, r5
 8018a2e:	10a4      	asrs	r4, r4, #2
 8018a30:	2600      	movs	r6, #0
 8018a32:	42a6      	cmp	r6, r4
 8018a34:	d105      	bne.n	8018a42 <__libc_init_array+0x2e>
 8018a36:	bd70      	pop	{r4, r5, r6, pc}
 8018a38:	f855 3b04 	ldr.w	r3, [r5], #4
 8018a3c:	4798      	blx	r3
 8018a3e:	3601      	adds	r6, #1
 8018a40:	e7ee      	b.n	8018a20 <__libc_init_array+0xc>
 8018a42:	f855 3b04 	ldr.w	r3, [r5], #4
 8018a46:	4798      	blx	r3
 8018a48:	3601      	adds	r6, #1
 8018a4a:	e7f2      	b.n	8018a32 <__libc_init_array+0x1e>
 8018a4c:	0801adb0 	.word	0x0801adb0
 8018a50:	0801adb0 	.word	0x0801adb0
 8018a54:	0801adb0 	.word	0x0801adb0
 8018a58:	0801adb4 	.word	0x0801adb4

08018a5c <__retarget_lock_init_recursive>:
 8018a5c:	4770      	bx	lr

08018a5e <__retarget_lock_acquire_recursive>:
 8018a5e:	4770      	bx	lr

08018a60 <__retarget_lock_release_recursive>:
 8018a60:	4770      	bx	lr
	...

08018a64 <_close_r>:
 8018a64:	b538      	push	{r3, r4, r5, lr}
 8018a66:	4d06      	ldr	r5, [pc, #24]	@ (8018a80 <_close_r+0x1c>)
 8018a68:	2300      	movs	r3, #0
 8018a6a:	4604      	mov	r4, r0
 8018a6c:	4608      	mov	r0, r1
 8018a6e:	602b      	str	r3, [r5, #0]
 8018a70:	f7e8 ff1d 	bl	80018ae <_close>
 8018a74:	1c43      	adds	r3, r0, #1
 8018a76:	d102      	bne.n	8018a7e <_close_r+0x1a>
 8018a78:	682b      	ldr	r3, [r5, #0]
 8018a7a:	b103      	cbz	r3, 8018a7e <_close_r+0x1a>
 8018a7c:	6023      	str	r3, [r4, #0]
 8018a7e:	bd38      	pop	{r3, r4, r5, pc}
 8018a80:	2000806c 	.word	0x2000806c

08018a84 <memcpy>:
 8018a84:	440a      	add	r2, r1
 8018a86:	4291      	cmp	r1, r2
 8018a88:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8018a8c:	d100      	bne.n	8018a90 <memcpy+0xc>
 8018a8e:	4770      	bx	lr
 8018a90:	b510      	push	{r4, lr}
 8018a92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8018a96:	f803 4f01 	strb.w	r4, [r3, #1]!
 8018a9a:	4291      	cmp	r1, r2
 8018a9c:	d1f9      	bne.n	8018a92 <memcpy+0xe>
 8018a9e:	bd10      	pop	{r4, pc}

08018aa0 <_free_r>:
 8018aa0:	b538      	push	{r3, r4, r5, lr}
 8018aa2:	4605      	mov	r5, r0
 8018aa4:	2900      	cmp	r1, #0
 8018aa6:	d041      	beq.n	8018b2c <_free_r+0x8c>
 8018aa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018aac:	1f0c      	subs	r4, r1, #4
 8018aae:	2b00      	cmp	r3, #0
 8018ab0:	bfb8      	it	lt
 8018ab2:	18e4      	addlt	r4, r4, r3
 8018ab4:	f001 f90a 	bl	8019ccc <__malloc_lock>
 8018ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8018b30 <_free_r+0x90>)
 8018aba:	6813      	ldr	r3, [r2, #0]
 8018abc:	b933      	cbnz	r3, 8018acc <_free_r+0x2c>
 8018abe:	6063      	str	r3, [r4, #4]
 8018ac0:	6014      	str	r4, [r2, #0]
 8018ac2:	4628      	mov	r0, r5
 8018ac4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018ac8:	f001 b906 	b.w	8019cd8 <__malloc_unlock>
 8018acc:	42a3      	cmp	r3, r4
 8018ace:	d908      	bls.n	8018ae2 <_free_r+0x42>
 8018ad0:	6820      	ldr	r0, [r4, #0]
 8018ad2:	1821      	adds	r1, r4, r0
 8018ad4:	428b      	cmp	r3, r1
 8018ad6:	bf01      	itttt	eq
 8018ad8:	6819      	ldreq	r1, [r3, #0]
 8018ada:	685b      	ldreq	r3, [r3, #4]
 8018adc:	1809      	addeq	r1, r1, r0
 8018ade:	6021      	streq	r1, [r4, #0]
 8018ae0:	e7ed      	b.n	8018abe <_free_r+0x1e>
 8018ae2:	461a      	mov	r2, r3
 8018ae4:	685b      	ldr	r3, [r3, #4]
 8018ae6:	b10b      	cbz	r3, 8018aec <_free_r+0x4c>
 8018ae8:	42a3      	cmp	r3, r4
 8018aea:	d9fa      	bls.n	8018ae2 <_free_r+0x42>
 8018aec:	6811      	ldr	r1, [r2, #0]
 8018aee:	1850      	adds	r0, r2, r1
 8018af0:	42a0      	cmp	r0, r4
 8018af2:	d10b      	bne.n	8018b0c <_free_r+0x6c>
 8018af4:	6820      	ldr	r0, [r4, #0]
 8018af6:	4401      	add	r1, r0
 8018af8:	1850      	adds	r0, r2, r1
 8018afa:	4283      	cmp	r3, r0
 8018afc:	6011      	str	r1, [r2, #0]
 8018afe:	d1e0      	bne.n	8018ac2 <_free_r+0x22>
 8018b00:	6818      	ldr	r0, [r3, #0]
 8018b02:	685b      	ldr	r3, [r3, #4]
 8018b04:	6053      	str	r3, [r2, #4]
 8018b06:	4408      	add	r0, r1
 8018b08:	6010      	str	r0, [r2, #0]
 8018b0a:	e7da      	b.n	8018ac2 <_free_r+0x22>
 8018b0c:	d902      	bls.n	8018b14 <_free_r+0x74>
 8018b0e:	230c      	movs	r3, #12
 8018b10:	602b      	str	r3, [r5, #0]
 8018b12:	e7d6      	b.n	8018ac2 <_free_r+0x22>
 8018b14:	6820      	ldr	r0, [r4, #0]
 8018b16:	1821      	adds	r1, r4, r0
 8018b18:	428b      	cmp	r3, r1
 8018b1a:	bf04      	itt	eq
 8018b1c:	6819      	ldreq	r1, [r3, #0]
 8018b1e:	685b      	ldreq	r3, [r3, #4]
 8018b20:	6063      	str	r3, [r4, #4]
 8018b22:	bf04      	itt	eq
 8018b24:	1809      	addeq	r1, r1, r0
 8018b26:	6021      	streq	r1, [r4, #0]
 8018b28:	6054      	str	r4, [r2, #4]
 8018b2a:	e7ca      	b.n	8018ac2 <_free_r+0x22>
 8018b2c:	bd38      	pop	{r3, r4, r5, pc}
 8018b2e:	bf00      	nop
 8018b30:	20008074 	.word	0x20008074

08018b34 <__ssputs_r>:
 8018b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018b38:	688e      	ldr	r6, [r1, #8]
 8018b3a:	461f      	mov	r7, r3
 8018b3c:	42be      	cmp	r6, r7
 8018b3e:	680b      	ldr	r3, [r1, #0]
 8018b40:	4682      	mov	sl, r0
 8018b42:	460c      	mov	r4, r1
 8018b44:	4690      	mov	r8, r2
 8018b46:	d82d      	bhi.n	8018ba4 <__ssputs_r+0x70>
 8018b48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8018b4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8018b50:	d026      	beq.n	8018ba0 <__ssputs_r+0x6c>
 8018b52:	6965      	ldr	r5, [r4, #20]
 8018b54:	6909      	ldr	r1, [r1, #16]
 8018b56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8018b5a:	eba3 0901 	sub.w	r9, r3, r1
 8018b5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8018b62:	1c7b      	adds	r3, r7, #1
 8018b64:	444b      	add	r3, r9
 8018b66:	106d      	asrs	r5, r5, #1
 8018b68:	429d      	cmp	r5, r3
 8018b6a:	bf38      	it	cc
 8018b6c:	461d      	movcc	r5, r3
 8018b6e:	0553      	lsls	r3, r2, #21
 8018b70:	d527      	bpl.n	8018bc2 <__ssputs_r+0x8e>
 8018b72:	4629      	mov	r1, r5
 8018b74:	f000 fc6a 	bl	801944c <_malloc_r>
 8018b78:	4606      	mov	r6, r0
 8018b7a:	b360      	cbz	r0, 8018bd6 <__ssputs_r+0xa2>
 8018b7c:	6921      	ldr	r1, [r4, #16]
 8018b7e:	464a      	mov	r2, r9
 8018b80:	f7ff ff80 	bl	8018a84 <memcpy>
 8018b84:	89a3      	ldrh	r3, [r4, #12]
 8018b86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018b8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018b8e:	81a3      	strh	r3, [r4, #12]
 8018b90:	6126      	str	r6, [r4, #16]
 8018b92:	6165      	str	r5, [r4, #20]
 8018b94:	444e      	add	r6, r9
 8018b96:	eba5 0509 	sub.w	r5, r5, r9
 8018b9a:	6026      	str	r6, [r4, #0]
 8018b9c:	60a5      	str	r5, [r4, #8]
 8018b9e:	463e      	mov	r6, r7
 8018ba0:	42be      	cmp	r6, r7
 8018ba2:	d900      	bls.n	8018ba6 <__ssputs_r+0x72>
 8018ba4:	463e      	mov	r6, r7
 8018ba6:	6820      	ldr	r0, [r4, #0]
 8018ba8:	4632      	mov	r2, r6
 8018baa:	4641      	mov	r1, r8
 8018bac:	f001 fae4 	bl	801a178 <memmove>
 8018bb0:	68a3      	ldr	r3, [r4, #8]
 8018bb2:	1b9b      	subs	r3, r3, r6
 8018bb4:	60a3      	str	r3, [r4, #8]
 8018bb6:	6823      	ldr	r3, [r4, #0]
 8018bb8:	4433      	add	r3, r6
 8018bba:	6023      	str	r3, [r4, #0]
 8018bbc:	2000      	movs	r0, #0
 8018bbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018bc2:	462a      	mov	r2, r5
 8018bc4:	f001 f8c8 	bl	8019d58 <_realloc_r>
 8018bc8:	4606      	mov	r6, r0
 8018bca:	2800      	cmp	r0, #0
 8018bcc:	d1e0      	bne.n	8018b90 <__ssputs_r+0x5c>
 8018bce:	6921      	ldr	r1, [r4, #16]
 8018bd0:	4650      	mov	r0, sl
 8018bd2:	f7ff ff65 	bl	8018aa0 <_free_r>
 8018bd6:	230c      	movs	r3, #12
 8018bd8:	f8ca 3000 	str.w	r3, [sl]
 8018bdc:	89a3      	ldrh	r3, [r4, #12]
 8018bde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8018be2:	81a3      	strh	r3, [r4, #12]
 8018be4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018be8:	e7e9      	b.n	8018bbe <__ssputs_r+0x8a>
	...

08018bec <_svfiprintf_r>:
 8018bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018bf0:	4698      	mov	r8, r3
 8018bf2:	898b      	ldrh	r3, [r1, #12]
 8018bf4:	061b      	lsls	r3, r3, #24
 8018bf6:	b09d      	sub	sp, #116	@ 0x74
 8018bf8:	4607      	mov	r7, r0
 8018bfa:	460d      	mov	r5, r1
 8018bfc:	4614      	mov	r4, r2
 8018bfe:	d510      	bpl.n	8018c22 <_svfiprintf_r+0x36>
 8018c00:	690b      	ldr	r3, [r1, #16]
 8018c02:	b973      	cbnz	r3, 8018c22 <_svfiprintf_r+0x36>
 8018c04:	2140      	movs	r1, #64	@ 0x40
 8018c06:	f000 fc21 	bl	801944c <_malloc_r>
 8018c0a:	6028      	str	r0, [r5, #0]
 8018c0c:	6128      	str	r0, [r5, #16]
 8018c0e:	b930      	cbnz	r0, 8018c1e <_svfiprintf_r+0x32>
 8018c10:	230c      	movs	r3, #12
 8018c12:	603b      	str	r3, [r7, #0]
 8018c14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018c18:	b01d      	add	sp, #116	@ 0x74
 8018c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c1e:	2340      	movs	r3, #64	@ 0x40
 8018c20:	616b      	str	r3, [r5, #20]
 8018c22:	2300      	movs	r3, #0
 8018c24:	9309      	str	r3, [sp, #36]	@ 0x24
 8018c26:	2320      	movs	r3, #32
 8018c28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8018c2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8018c30:	2330      	movs	r3, #48	@ 0x30
 8018c32:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018dd0 <_svfiprintf_r+0x1e4>
 8018c36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8018c3a:	f04f 0901 	mov.w	r9, #1
 8018c3e:	4623      	mov	r3, r4
 8018c40:	469a      	mov	sl, r3
 8018c42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018c46:	b10a      	cbz	r2, 8018c4c <_svfiprintf_r+0x60>
 8018c48:	2a25      	cmp	r2, #37	@ 0x25
 8018c4a:	d1f9      	bne.n	8018c40 <_svfiprintf_r+0x54>
 8018c4c:	ebba 0b04 	subs.w	fp, sl, r4
 8018c50:	d00b      	beq.n	8018c6a <_svfiprintf_r+0x7e>
 8018c52:	465b      	mov	r3, fp
 8018c54:	4622      	mov	r2, r4
 8018c56:	4629      	mov	r1, r5
 8018c58:	4638      	mov	r0, r7
 8018c5a:	f7ff ff6b 	bl	8018b34 <__ssputs_r>
 8018c5e:	3001      	adds	r0, #1
 8018c60:	f000 80a7 	beq.w	8018db2 <_svfiprintf_r+0x1c6>
 8018c64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018c66:	445a      	add	r2, fp
 8018c68:	9209      	str	r2, [sp, #36]	@ 0x24
 8018c6a:	f89a 3000 	ldrb.w	r3, [sl]
 8018c6e:	2b00      	cmp	r3, #0
 8018c70:	f000 809f 	beq.w	8018db2 <_svfiprintf_r+0x1c6>
 8018c74:	2300      	movs	r3, #0
 8018c76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8018c7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8018c7e:	f10a 0a01 	add.w	sl, sl, #1
 8018c82:	9304      	str	r3, [sp, #16]
 8018c84:	9307      	str	r3, [sp, #28]
 8018c86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018c8a:	931a      	str	r3, [sp, #104]	@ 0x68
 8018c8c:	4654      	mov	r4, sl
 8018c8e:	2205      	movs	r2, #5
 8018c90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018c94:	484e      	ldr	r0, [pc, #312]	@ (8018dd0 <_svfiprintf_r+0x1e4>)
 8018c96:	f7e7 faab 	bl	80001f0 <memchr>
 8018c9a:	9a04      	ldr	r2, [sp, #16]
 8018c9c:	b9d8      	cbnz	r0, 8018cd6 <_svfiprintf_r+0xea>
 8018c9e:	06d0      	lsls	r0, r2, #27
 8018ca0:	bf44      	itt	mi
 8018ca2:	2320      	movmi	r3, #32
 8018ca4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018ca8:	0711      	lsls	r1, r2, #28
 8018caa:	bf44      	itt	mi
 8018cac:	232b      	movmi	r3, #43	@ 0x2b
 8018cae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018cb2:	f89a 3000 	ldrb.w	r3, [sl]
 8018cb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8018cb8:	d015      	beq.n	8018ce6 <_svfiprintf_r+0xfa>
 8018cba:	9a07      	ldr	r2, [sp, #28]
 8018cbc:	4654      	mov	r4, sl
 8018cbe:	2000      	movs	r0, #0
 8018cc0:	f04f 0c0a 	mov.w	ip, #10
 8018cc4:	4621      	mov	r1, r4
 8018cc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018cca:	3b30      	subs	r3, #48	@ 0x30
 8018ccc:	2b09      	cmp	r3, #9
 8018cce:	d94b      	bls.n	8018d68 <_svfiprintf_r+0x17c>
 8018cd0:	b1b0      	cbz	r0, 8018d00 <_svfiprintf_r+0x114>
 8018cd2:	9207      	str	r2, [sp, #28]
 8018cd4:	e014      	b.n	8018d00 <_svfiprintf_r+0x114>
 8018cd6:	eba0 0308 	sub.w	r3, r0, r8
 8018cda:	fa09 f303 	lsl.w	r3, r9, r3
 8018cde:	4313      	orrs	r3, r2
 8018ce0:	9304      	str	r3, [sp, #16]
 8018ce2:	46a2      	mov	sl, r4
 8018ce4:	e7d2      	b.n	8018c8c <_svfiprintf_r+0xa0>
 8018ce6:	9b03      	ldr	r3, [sp, #12]
 8018ce8:	1d19      	adds	r1, r3, #4
 8018cea:	681b      	ldr	r3, [r3, #0]
 8018cec:	9103      	str	r1, [sp, #12]
 8018cee:	2b00      	cmp	r3, #0
 8018cf0:	bfbb      	ittet	lt
 8018cf2:	425b      	neglt	r3, r3
 8018cf4:	f042 0202 	orrlt.w	r2, r2, #2
 8018cf8:	9307      	strge	r3, [sp, #28]
 8018cfa:	9307      	strlt	r3, [sp, #28]
 8018cfc:	bfb8      	it	lt
 8018cfe:	9204      	strlt	r2, [sp, #16]
 8018d00:	7823      	ldrb	r3, [r4, #0]
 8018d02:	2b2e      	cmp	r3, #46	@ 0x2e
 8018d04:	d10a      	bne.n	8018d1c <_svfiprintf_r+0x130>
 8018d06:	7863      	ldrb	r3, [r4, #1]
 8018d08:	2b2a      	cmp	r3, #42	@ 0x2a
 8018d0a:	d132      	bne.n	8018d72 <_svfiprintf_r+0x186>
 8018d0c:	9b03      	ldr	r3, [sp, #12]
 8018d0e:	1d1a      	adds	r2, r3, #4
 8018d10:	681b      	ldr	r3, [r3, #0]
 8018d12:	9203      	str	r2, [sp, #12]
 8018d14:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018d18:	3402      	adds	r4, #2
 8018d1a:	9305      	str	r3, [sp, #20]
 8018d1c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018de0 <_svfiprintf_r+0x1f4>
 8018d20:	7821      	ldrb	r1, [r4, #0]
 8018d22:	2203      	movs	r2, #3
 8018d24:	4650      	mov	r0, sl
 8018d26:	f7e7 fa63 	bl	80001f0 <memchr>
 8018d2a:	b138      	cbz	r0, 8018d3c <_svfiprintf_r+0x150>
 8018d2c:	9b04      	ldr	r3, [sp, #16]
 8018d2e:	eba0 000a 	sub.w	r0, r0, sl
 8018d32:	2240      	movs	r2, #64	@ 0x40
 8018d34:	4082      	lsls	r2, r0
 8018d36:	4313      	orrs	r3, r2
 8018d38:	3401      	adds	r4, #1
 8018d3a:	9304      	str	r3, [sp, #16]
 8018d3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018d40:	4824      	ldr	r0, [pc, #144]	@ (8018dd4 <_svfiprintf_r+0x1e8>)
 8018d42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8018d46:	2206      	movs	r2, #6
 8018d48:	f7e7 fa52 	bl	80001f0 <memchr>
 8018d4c:	2800      	cmp	r0, #0
 8018d4e:	d036      	beq.n	8018dbe <_svfiprintf_r+0x1d2>
 8018d50:	4b21      	ldr	r3, [pc, #132]	@ (8018dd8 <_svfiprintf_r+0x1ec>)
 8018d52:	bb1b      	cbnz	r3, 8018d9c <_svfiprintf_r+0x1b0>
 8018d54:	9b03      	ldr	r3, [sp, #12]
 8018d56:	3307      	adds	r3, #7
 8018d58:	f023 0307 	bic.w	r3, r3, #7
 8018d5c:	3308      	adds	r3, #8
 8018d5e:	9303      	str	r3, [sp, #12]
 8018d60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018d62:	4433      	add	r3, r6
 8018d64:	9309      	str	r3, [sp, #36]	@ 0x24
 8018d66:	e76a      	b.n	8018c3e <_svfiprintf_r+0x52>
 8018d68:	fb0c 3202 	mla	r2, ip, r2, r3
 8018d6c:	460c      	mov	r4, r1
 8018d6e:	2001      	movs	r0, #1
 8018d70:	e7a8      	b.n	8018cc4 <_svfiprintf_r+0xd8>
 8018d72:	2300      	movs	r3, #0
 8018d74:	3401      	adds	r4, #1
 8018d76:	9305      	str	r3, [sp, #20]
 8018d78:	4619      	mov	r1, r3
 8018d7a:	f04f 0c0a 	mov.w	ip, #10
 8018d7e:	4620      	mov	r0, r4
 8018d80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8018d84:	3a30      	subs	r2, #48	@ 0x30
 8018d86:	2a09      	cmp	r2, #9
 8018d88:	d903      	bls.n	8018d92 <_svfiprintf_r+0x1a6>
 8018d8a:	2b00      	cmp	r3, #0
 8018d8c:	d0c6      	beq.n	8018d1c <_svfiprintf_r+0x130>
 8018d8e:	9105      	str	r1, [sp, #20]
 8018d90:	e7c4      	b.n	8018d1c <_svfiprintf_r+0x130>
 8018d92:	fb0c 2101 	mla	r1, ip, r1, r2
 8018d96:	4604      	mov	r4, r0
 8018d98:	2301      	movs	r3, #1
 8018d9a:	e7f0      	b.n	8018d7e <_svfiprintf_r+0x192>
 8018d9c:	ab03      	add	r3, sp, #12
 8018d9e:	9300      	str	r3, [sp, #0]
 8018da0:	462a      	mov	r2, r5
 8018da2:	4b0e      	ldr	r3, [pc, #56]	@ (8018ddc <_svfiprintf_r+0x1f0>)
 8018da4:	a904      	add	r1, sp, #16
 8018da6:	4638      	mov	r0, r7
 8018da8:	f3af 8000 	nop.w
 8018dac:	1c42      	adds	r2, r0, #1
 8018dae:	4606      	mov	r6, r0
 8018db0:	d1d6      	bne.n	8018d60 <_svfiprintf_r+0x174>
 8018db2:	89ab      	ldrh	r3, [r5, #12]
 8018db4:	065b      	lsls	r3, r3, #25
 8018db6:	f53f af2d 	bmi.w	8018c14 <_svfiprintf_r+0x28>
 8018dba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018dbc:	e72c      	b.n	8018c18 <_svfiprintf_r+0x2c>
 8018dbe:	ab03      	add	r3, sp, #12
 8018dc0:	9300      	str	r3, [sp, #0]
 8018dc2:	462a      	mov	r2, r5
 8018dc4:	4b05      	ldr	r3, [pc, #20]	@ (8018ddc <_svfiprintf_r+0x1f0>)
 8018dc6:	a904      	add	r1, sp, #16
 8018dc8:	4638      	mov	r0, r7
 8018dca:	f000 fc2d 	bl	8019628 <_printf_i>
 8018dce:	e7ed      	b.n	8018dac <_svfiprintf_r+0x1c0>
 8018dd0:	0801ac58 	.word	0x0801ac58
 8018dd4:	0801ac62 	.word	0x0801ac62
 8018dd8:	00000000 	.word	0x00000000
 8018ddc:	08018b35 	.word	0x08018b35
 8018de0:	0801ac5e 	.word	0x0801ac5e

08018de4 <_sungetc_r>:
 8018de4:	b538      	push	{r3, r4, r5, lr}
 8018de6:	1c4b      	adds	r3, r1, #1
 8018de8:	4614      	mov	r4, r2
 8018dea:	d103      	bne.n	8018df4 <_sungetc_r+0x10>
 8018dec:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8018df0:	4628      	mov	r0, r5
 8018df2:	bd38      	pop	{r3, r4, r5, pc}
 8018df4:	8993      	ldrh	r3, [r2, #12]
 8018df6:	f023 0320 	bic.w	r3, r3, #32
 8018dfa:	8193      	strh	r3, [r2, #12]
 8018dfc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8018dfe:	6852      	ldr	r2, [r2, #4]
 8018e00:	b2cd      	uxtb	r5, r1
 8018e02:	b18b      	cbz	r3, 8018e28 <_sungetc_r+0x44>
 8018e04:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8018e06:	4293      	cmp	r3, r2
 8018e08:	dd08      	ble.n	8018e1c <_sungetc_r+0x38>
 8018e0a:	6823      	ldr	r3, [r4, #0]
 8018e0c:	1e5a      	subs	r2, r3, #1
 8018e0e:	6022      	str	r2, [r4, #0]
 8018e10:	f803 5c01 	strb.w	r5, [r3, #-1]
 8018e14:	6863      	ldr	r3, [r4, #4]
 8018e16:	3301      	adds	r3, #1
 8018e18:	6063      	str	r3, [r4, #4]
 8018e1a:	e7e9      	b.n	8018df0 <_sungetc_r+0xc>
 8018e1c:	4621      	mov	r1, r4
 8018e1e:	f000 ff61 	bl	8019ce4 <__submore>
 8018e22:	2800      	cmp	r0, #0
 8018e24:	d0f1      	beq.n	8018e0a <_sungetc_r+0x26>
 8018e26:	e7e1      	b.n	8018dec <_sungetc_r+0x8>
 8018e28:	6921      	ldr	r1, [r4, #16]
 8018e2a:	6823      	ldr	r3, [r4, #0]
 8018e2c:	b151      	cbz	r1, 8018e44 <_sungetc_r+0x60>
 8018e2e:	4299      	cmp	r1, r3
 8018e30:	d208      	bcs.n	8018e44 <_sungetc_r+0x60>
 8018e32:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8018e36:	42a9      	cmp	r1, r5
 8018e38:	d104      	bne.n	8018e44 <_sungetc_r+0x60>
 8018e3a:	3b01      	subs	r3, #1
 8018e3c:	3201      	adds	r2, #1
 8018e3e:	6023      	str	r3, [r4, #0]
 8018e40:	6062      	str	r2, [r4, #4]
 8018e42:	e7d5      	b.n	8018df0 <_sungetc_r+0xc>
 8018e44:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8018e48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018e4c:	6363      	str	r3, [r4, #52]	@ 0x34
 8018e4e:	2303      	movs	r3, #3
 8018e50:	63a3      	str	r3, [r4, #56]	@ 0x38
 8018e52:	4623      	mov	r3, r4
 8018e54:	f803 5f46 	strb.w	r5, [r3, #70]!
 8018e58:	6023      	str	r3, [r4, #0]
 8018e5a:	2301      	movs	r3, #1
 8018e5c:	e7dc      	b.n	8018e18 <_sungetc_r+0x34>

08018e5e <__ssrefill_r>:
 8018e5e:	b510      	push	{r4, lr}
 8018e60:	460c      	mov	r4, r1
 8018e62:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8018e64:	b169      	cbz	r1, 8018e82 <__ssrefill_r+0x24>
 8018e66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8018e6a:	4299      	cmp	r1, r3
 8018e6c:	d001      	beq.n	8018e72 <__ssrefill_r+0x14>
 8018e6e:	f7ff fe17 	bl	8018aa0 <_free_r>
 8018e72:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8018e74:	6063      	str	r3, [r4, #4]
 8018e76:	2000      	movs	r0, #0
 8018e78:	6360      	str	r0, [r4, #52]	@ 0x34
 8018e7a:	b113      	cbz	r3, 8018e82 <__ssrefill_r+0x24>
 8018e7c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8018e7e:	6023      	str	r3, [r4, #0]
 8018e80:	bd10      	pop	{r4, pc}
 8018e82:	6923      	ldr	r3, [r4, #16]
 8018e84:	6023      	str	r3, [r4, #0]
 8018e86:	2300      	movs	r3, #0
 8018e88:	6063      	str	r3, [r4, #4]
 8018e8a:	89a3      	ldrh	r3, [r4, #12]
 8018e8c:	f043 0320 	orr.w	r3, r3, #32
 8018e90:	81a3      	strh	r3, [r4, #12]
 8018e92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8018e96:	e7f3      	b.n	8018e80 <__ssrefill_r+0x22>

08018e98 <__ssvfiscanf_r>:
 8018e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e9c:	460c      	mov	r4, r1
 8018e9e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8018ea2:	2100      	movs	r1, #0
 8018ea4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8018ea8:	49a6      	ldr	r1, [pc, #664]	@ (8019144 <__ssvfiscanf_r+0x2ac>)
 8018eaa:	91a0      	str	r1, [sp, #640]	@ 0x280
 8018eac:	f10d 0804 	add.w	r8, sp, #4
 8018eb0:	49a5      	ldr	r1, [pc, #660]	@ (8019148 <__ssvfiscanf_r+0x2b0>)
 8018eb2:	4fa6      	ldr	r7, [pc, #664]	@ (801914c <__ssvfiscanf_r+0x2b4>)
 8018eb4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8018eb8:	4606      	mov	r6, r0
 8018eba:	91a1      	str	r1, [sp, #644]	@ 0x284
 8018ebc:	9300      	str	r3, [sp, #0]
 8018ebe:	f892 9000 	ldrb.w	r9, [r2]
 8018ec2:	f1b9 0f00 	cmp.w	r9, #0
 8018ec6:	f000 8158 	beq.w	801917a <__ssvfiscanf_r+0x2e2>
 8018eca:	f817 3009 	ldrb.w	r3, [r7, r9]
 8018ece:	f013 0308 	ands.w	r3, r3, #8
 8018ed2:	f102 0501 	add.w	r5, r2, #1
 8018ed6:	d019      	beq.n	8018f0c <__ssvfiscanf_r+0x74>
 8018ed8:	6863      	ldr	r3, [r4, #4]
 8018eda:	2b00      	cmp	r3, #0
 8018edc:	dd0f      	ble.n	8018efe <__ssvfiscanf_r+0x66>
 8018ede:	6823      	ldr	r3, [r4, #0]
 8018ee0:	781a      	ldrb	r2, [r3, #0]
 8018ee2:	5cba      	ldrb	r2, [r7, r2]
 8018ee4:	0712      	lsls	r2, r2, #28
 8018ee6:	d401      	bmi.n	8018eec <__ssvfiscanf_r+0x54>
 8018ee8:	462a      	mov	r2, r5
 8018eea:	e7e8      	b.n	8018ebe <__ssvfiscanf_r+0x26>
 8018eec:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8018eee:	3201      	adds	r2, #1
 8018ef0:	9245      	str	r2, [sp, #276]	@ 0x114
 8018ef2:	6862      	ldr	r2, [r4, #4]
 8018ef4:	3301      	adds	r3, #1
 8018ef6:	3a01      	subs	r2, #1
 8018ef8:	6062      	str	r2, [r4, #4]
 8018efa:	6023      	str	r3, [r4, #0]
 8018efc:	e7ec      	b.n	8018ed8 <__ssvfiscanf_r+0x40>
 8018efe:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8018f00:	4621      	mov	r1, r4
 8018f02:	4630      	mov	r0, r6
 8018f04:	4798      	blx	r3
 8018f06:	2800      	cmp	r0, #0
 8018f08:	d0e9      	beq.n	8018ede <__ssvfiscanf_r+0x46>
 8018f0a:	e7ed      	b.n	8018ee8 <__ssvfiscanf_r+0x50>
 8018f0c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8018f10:	f040 8085 	bne.w	801901e <__ssvfiscanf_r+0x186>
 8018f14:	9341      	str	r3, [sp, #260]	@ 0x104
 8018f16:	9343      	str	r3, [sp, #268]	@ 0x10c
 8018f18:	7853      	ldrb	r3, [r2, #1]
 8018f1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8018f1c:	bf02      	ittt	eq
 8018f1e:	2310      	moveq	r3, #16
 8018f20:	1c95      	addeq	r5, r2, #2
 8018f22:	9341      	streq	r3, [sp, #260]	@ 0x104
 8018f24:	220a      	movs	r2, #10
 8018f26:	46aa      	mov	sl, r5
 8018f28:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8018f2c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8018f30:	2b09      	cmp	r3, #9
 8018f32:	d91e      	bls.n	8018f72 <__ssvfiscanf_r+0xda>
 8018f34:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8019150 <__ssvfiscanf_r+0x2b8>
 8018f38:	2203      	movs	r2, #3
 8018f3a:	4658      	mov	r0, fp
 8018f3c:	f7e7 f958 	bl	80001f0 <memchr>
 8018f40:	b138      	cbz	r0, 8018f52 <__ssvfiscanf_r+0xba>
 8018f42:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8018f44:	eba0 000b 	sub.w	r0, r0, fp
 8018f48:	2301      	movs	r3, #1
 8018f4a:	4083      	lsls	r3, r0
 8018f4c:	4313      	orrs	r3, r2
 8018f4e:	9341      	str	r3, [sp, #260]	@ 0x104
 8018f50:	4655      	mov	r5, sl
 8018f52:	f815 3b01 	ldrb.w	r3, [r5], #1
 8018f56:	2b78      	cmp	r3, #120	@ 0x78
 8018f58:	d806      	bhi.n	8018f68 <__ssvfiscanf_r+0xd0>
 8018f5a:	2b57      	cmp	r3, #87	@ 0x57
 8018f5c:	d810      	bhi.n	8018f80 <__ssvfiscanf_r+0xe8>
 8018f5e:	2b25      	cmp	r3, #37	@ 0x25
 8018f60:	d05d      	beq.n	801901e <__ssvfiscanf_r+0x186>
 8018f62:	d857      	bhi.n	8019014 <__ssvfiscanf_r+0x17c>
 8018f64:	2b00      	cmp	r3, #0
 8018f66:	d075      	beq.n	8019054 <__ssvfiscanf_r+0x1bc>
 8018f68:	2303      	movs	r3, #3
 8018f6a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8018f6c:	230a      	movs	r3, #10
 8018f6e:	9342      	str	r3, [sp, #264]	@ 0x108
 8018f70:	e088      	b.n	8019084 <__ssvfiscanf_r+0x1ec>
 8018f72:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8018f74:	fb02 1103 	mla	r1, r2, r3, r1
 8018f78:	3930      	subs	r1, #48	@ 0x30
 8018f7a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8018f7c:	4655      	mov	r5, sl
 8018f7e:	e7d2      	b.n	8018f26 <__ssvfiscanf_r+0x8e>
 8018f80:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8018f84:	2a20      	cmp	r2, #32
 8018f86:	d8ef      	bhi.n	8018f68 <__ssvfiscanf_r+0xd0>
 8018f88:	a101      	add	r1, pc, #4	@ (adr r1, 8018f90 <__ssvfiscanf_r+0xf8>)
 8018f8a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8018f8e:	bf00      	nop
 8018f90:	08019063 	.word	0x08019063
 8018f94:	08018f69 	.word	0x08018f69
 8018f98:	08018f69 	.word	0x08018f69
 8018f9c:	080190bd 	.word	0x080190bd
 8018fa0:	08018f69 	.word	0x08018f69
 8018fa4:	08018f69 	.word	0x08018f69
 8018fa8:	08018f69 	.word	0x08018f69
 8018fac:	08018f69 	.word	0x08018f69
 8018fb0:	08018f69 	.word	0x08018f69
 8018fb4:	08018f69 	.word	0x08018f69
 8018fb8:	08018f69 	.word	0x08018f69
 8018fbc:	080190d3 	.word	0x080190d3
 8018fc0:	080190b9 	.word	0x080190b9
 8018fc4:	0801901b 	.word	0x0801901b
 8018fc8:	0801901b 	.word	0x0801901b
 8018fcc:	0801901b 	.word	0x0801901b
 8018fd0:	08018f69 	.word	0x08018f69
 8018fd4:	08019075 	.word	0x08019075
 8018fd8:	08018f69 	.word	0x08018f69
 8018fdc:	08018f69 	.word	0x08018f69
 8018fe0:	08018f69 	.word	0x08018f69
 8018fe4:	08018f69 	.word	0x08018f69
 8018fe8:	080190e3 	.word	0x080190e3
 8018fec:	0801907d 	.word	0x0801907d
 8018ff0:	0801905b 	.word	0x0801905b
 8018ff4:	08018f69 	.word	0x08018f69
 8018ff8:	08018f69 	.word	0x08018f69
 8018ffc:	080190df 	.word	0x080190df
 8019000:	08018f69 	.word	0x08018f69
 8019004:	080190b9 	.word	0x080190b9
 8019008:	08018f69 	.word	0x08018f69
 801900c:	08018f69 	.word	0x08018f69
 8019010:	08019063 	.word	0x08019063
 8019014:	3b45      	subs	r3, #69	@ 0x45
 8019016:	2b02      	cmp	r3, #2
 8019018:	d8a6      	bhi.n	8018f68 <__ssvfiscanf_r+0xd0>
 801901a:	2305      	movs	r3, #5
 801901c:	e031      	b.n	8019082 <__ssvfiscanf_r+0x1ea>
 801901e:	6863      	ldr	r3, [r4, #4]
 8019020:	2b00      	cmp	r3, #0
 8019022:	dd0d      	ble.n	8019040 <__ssvfiscanf_r+0x1a8>
 8019024:	6823      	ldr	r3, [r4, #0]
 8019026:	781a      	ldrb	r2, [r3, #0]
 8019028:	454a      	cmp	r2, r9
 801902a:	f040 80a6 	bne.w	801917a <__ssvfiscanf_r+0x2e2>
 801902e:	3301      	adds	r3, #1
 8019030:	6862      	ldr	r2, [r4, #4]
 8019032:	6023      	str	r3, [r4, #0]
 8019034:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8019036:	3a01      	subs	r2, #1
 8019038:	3301      	adds	r3, #1
 801903a:	6062      	str	r2, [r4, #4]
 801903c:	9345      	str	r3, [sp, #276]	@ 0x114
 801903e:	e753      	b.n	8018ee8 <__ssvfiscanf_r+0x50>
 8019040:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8019042:	4621      	mov	r1, r4
 8019044:	4630      	mov	r0, r6
 8019046:	4798      	blx	r3
 8019048:	2800      	cmp	r0, #0
 801904a:	d0eb      	beq.n	8019024 <__ssvfiscanf_r+0x18c>
 801904c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801904e:	2800      	cmp	r0, #0
 8019050:	f040 808b 	bne.w	801916a <__ssvfiscanf_r+0x2d2>
 8019054:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019058:	e08b      	b.n	8019172 <__ssvfiscanf_r+0x2da>
 801905a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801905c:	f042 0220 	orr.w	r2, r2, #32
 8019060:	9241      	str	r2, [sp, #260]	@ 0x104
 8019062:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8019064:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8019068:	9241      	str	r2, [sp, #260]	@ 0x104
 801906a:	2210      	movs	r2, #16
 801906c:	2b6e      	cmp	r3, #110	@ 0x6e
 801906e:	9242      	str	r2, [sp, #264]	@ 0x108
 8019070:	d902      	bls.n	8019078 <__ssvfiscanf_r+0x1e0>
 8019072:	e005      	b.n	8019080 <__ssvfiscanf_r+0x1e8>
 8019074:	2300      	movs	r3, #0
 8019076:	9342      	str	r3, [sp, #264]	@ 0x108
 8019078:	2303      	movs	r3, #3
 801907a:	e002      	b.n	8019082 <__ssvfiscanf_r+0x1ea>
 801907c:	2308      	movs	r3, #8
 801907e:	9342      	str	r3, [sp, #264]	@ 0x108
 8019080:	2304      	movs	r3, #4
 8019082:	9347      	str	r3, [sp, #284]	@ 0x11c
 8019084:	6863      	ldr	r3, [r4, #4]
 8019086:	2b00      	cmp	r3, #0
 8019088:	dd39      	ble.n	80190fe <__ssvfiscanf_r+0x266>
 801908a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801908c:	0659      	lsls	r1, r3, #25
 801908e:	d404      	bmi.n	801909a <__ssvfiscanf_r+0x202>
 8019090:	6823      	ldr	r3, [r4, #0]
 8019092:	781a      	ldrb	r2, [r3, #0]
 8019094:	5cba      	ldrb	r2, [r7, r2]
 8019096:	0712      	lsls	r2, r2, #28
 8019098:	d438      	bmi.n	801910c <__ssvfiscanf_r+0x274>
 801909a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801909c:	2b02      	cmp	r3, #2
 801909e:	dc47      	bgt.n	8019130 <__ssvfiscanf_r+0x298>
 80190a0:	466b      	mov	r3, sp
 80190a2:	4622      	mov	r2, r4
 80190a4:	a941      	add	r1, sp, #260	@ 0x104
 80190a6:	4630      	mov	r0, r6
 80190a8:	f000 fbdc 	bl	8019864 <_scanf_chars>
 80190ac:	2801      	cmp	r0, #1
 80190ae:	d064      	beq.n	801917a <__ssvfiscanf_r+0x2e2>
 80190b0:	2802      	cmp	r0, #2
 80190b2:	f47f af19 	bne.w	8018ee8 <__ssvfiscanf_r+0x50>
 80190b6:	e7c9      	b.n	801904c <__ssvfiscanf_r+0x1b4>
 80190b8:	220a      	movs	r2, #10
 80190ba:	e7d7      	b.n	801906c <__ssvfiscanf_r+0x1d4>
 80190bc:	4629      	mov	r1, r5
 80190be:	4640      	mov	r0, r8
 80190c0:	f000 fd1e 	bl	8019b00 <__sccl>
 80190c4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80190c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80190ca:	9341      	str	r3, [sp, #260]	@ 0x104
 80190cc:	4605      	mov	r5, r0
 80190ce:	2301      	movs	r3, #1
 80190d0:	e7d7      	b.n	8019082 <__ssvfiscanf_r+0x1ea>
 80190d2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80190d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80190d8:	9341      	str	r3, [sp, #260]	@ 0x104
 80190da:	2300      	movs	r3, #0
 80190dc:	e7d1      	b.n	8019082 <__ssvfiscanf_r+0x1ea>
 80190de:	2302      	movs	r3, #2
 80190e0:	e7cf      	b.n	8019082 <__ssvfiscanf_r+0x1ea>
 80190e2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80190e4:	06c3      	lsls	r3, r0, #27
 80190e6:	f53f aeff 	bmi.w	8018ee8 <__ssvfiscanf_r+0x50>
 80190ea:	9b00      	ldr	r3, [sp, #0]
 80190ec:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80190ee:	1d19      	adds	r1, r3, #4
 80190f0:	9100      	str	r1, [sp, #0]
 80190f2:	681b      	ldr	r3, [r3, #0]
 80190f4:	07c0      	lsls	r0, r0, #31
 80190f6:	bf4c      	ite	mi
 80190f8:	801a      	strhmi	r2, [r3, #0]
 80190fa:	601a      	strpl	r2, [r3, #0]
 80190fc:	e6f4      	b.n	8018ee8 <__ssvfiscanf_r+0x50>
 80190fe:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8019100:	4621      	mov	r1, r4
 8019102:	4630      	mov	r0, r6
 8019104:	4798      	blx	r3
 8019106:	2800      	cmp	r0, #0
 8019108:	d0bf      	beq.n	801908a <__ssvfiscanf_r+0x1f2>
 801910a:	e79f      	b.n	801904c <__ssvfiscanf_r+0x1b4>
 801910c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801910e:	3201      	adds	r2, #1
 8019110:	9245      	str	r2, [sp, #276]	@ 0x114
 8019112:	6862      	ldr	r2, [r4, #4]
 8019114:	3a01      	subs	r2, #1
 8019116:	2a00      	cmp	r2, #0
 8019118:	6062      	str	r2, [r4, #4]
 801911a:	dd02      	ble.n	8019122 <__ssvfiscanf_r+0x28a>
 801911c:	3301      	adds	r3, #1
 801911e:	6023      	str	r3, [r4, #0]
 8019120:	e7b6      	b.n	8019090 <__ssvfiscanf_r+0x1f8>
 8019122:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8019124:	4621      	mov	r1, r4
 8019126:	4630      	mov	r0, r6
 8019128:	4798      	blx	r3
 801912a:	2800      	cmp	r0, #0
 801912c:	d0b0      	beq.n	8019090 <__ssvfiscanf_r+0x1f8>
 801912e:	e78d      	b.n	801904c <__ssvfiscanf_r+0x1b4>
 8019130:	2b04      	cmp	r3, #4
 8019132:	dc0f      	bgt.n	8019154 <__ssvfiscanf_r+0x2bc>
 8019134:	466b      	mov	r3, sp
 8019136:	4622      	mov	r2, r4
 8019138:	a941      	add	r1, sp, #260	@ 0x104
 801913a:	4630      	mov	r0, r6
 801913c:	f000 fbec 	bl	8019918 <_scanf_i>
 8019140:	e7b4      	b.n	80190ac <__ssvfiscanf_r+0x214>
 8019142:	bf00      	nop
 8019144:	08018de5 	.word	0x08018de5
 8019148:	08018e5f 	.word	0x08018e5f
 801914c:	0801aca7 	.word	0x0801aca7
 8019150:	0801ac5e 	.word	0x0801ac5e
 8019154:	4b0a      	ldr	r3, [pc, #40]	@ (8019180 <__ssvfiscanf_r+0x2e8>)
 8019156:	2b00      	cmp	r3, #0
 8019158:	f43f aec6 	beq.w	8018ee8 <__ssvfiscanf_r+0x50>
 801915c:	466b      	mov	r3, sp
 801915e:	4622      	mov	r2, r4
 8019160:	a941      	add	r1, sp, #260	@ 0x104
 8019162:	4630      	mov	r0, r6
 8019164:	f3af 8000 	nop.w
 8019168:	e7a0      	b.n	80190ac <__ssvfiscanf_r+0x214>
 801916a:	89a3      	ldrh	r3, [r4, #12]
 801916c:	065b      	lsls	r3, r3, #25
 801916e:	f53f af71 	bmi.w	8019054 <__ssvfiscanf_r+0x1bc>
 8019172:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8019176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801917a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801917c:	e7f9      	b.n	8019172 <__ssvfiscanf_r+0x2da>
 801917e:	bf00      	nop
 8019180:	00000000 	.word	0x00000000

08019184 <__sfputc_r>:
 8019184:	6893      	ldr	r3, [r2, #8]
 8019186:	3b01      	subs	r3, #1
 8019188:	2b00      	cmp	r3, #0
 801918a:	b410      	push	{r4}
 801918c:	6093      	str	r3, [r2, #8]
 801918e:	da08      	bge.n	80191a2 <__sfputc_r+0x1e>
 8019190:	6994      	ldr	r4, [r2, #24]
 8019192:	42a3      	cmp	r3, r4
 8019194:	db01      	blt.n	801919a <__sfputc_r+0x16>
 8019196:	290a      	cmp	r1, #10
 8019198:	d103      	bne.n	80191a2 <__sfputc_r+0x1e>
 801919a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801919e:	f000 be09 	b.w	8019db4 <__swbuf_r>
 80191a2:	6813      	ldr	r3, [r2, #0]
 80191a4:	1c58      	adds	r0, r3, #1
 80191a6:	6010      	str	r0, [r2, #0]
 80191a8:	7019      	strb	r1, [r3, #0]
 80191aa:	4608      	mov	r0, r1
 80191ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80191b0:	4770      	bx	lr

080191b2 <__sfputs_r>:
 80191b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80191b4:	4606      	mov	r6, r0
 80191b6:	460f      	mov	r7, r1
 80191b8:	4614      	mov	r4, r2
 80191ba:	18d5      	adds	r5, r2, r3
 80191bc:	42ac      	cmp	r4, r5
 80191be:	d101      	bne.n	80191c4 <__sfputs_r+0x12>
 80191c0:	2000      	movs	r0, #0
 80191c2:	e007      	b.n	80191d4 <__sfputs_r+0x22>
 80191c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80191c8:	463a      	mov	r2, r7
 80191ca:	4630      	mov	r0, r6
 80191cc:	f7ff ffda 	bl	8019184 <__sfputc_r>
 80191d0:	1c43      	adds	r3, r0, #1
 80191d2:	d1f3      	bne.n	80191bc <__sfputs_r+0xa>
 80191d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080191d8 <_vfiprintf_r>:
 80191d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80191dc:	460d      	mov	r5, r1
 80191de:	b09d      	sub	sp, #116	@ 0x74
 80191e0:	4614      	mov	r4, r2
 80191e2:	4698      	mov	r8, r3
 80191e4:	4606      	mov	r6, r0
 80191e6:	b118      	cbz	r0, 80191f0 <_vfiprintf_r+0x18>
 80191e8:	6a03      	ldr	r3, [r0, #32]
 80191ea:	b90b      	cbnz	r3, 80191f0 <_vfiprintf_r+0x18>
 80191ec:	f7ff fb12 	bl	8018814 <__sinit>
 80191f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80191f2:	07d9      	lsls	r1, r3, #31
 80191f4:	d405      	bmi.n	8019202 <_vfiprintf_r+0x2a>
 80191f6:	89ab      	ldrh	r3, [r5, #12]
 80191f8:	059a      	lsls	r2, r3, #22
 80191fa:	d402      	bmi.n	8019202 <_vfiprintf_r+0x2a>
 80191fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80191fe:	f7ff fc2e 	bl	8018a5e <__retarget_lock_acquire_recursive>
 8019202:	89ab      	ldrh	r3, [r5, #12]
 8019204:	071b      	lsls	r3, r3, #28
 8019206:	d501      	bpl.n	801920c <_vfiprintf_r+0x34>
 8019208:	692b      	ldr	r3, [r5, #16]
 801920a:	b99b      	cbnz	r3, 8019234 <_vfiprintf_r+0x5c>
 801920c:	4629      	mov	r1, r5
 801920e:	4630      	mov	r0, r6
 8019210:	f000 fefa 	bl	801a008 <__swsetup_r>
 8019214:	b170      	cbz	r0, 8019234 <_vfiprintf_r+0x5c>
 8019216:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019218:	07dc      	lsls	r4, r3, #31
 801921a:	d504      	bpl.n	8019226 <_vfiprintf_r+0x4e>
 801921c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019220:	b01d      	add	sp, #116	@ 0x74
 8019222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019226:	89ab      	ldrh	r3, [r5, #12]
 8019228:	0598      	lsls	r0, r3, #22
 801922a:	d4f7      	bmi.n	801921c <_vfiprintf_r+0x44>
 801922c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801922e:	f7ff fc17 	bl	8018a60 <__retarget_lock_release_recursive>
 8019232:	e7f3      	b.n	801921c <_vfiprintf_r+0x44>
 8019234:	2300      	movs	r3, #0
 8019236:	9309      	str	r3, [sp, #36]	@ 0x24
 8019238:	2320      	movs	r3, #32
 801923a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801923e:	f8cd 800c 	str.w	r8, [sp, #12]
 8019242:	2330      	movs	r3, #48	@ 0x30
 8019244:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80193f4 <_vfiprintf_r+0x21c>
 8019248:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801924c:	f04f 0901 	mov.w	r9, #1
 8019250:	4623      	mov	r3, r4
 8019252:	469a      	mov	sl, r3
 8019254:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019258:	b10a      	cbz	r2, 801925e <_vfiprintf_r+0x86>
 801925a:	2a25      	cmp	r2, #37	@ 0x25
 801925c:	d1f9      	bne.n	8019252 <_vfiprintf_r+0x7a>
 801925e:	ebba 0b04 	subs.w	fp, sl, r4
 8019262:	d00b      	beq.n	801927c <_vfiprintf_r+0xa4>
 8019264:	465b      	mov	r3, fp
 8019266:	4622      	mov	r2, r4
 8019268:	4629      	mov	r1, r5
 801926a:	4630      	mov	r0, r6
 801926c:	f7ff ffa1 	bl	80191b2 <__sfputs_r>
 8019270:	3001      	adds	r0, #1
 8019272:	f000 80a7 	beq.w	80193c4 <_vfiprintf_r+0x1ec>
 8019276:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019278:	445a      	add	r2, fp
 801927a:	9209      	str	r2, [sp, #36]	@ 0x24
 801927c:	f89a 3000 	ldrb.w	r3, [sl]
 8019280:	2b00      	cmp	r3, #0
 8019282:	f000 809f 	beq.w	80193c4 <_vfiprintf_r+0x1ec>
 8019286:	2300      	movs	r3, #0
 8019288:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801928c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019290:	f10a 0a01 	add.w	sl, sl, #1
 8019294:	9304      	str	r3, [sp, #16]
 8019296:	9307      	str	r3, [sp, #28]
 8019298:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801929c:	931a      	str	r3, [sp, #104]	@ 0x68
 801929e:	4654      	mov	r4, sl
 80192a0:	2205      	movs	r2, #5
 80192a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80192a6:	4853      	ldr	r0, [pc, #332]	@ (80193f4 <_vfiprintf_r+0x21c>)
 80192a8:	f7e6 ffa2 	bl	80001f0 <memchr>
 80192ac:	9a04      	ldr	r2, [sp, #16]
 80192ae:	b9d8      	cbnz	r0, 80192e8 <_vfiprintf_r+0x110>
 80192b0:	06d1      	lsls	r1, r2, #27
 80192b2:	bf44      	itt	mi
 80192b4:	2320      	movmi	r3, #32
 80192b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80192ba:	0713      	lsls	r3, r2, #28
 80192bc:	bf44      	itt	mi
 80192be:	232b      	movmi	r3, #43	@ 0x2b
 80192c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80192c4:	f89a 3000 	ldrb.w	r3, [sl]
 80192c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80192ca:	d015      	beq.n	80192f8 <_vfiprintf_r+0x120>
 80192cc:	9a07      	ldr	r2, [sp, #28]
 80192ce:	4654      	mov	r4, sl
 80192d0:	2000      	movs	r0, #0
 80192d2:	f04f 0c0a 	mov.w	ip, #10
 80192d6:	4621      	mov	r1, r4
 80192d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80192dc:	3b30      	subs	r3, #48	@ 0x30
 80192de:	2b09      	cmp	r3, #9
 80192e0:	d94b      	bls.n	801937a <_vfiprintf_r+0x1a2>
 80192e2:	b1b0      	cbz	r0, 8019312 <_vfiprintf_r+0x13a>
 80192e4:	9207      	str	r2, [sp, #28]
 80192e6:	e014      	b.n	8019312 <_vfiprintf_r+0x13a>
 80192e8:	eba0 0308 	sub.w	r3, r0, r8
 80192ec:	fa09 f303 	lsl.w	r3, r9, r3
 80192f0:	4313      	orrs	r3, r2
 80192f2:	9304      	str	r3, [sp, #16]
 80192f4:	46a2      	mov	sl, r4
 80192f6:	e7d2      	b.n	801929e <_vfiprintf_r+0xc6>
 80192f8:	9b03      	ldr	r3, [sp, #12]
 80192fa:	1d19      	adds	r1, r3, #4
 80192fc:	681b      	ldr	r3, [r3, #0]
 80192fe:	9103      	str	r1, [sp, #12]
 8019300:	2b00      	cmp	r3, #0
 8019302:	bfbb      	ittet	lt
 8019304:	425b      	neglt	r3, r3
 8019306:	f042 0202 	orrlt.w	r2, r2, #2
 801930a:	9307      	strge	r3, [sp, #28]
 801930c:	9307      	strlt	r3, [sp, #28]
 801930e:	bfb8      	it	lt
 8019310:	9204      	strlt	r2, [sp, #16]
 8019312:	7823      	ldrb	r3, [r4, #0]
 8019314:	2b2e      	cmp	r3, #46	@ 0x2e
 8019316:	d10a      	bne.n	801932e <_vfiprintf_r+0x156>
 8019318:	7863      	ldrb	r3, [r4, #1]
 801931a:	2b2a      	cmp	r3, #42	@ 0x2a
 801931c:	d132      	bne.n	8019384 <_vfiprintf_r+0x1ac>
 801931e:	9b03      	ldr	r3, [sp, #12]
 8019320:	1d1a      	adds	r2, r3, #4
 8019322:	681b      	ldr	r3, [r3, #0]
 8019324:	9203      	str	r2, [sp, #12]
 8019326:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801932a:	3402      	adds	r4, #2
 801932c:	9305      	str	r3, [sp, #20]
 801932e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019404 <_vfiprintf_r+0x22c>
 8019332:	7821      	ldrb	r1, [r4, #0]
 8019334:	2203      	movs	r2, #3
 8019336:	4650      	mov	r0, sl
 8019338:	f7e6 ff5a 	bl	80001f0 <memchr>
 801933c:	b138      	cbz	r0, 801934e <_vfiprintf_r+0x176>
 801933e:	9b04      	ldr	r3, [sp, #16]
 8019340:	eba0 000a 	sub.w	r0, r0, sl
 8019344:	2240      	movs	r2, #64	@ 0x40
 8019346:	4082      	lsls	r2, r0
 8019348:	4313      	orrs	r3, r2
 801934a:	3401      	adds	r4, #1
 801934c:	9304      	str	r3, [sp, #16]
 801934e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019352:	4829      	ldr	r0, [pc, #164]	@ (80193f8 <_vfiprintf_r+0x220>)
 8019354:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019358:	2206      	movs	r2, #6
 801935a:	f7e6 ff49 	bl	80001f0 <memchr>
 801935e:	2800      	cmp	r0, #0
 8019360:	d03f      	beq.n	80193e2 <_vfiprintf_r+0x20a>
 8019362:	4b26      	ldr	r3, [pc, #152]	@ (80193fc <_vfiprintf_r+0x224>)
 8019364:	bb1b      	cbnz	r3, 80193ae <_vfiprintf_r+0x1d6>
 8019366:	9b03      	ldr	r3, [sp, #12]
 8019368:	3307      	adds	r3, #7
 801936a:	f023 0307 	bic.w	r3, r3, #7
 801936e:	3308      	adds	r3, #8
 8019370:	9303      	str	r3, [sp, #12]
 8019372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019374:	443b      	add	r3, r7
 8019376:	9309      	str	r3, [sp, #36]	@ 0x24
 8019378:	e76a      	b.n	8019250 <_vfiprintf_r+0x78>
 801937a:	fb0c 3202 	mla	r2, ip, r2, r3
 801937e:	460c      	mov	r4, r1
 8019380:	2001      	movs	r0, #1
 8019382:	e7a8      	b.n	80192d6 <_vfiprintf_r+0xfe>
 8019384:	2300      	movs	r3, #0
 8019386:	3401      	adds	r4, #1
 8019388:	9305      	str	r3, [sp, #20]
 801938a:	4619      	mov	r1, r3
 801938c:	f04f 0c0a 	mov.w	ip, #10
 8019390:	4620      	mov	r0, r4
 8019392:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019396:	3a30      	subs	r2, #48	@ 0x30
 8019398:	2a09      	cmp	r2, #9
 801939a:	d903      	bls.n	80193a4 <_vfiprintf_r+0x1cc>
 801939c:	2b00      	cmp	r3, #0
 801939e:	d0c6      	beq.n	801932e <_vfiprintf_r+0x156>
 80193a0:	9105      	str	r1, [sp, #20]
 80193a2:	e7c4      	b.n	801932e <_vfiprintf_r+0x156>
 80193a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80193a8:	4604      	mov	r4, r0
 80193aa:	2301      	movs	r3, #1
 80193ac:	e7f0      	b.n	8019390 <_vfiprintf_r+0x1b8>
 80193ae:	ab03      	add	r3, sp, #12
 80193b0:	9300      	str	r3, [sp, #0]
 80193b2:	462a      	mov	r2, r5
 80193b4:	4b12      	ldr	r3, [pc, #72]	@ (8019400 <_vfiprintf_r+0x228>)
 80193b6:	a904      	add	r1, sp, #16
 80193b8:	4630      	mov	r0, r6
 80193ba:	f3af 8000 	nop.w
 80193be:	4607      	mov	r7, r0
 80193c0:	1c78      	adds	r0, r7, #1
 80193c2:	d1d6      	bne.n	8019372 <_vfiprintf_r+0x19a>
 80193c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80193c6:	07d9      	lsls	r1, r3, #31
 80193c8:	d405      	bmi.n	80193d6 <_vfiprintf_r+0x1fe>
 80193ca:	89ab      	ldrh	r3, [r5, #12]
 80193cc:	059a      	lsls	r2, r3, #22
 80193ce:	d402      	bmi.n	80193d6 <_vfiprintf_r+0x1fe>
 80193d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80193d2:	f7ff fb45 	bl	8018a60 <__retarget_lock_release_recursive>
 80193d6:	89ab      	ldrh	r3, [r5, #12]
 80193d8:	065b      	lsls	r3, r3, #25
 80193da:	f53f af1f 	bmi.w	801921c <_vfiprintf_r+0x44>
 80193de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80193e0:	e71e      	b.n	8019220 <_vfiprintf_r+0x48>
 80193e2:	ab03      	add	r3, sp, #12
 80193e4:	9300      	str	r3, [sp, #0]
 80193e6:	462a      	mov	r2, r5
 80193e8:	4b05      	ldr	r3, [pc, #20]	@ (8019400 <_vfiprintf_r+0x228>)
 80193ea:	a904      	add	r1, sp, #16
 80193ec:	4630      	mov	r0, r6
 80193ee:	f000 f91b 	bl	8019628 <_printf_i>
 80193f2:	e7e4      	b.n	80193be <_vfiprintf_r+0x1e6>
 80193f4:	0801ac58 	.word	0x0801ac58
 80193f8:	0801ac62 	.word	0x0801ac62
 80193fc:	00000000 	.word	0x00000000
 8019400:	080191b3 	.word	0x080191b3
 8019404:	0801ac5e 	.word	0x0801ac5e

08019408 <sbrk_aligned>:
 8019408:	b570      	push	{r4, r5, r6, lr}
 801940a:	4e0f      	ldr	r6, [pc, #60]	@ (8019448 <sbrk_aligned+0x40>)
 801940c:	460c      	mov	r4, r1
 801940e:	6831      	ldr	r1, [r6, #0]
 8019410:	4605      	mov	r5, r0
 8019412:	b911      	cbnz	r1, 801941a <sbrk_aligned+0x12>
 8019414:	f000 feda 	bl	801a1cc <_sbrk_r>
 8019418:	6030      	str	r0, [r6, #0]
 801941a:	4621      	mov	r1, r4
 801941c:	4628      	mov	r0, r5
 801941e:	f000 fed5 	bl	801a1cc <_sbrk_r>
 8019422:	1c43      	adds	r3, r0, #1
 8019424:	d103      	bne.n	801942e <sbrk_aligned+0x26>
 8019426:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801942a:	4620      	mov	r0, r4
 801942c:	bd70      	pop	{r4, r5, r6, pc}
 801942e:	1cc4      	adds	r4, r0, #3
 8019430:	f024 0403 	bic.w	r4, r4, #3
 8019434:	42a0      	cmp	r0, r4
 8019436:	d0f8      	beq.n	801942a <sbrk_aligned+0x22>
 8019438:	1a21      	subs	r1, r4, r0
 801943a:	4628      	mov	r0, r5
 801943c:	f000 fec6 	bl	801a1cc <_sbrk_r>
 8019440:	3001      	adds	r0, #1
 8019442:	d1f2      	bne.n	801942a <sbrk_aligned+0x22>
 8019444:	e7ef      	b.n	8019426 <sbrk_aligned+0x1e>
 8019446:	bf00      	nop
 8019448:	20008070 	.word	0x20008070

0801944c <_malloc_r>:
 801944c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019450:	1ccd      	adds	r5, r1, #3
 8019452:	f025 0503 	bic.w	r5, r5, #3
 8019456:	3508      	adds	r5, #8
 8019458:	2d0c      	cmp	r5, #12
 801945a:	bf38      	it	cc
 801945c:	250c      	movcc	r5, #12
 801945e:	2d00      	cmp	r5, #0
 8019460:	4606      	mov	r6, r0
 8019462:	db01      	blt.n	8019468 <_malloc_r+0x1c>
 8019464:	42a9      	cmp	r1, r5
 8019466:	d904      	bls.n	8019472 <_malloc_r+0x26>
 8019468:	230c      	movs	r3, #12
 801946a:	6033      	str	r3, [r6, #0]
 801946c:	2000      	movs	r0, #0
 801946e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019472:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019548 <_malloc_r+0xfc>
 8019476:	f000 fc29 	bl	8019ccc <__malloc_lock>
 801947a:	f8d8 3000 	ldr.w	r3, [r8]
 801947e:	461c      	mov	r4, r3
 8019480:	bb44      	cbnz	r4, 80194d4 <_malloc_r+0x88>
 8019482:	4629      	mov	r1, r5
 8019484:	4630      	mov	r0, r6
 8019486:	f7ff ffbf 	bl	8019408 <sbrk_aligned>
 801948a:	1c43      	adds	r3, r0, #1
 801948c:	4604      	mov	r4, r0
 801948e:	d158      	bne.n	8019542 <_malloc_r+0xf6>
 8019490:	f8d8 4000 	ldr.w	r4, [r8]
 8019494:	4627      	mov	r7, r4
 8019496:	2f00      	cmp	r7, #0
 8019498:	d143      	bne.n	8019522 <_malloc_r+0xd6>
 801949a:	2c00      	cmp	r4, #0
 801949c:	d04b      	beq.n	8019536 <_malloc_r+0xea>
 801949e:	6823      	ldr	r3, [r4, #0]
 80194a0:	4639      	mov	r1, r7
 80194a2:	4630      	mov	r0, r6
 80194a4:	eb04 0903 	add.w	r9, r4, r3
 80194a8:	f000 fe90 	bl	801a1cc <_sbrk_r>
 80194ac:	4581      	cmp	r9, r0
 80194ae:	d142      	bne.n	8019536 <_malloc_r+0xea>
 80194b0:	6821      	ldr	r1, [r4, #0]
 80194b2:	1a6d      	subs	r5, r5, r1
 80194b4:	4629      	mov	r1, r5
 80194b6:	4630      	mov	r0, r6
 80194b8:	f7ff ffa6 	bl	8019408 <sbrk_aligned>
 80194bc:	3001      	adds	r0, #1
 80194be:	d03a      	beq.n	8019536 <_malloc_r+0xea>
 80194c0:	6823      	ldr	r3, [r4, #0]
 80194c2:	442b      	add	r3, r5
 80194c4:	6023      	str	r3, [r4, #0]
 80194c6:	f8d8 3000 	ldr.w	r3, [r8]
 80194ca:	685a      	ldr	r2, [r3, #4]
 80194cc:	bb62      	cbnz	r2, 8019528 <_malloc_r+0xdc>
 80194ce:	f8c8 7000 	str.w	r7, [r8]
 80194d2:	e00f      	b.n	80194f4 <_malloc_r+0xa8>
 80194d4:	6822      	ldr	r2, [r4, #0]
 80194d6:	1b52      	subs	r2, r2, r5
 80194d8:	d420      	bmi.n	801951c <_malloc_r+0xd0>
 80194da:	2a0b      	cmp	r2, #11
 80194dc:	d917      	bls.n	801950e <_malloc_r+0xc2>
 80194de:	1961      	adds	r1, r4, r5
 80194e0:	42a3      	cmp	r3, r4
 80194e2:	6025      	str	r5, [r4, #0]
 80194e4:	bf18      	it	ne
 80194e6:	6059      	strne	r1, [r3, #4]
 80194e8:	6863      	ldr	r3, [r4, #4]
 80194ea:	bf08      	it	eq
 80194ec:	f8c8 1000 	streq.w	r1, [r8]
 80194f0:	5162      	str	r2, [r4, r5]
 80194f2:	604b      	str	r3, [r1, #4]
 80194f4:	4630      	mov	r0, r6
 80194f6:	f000 fbef 	bl	8019cd8 <__malloc_unlock>
 80194fa:	f104 000b 	add.w	r0, r4, #11
 80194fe:	1d23      	adds	r3, r4, #4
 8019500:	f020 0007 	bic.w	r0, r0, #7
 8019504:	1ac2      	subs	r2, r0, r3
 8019506:	bf1c      	itt	ne
 8019508:	1a1b      	subne	r3, r3, r0
 801950a:	50a3      	strne	r3, [r4, r2]
 801950c:	e7af      	b.n	801946e <_malloc_r+0x22>
 801950e:	6862      	ldr	r2, [r4, #4]
 8019510:	42a3      	cmp	r3, r4
 8019512:	bf0c      	ite	eq
 8019514:	f8c8 2000 	streq.w	r2, [r8]
 8019518:	605a      	strne	r2, [r3, #4]
 801951a:	e7eb      	b.n	80194f4 <_malloc_r+0xa8>
 801951c:	4623      	mov	r3, r4
 801951e:	6864      	ldr	r4, [r4, #4]
 8019520:	e7ae      	b.n	8019480 <_malloc_r+0x34>
 8019522:	463c      	mov	r4, r7
 8019524:	687f      	ldr	r7, [r7, #4]
 8019526:	e7b6      	b.n	8019496 <_malloc_r+0x4a>
 8019528:	461a      	mov	r2, r3
 801952a:	685b      	ldr	r3, [r3, #4]
 801952c:	42a3      	cmp	r3, r4
 801952e:	d1fb      	bne.n	8019528 <_malloc_r+0xdc>
 8019530:	2300      	movs	r3, #0
 8019532:	6053      	str	r3, [r2, #4]
 8019534:	e7de      	b.n	80194f4 <_malloc_r+0xa8>
 8019536:	230c      	movs	r3, #12
 8019538:	6033      	str	r3, [r6, #0]
 801953a:	4630      	mov	r0, r6
 801953c:	f000 fbcc 	bl	8019cd8 <__malloc_unlock>
 8019540:	e794      	b.n	801946c <_malloc_r+0x20>
 8019542:	6005      	str	r5, [r0, #0]
 8019544:	e7d6      	b.n	80194f4 <_malloc_r+0xa8>
 8019546:	bf00      	nop
 8019548:	20008074 	.word	0x20008074

0801954c <_printf_common>:
 801954c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019550:	4616      	mov	r6, r2
 8019552:	4698      	mov	r8, r3
 8019554:	688a      	ldr	r2, [r1, #8]
 8019556:	690b      	ldr	r3, [r1, #16]
 8019558:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801955c:	4293      	cmp	r3, r2
 801955e:	bfb8      	it	lt
 8019560:	4613      	movlt	r3, r2
 8019562:	6033      	str	r3, [r6, #0]
 8019564:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019568:	4607      	mov	r7, r0
 801956a:	460c      	mov	r4, r1
 801956c:	b10a      	cbz	r2, 8019572 <_printf_common+0x26>
 801956e:	3301      	adds	r3, #1
 8019570:	6033      	str	r3, [r6, #0]
 8019572:	6823      	ldr	r3, [r4, #0]
 8019574:	0699      	lsls	r1, r3, #26
 8019576:	bf42      	ittt	mi
 8019578:	6833      	ldrmi	r3, [r6, #0]
 801957a:	3302      	addmi	r3, #2
 801957c:	6033      	strmi	r3, [r6, #0]
 801957e:	6825      	ldr	r5, [r4, #0]
 8019580:	f015 0506 	ands.w	r5, r5, #6
 8019584:	d106      	bne.n	8019594 <_printf_common+0x48>
 8019586:	f104 0a19 	add.w	sl, r4, #25
 801958a:	68e3      	ldr	r3, [r4, #12]
 801958c:	6832      	ldr	r2, [r6, #0]
 801958e:	1a9b      	subs	r3, r3, r2
 8019590:	42ab      	cmp	r3, r5
 8019592:	dc26      	bgt.n	80195e2 <_printf_common+0x96>
 8019594:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019598:	6822      	ldr	r2, [r4, #0]
 801959a:	3b00      	subs	r3, #0
 801959c:	bf18      	it	ne
 801959e:	2301      	movne	r3, #1
 80195a0:	0692      	lsls	r2, r2, #26
 80195a2:	d42b      	bmi.n	80195fc <_printf_common+0xb0>
 80195a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80195a8:	4641      	mov	r1, r8
 80195aa:	4638      	mov	r0, r7
 80195ac:	47c8      	blx	r9
 80195ae:	3001      	adds	r0, #1
 80195b0:	d01e      	beq.n	80195f0 <_printf_common+0xa4>
 80195b2:	6823      	ldr	r3, [r4, #0]
 80195b4:	6922      	ldr	r2, [r4, #16]
 80195b6:	f003 0306 	and.w	r3, r3, #6
 80195ba:	2b04      	cmp	r3, #4
 80195bc:	bf02      	ittt	eq
 80195be:	68e5      	ldreq	r5, [r4, #12]
 80195c0:	6833      	ldreq	r3, [r6, #0]
 80195c2:	1aed      	subeq	r5, r5, r3
 80195c4:	68a3      	ldr	r3, [r4, #8]
 80195c6:	bf0c      	ite	eq
 80195c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80195cc:	2500      	movne	r5, #0
 80195ce:	4293      	cmp	r3, r2
 80195d0:	bfc4      	itt	gt
 80195d2:	1a9b      	subgt	r3, r3, r2
 80195d4:	18ed      	addgt	r5, r5, r3
 80195d6:	2600      	movs	r6, #0
 80195d8:	341a      	adds	r4, #26
 80195da:	42b5      	cmp	r5, r6
 80195dc:	d11a      	bne.n	8019614 <_printf_common+0xc8>
 80195de:	2000      	movs	r0, #0
 80195e0:	e008      	b.n	80195f4 <_printf_common+0xa8>
 80195e2:	2301      	movs	r3, #1
 80195e4:	4652      	mov	r2, sl
 80195e6:	4641      	mov	r1, r8
 80195e8:	4638      	mov	r0, r7
 80195ea:	47c8      	blx	r9
 80195ec:	3001      	adds	r0, #1
 80195ee:	d103      	bne.n	80195f8 <_printf_common+0xac>
 80195f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80195f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80195f8:	3501      	adds	r5, #1
 80195fa:	e7c6      	b.n	801958a <_printf_common+0x3e>
 80195fc:	18e1      	adds	r1, r4, r3
 80195fe:	1c5a      	adds	r2, r3, #1
 8019600:	2030      	movs	r0, #48	@ 0x30
 8019602:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019606:	4422      	add	r2, r4
 8019608:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801960c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019610:	3302      	adds	r3, #2
 8019612:	e7c7      	b.n	80195a4 <_printf_common+0x58>
 8019614:	2301      	movs	r3, #1
 8019616:	4622      	mov	r2, r4
 8019618:	4641      	mov	r1, r8
 801961a:	4638      	mov	r0, r7
 801961c:	47c8      	blx	r9
 801961e:	3001      	adds	r0, #1
 8019620:	d0e6      	beq.n	80195f0 <_printf_common+0xa4>
 8019622:	3601      	adds	r6, #1
 8019624:	e7d9      	b.n	80195da <_printf_common+0x8e>
	...

08019628 <_printf_i>:
 8019628:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801962c:	7e0f      	ldrb	r7, [r1, #24]
 801962e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019630:	2f78      	cmp	r7, #120	@ 0x78
 8019632:	4691      	mov	r9, r2
 8019634:	4680      	mov	r8, r0
 8019636:	460c      	mov	r4, r1
 8019638:	469a      	mov	sl, r3
 801963a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801963e:	d807      	bhi.n	8019650 <_printf_i+0x28>
 8019640:	2f62      	cmp	r7, #98	@ 0x62
 8019642:	d80a      	bhi.n	801965a <_printf_i+0x32>
 8019644:	2f00      	cmp	r7, #0
 8019646:	f000 80d1 	beq.w	80197ec <_printf_i+0x1c4>
 801964a:	2f58      	cmp	r7, #88	@ 0x58
 801964c:	f000 80b8 	beq.w	80197c0 <_printf_i+0x198>
 8019650:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019654:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019658:	e03a      	b.n	80196d0 <_printf_i+0xa8>
 801965a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801965e:	2b15      	cmp	r3, #21
 8019660:	d8f6      	bhi.n	8019650 <_printf_i+0x28>
 8019662:	a101      	add	r1, pc, #4	@ (adr r1, 8019668 <_printf_i+0x40>)
 8019664:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019668:	080196c1 	.word	0x080196c1
 801966c:	080196d5 	.word	0x080196d5
 8019670:	08019651 	.word	0x08019651
 8019674:	08019651 	.word	0x08019651
 8019678:	08019651 	.word	0x08019651
 801967c:	08019651 	.word	0x08019651
 8019680:	080196d5 	.word	0x080196d5
 8019684:	08019651 	.word	0x08019651
 8019688:	08019651 	.word	0x08019651
 801968c:	08019651 	.word	0x08019651
 8019690:	08019651 	.word	0x08019651
 8019694:	080197d3 	.word	0x080197d3
 8019698:	080196ff 	.word	0x080196ff
 801969c:	0801978d 	.word	0x0801978d
 80196a0:	08019651 	.word	0x08019651
 80196a4:	08019651 	.word	0x08019651
 80196a8:	080197f5 	.word	0x080197f5
 80196ac:	08019651 	.word	0x08019651
 80196b0:	080196ff 	.word	0x080196ff
 80196b4:	08019651 	.word	0x08019651
 80196b8:	08019651 	.word	0x08019651
 80196bc:	08019795 	.word	0x08019795
 80196c0:	6833      	ldr	r3, [r6, #0]
 80196c2:	1d1a      	adds	r2, r3, #4
 80196c4:	681b      	ldr	r3, [r3, #0]
 80196c6:	6032      	str	r2, [r6, #0]
 80196c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80196cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80196d0:	2301      	movs	r3, #1
 80196d2:	e09c      	b.n	801980e <_printf_i+0x1e6>
 80196d4:	6833      	ldr	r3, [r6, #0]
 80196d6:	6820      	ldr	r0, [r4, #0]
 80196d8:	1d19      	adds	r1, r3, #4
 80196da:	6031      	str	r1, [r6, #0]
 80196dc:	0606      	lsls	r6, r0, #24
 80196de:	d501      	bpl.n	80196e4 <_printf_i+0xbc>
 80196e0:	681d      	ldr	r5, [r3, #0]
 80196e2:	e003      	b.n	80196ec <_printf_i+0xc4>
 80196e4:	0645      	lsls	r5, r0, #25
 80196e6:	d5fb      	bpl.n	80196e0 <_printf_i+0xb8>
 80196e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80196ec:	2d00      	cmp	r5, #0
 80196ee:	da03      	bge.n	80196f8 <_printf_i+0xd0>
 80196f0:	232d      	movs	r3, #45	@ 0x2d
 80196f2:	426d      	negs	r5, r5
 80196f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80196f8:	4858      	ldr	r0, [pc, #352]	@ (801985c <_printf_i+0x234>)
 80196fa:	230a      	movs	r3, #10
 80196fc:	e011      	b.n	8019722 <_printf_i+0xfa>
 80196fe:	6821      	ldr	r1, [r4, #0]
 8019700:	6833      	ldr	r3, [r6, #0]
 8019702:	0608      	lsls	r0, r1, #24
 8019704:	f853 5b04 	ldr.w	r5, [r3], #4
 8019708:	d402      	bmi.n	8019710 <_printf_i+0xe8>
 801970a:	0649      	lsls	r1, r1, #25
 801970c:	bf48      	it	mi
 801970e:	b2ad      	uxthmi	r5, r5
 8019710:	2f6f      	cmp	r7, #111	@ 0x6f
 8019712:	4852      	ldr	r0, [pc, #328]	@ (801985c <_printf_i+0x234>)
 8019714:	6033      	str	r3, [r6, #0]
 8019716:	bf14      	ite	ne
 8019718:	230a      	movne	r3, #10
 801971a:	2308      	moveq	r3, #8
 801971c:	2100      	movs	r1, #0
 801971e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019722:	6866      	ldr	r6, [r4, #4]
 8019724:	60a6      	str	r6, [r4, #8]
 8019726:	2e00      	cmp	r6, #0
 8019728:	db05      	blt.n	8019736 <_printf_i+0x10e>
 801972a:	6821      	ldr	r1, [r4, #0]
 801972c:	432e      	orrs	r6, r5
 801972e:	f021 0104 	bic.w	r1, r1, #4
 8019732:	6021      	str	r1, [r4, #0]
 8019734:	d04b      	beq.n	80197ce <_printf_i+0x1a6>
 8019736:	4616      	mov	r6, r2
 8019738:	fbb5 f1f3 	udiv	r1, r5, r3
 801973c:	fb03 5711 	mls	r7, r3, r1, r5
 8019740:	5dc7      	ldrb	r7, [r0, r7]
 8019742:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019746:	462f      	mov	r7, r5
 8019748:	42bb      	cmp	r3, r7
 801974a:	460d      	mov	r5, r1
 801974c:	d9f4      	bls.n	8019738 <_printf_i+0x110>
 801974e:	2b08      	cmp	r3, #8
 8019750:	d10b      	bne.n	801976a <_printf_i+0x142>
 8019752:	6823      	ldr	r3, [r4, #0]
 8019754:	07df      	lsls	r7, r3, #31
 8019756:	d508      	bpl.n	801976a <_printf_i+0x142>
 8019758:	6923      	ldr	r3, [r4, #16]
 801975a:	6861      	ldr	r1, [r4, #4]
 801975c:	4299      	cmp	r1, r3
 801975e:	bfde      	ittt	le
 8019760:	2330      	movle	r3, #48	@ 0x30
 8019762:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019766:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801976a:	1b92      	subs	r2, r2, r6
 801976c:	6122      	str	r2, [r4, #16]
 801976e:	f8cd a000 	str.w	sl, [sp]
 8019772:	464b      	mov	r3, r9
 8019774:	aa03      	add	r2, sp, #12
 8019776:	4621      	mov	r1, r4
 8019778:	4640      	mov	r0, r8
 801977a:	f7ff fee7 	bl	801954c <_printf_common>
 801977e:	3001      	adds	r0, #1
 8019780:	d14a      	bne.n	8019818 <_printf_i+0x1f0>
 8019782:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019786:	b004      	add	sp, #16
 8019788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801978c:	6823      	ldr	r3, [r4, #0]
 801978e:	f043 0320 	orr.w	r3, r3, #32
 8019792:	6023      	str	r3, [r4, #0]
 8019794:	4832      	ldr	r0, [pc, #200]	@ (8019860 <_printf_i+0x238>)
 8019796:	2778      	movs	r7, #120	@ 0x78
 8019798:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801979c:	6823      	ldr	r3, [r4, #0]
 801979e:	6831      	ldr	r1, [r6, #0]
 80197a0:	061f      	lsls	r7, r3, #24
 80197a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80197a6:	d402      	bmi.n	80197ae <_printf_i+0x186>
 80197a8:	065f      	lsls	r7, r3, #25
 80197aa:	bf48      	it	mi
 80197ac:	b2ad      	uxthmi	r5, r5
 80197ae:	6031      	str	r1, [r6, #0]
 80197b0:	07d9      	lsls	r1, r3, #31
 80197b2:	bf44      	itt	mi
 80197b4:	f043 0320 	orrmi.w	r3, r3, #32
 80197b8:	6023      	strmi	r3, [r4, #0]
 80197ba:	b11d      	cbz	r5, 80197c4 <_printf_i+0x19c>
 80197bc:	2310      	movs	r3, #16
 80197be:	e7ad      	b.n	801971c <_printf_i+0xf4>
 80197c0:	4826      	ldr	r0, [pc, #152]	@ (801985c <_printf_i+0x234>)
 80197c2:	e7e9      	b.n	8019798 <_printf_i+0x170>
 80197c4:	6823      	ldr	r3, [r4, #0]
 80197c6:	f023 0320 	bic.w	r3, r3, #32
 80197ca:	6023      	str	r3, [r4, #0]
 80197cc:	e7f6      	b.n	80197bc <_printf_i+0x194>
 80197ce:	4616      	mov	r6, r2
 80197d0:	e7bd      	b.n	801974e <_printf_i+0x126>
 80197d2:	6833      	ldr	r3, [r6, #0]
 80197d4:	6825      	ldr	r5, [r4, #0]
 80197d6:	6961      	ldr	r1, [r4, #20]
 80197d8:	1d18      	adds	r0, r3, #4
 80197da:	6030      	str	r0, [r6, #0]
 80197dc:	062e      	lsls	r6, r5, #24
 80197de:	681b      	ldr	r3, [r3, #0]
 80197e0:	d501      	bpl.n	80197e6 <_printf_i+0x1be>
 80197e2:	6019      	str	r1, [r3, #0]
 80197e4:	e002      	b.n	80197ec <_printf_i+0x1c4>
 80197e6:	0668      	lsls	r0, r5, #25
 80197e8:	d5fb      	bpl.n	80197e2 <_printf_i+0x1ba>
 80197ea:	8019      	strh	r1, [r3, #0]
 80197ec:	2300      	movs	r3, #0
 80197ee:	6123      	str	r3, [r4, #16]
 80197f0:	4616      	mov	r6, r2
 80197f2:	e7bc      	b.n	801976e <_printf_i+0x146>
 80197f4:	6833      	ldr	r3, [r6, #0]
 80197f6:	1d1a      	adds	r2, r3, #4
 80197f8:	6032      	str	r2, [r6, #0]
 80197fa:	681e      	ldr	r6, [r3, #0]
 80197fc:	6862      	ldr	r2, [r4, #4]
 80197fe:	2100      	movs	r1, #0
 8019800:	4630      	mov	r0, r6
 8019802:	f7e6 fcf5 	bl	80001f0 <memchr>
 8019806:	b108      	cbz	r0, 801980c <_printf_i+0x1e4>
 8019808:	1b80      	subs	r0, r0, r6
 801980a:	6060      	str	r0, [r4, #4]
 801980c:	6863      	ldr	r3, [r4, #4]
 801980e:	6123      	str	r3, [r4, #16]
 8019810:	2300      	movs	r3, #0
 8019812:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019816:	e7aa      	b.n	801976e <_printf_i+0x146>
 8019818:	6923      	ldr	r3, [r4, #16]
 801981a:	4632      	mov	r2, r6
 801981c:	4649      	mov	r1, r9
 801981e:	4640      	mov	r0, r8
 8019820:	47d0      	blx	sl
 8019822:	3001      	adds	r0, #1
 8019824:	d0ad      	beq.n	8019782 <_printf_i+0x15a>
 8019826:	6823      	ldr	r3, [r4, #0]
 8019828:	079b      	lsls	r3, r3, #30
 801982a:	d413      	bmi.n	8019854 <_printf_i+0x22c>
 801982c:	68e0      	ldr	r0, [r4, #12]
 801982e:	9b03      	ldr	r3, [sp, #12]
 8019830:	4298      	cmp	r0, r3
 8019832:	bfb8      	it	lt
 8019834:	4618      	movlt	r0, r3
 8019836:	e7a6      	b.n	8019786 <_printf_i+0x15e>
 8019838:	2301      	movs	r3, #1
 801983a:	4632      	mov	r2, r6
 801983c:	4649      	mov	r1, r9
 801983e:	4640      	mov	r0, r8
 8019840:	47d0      	blx	sl
 8019842:	3001      	adds	r0, #1
 8019844:	d09d      	beq.n	8019782 <_printf_i+0x15a>
 8019846:	3501      	adds	r5, #1
 8019848:	68e3      	ldr	r3, [r4, #12]
 801984a:	9903      	ldr	r1, [sp, #12]
 801984c:	1a5b      	subs	r3, r3, r1
 801984e:	42ab      	cmp	r3, r5
 8019850:	dcf2      	bgt.n	8019838 <_printf_i+0x210>
 8019852:	e7eb      	b.n	801982c <_printf_i+0x204>
 8019854:	2500      	movs	r5, #0
 8019856:	f104 0619 	add.w	r6, r4, #25
 801985a:	e7f5      	b.n	8019848 <_printf_i+0x220>
 801985c:	0801ac69 	.word	0x0801ac69
 8019860:	0801ac7a 	.word	0x0801ac7a

08019864 <_scanf_chars>:
 8019864:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019868:	4615      	mov	r5, r2
 801986a:	688a      	ldr	r2, [r1, #8]
 801986c:	4680      	mov	r8, r0
 801986e:	460c      	mov	r4, r1
 8019870:	b932      	cbnz	r2, 8019880 <_scanf_chars+0x1c>
 8019872:	698a      	ldr	r2, [r1, #24]
 8019874:	2a00      	cmp	r2, #0
 8019876:	bf14      	ite	ne
 8019878:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 801987c:	2201      	moveq	r2, #1
 801987e:	608a      	str	r2, [r1, #8]
 8019880:	6822      	ldr	r2, [r4, #0]
 8019882:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8019914 <_scanf_chars+0xb0>
 8019886:	06d1      	lsls	r1, r2, #27
 8019888:	bf5f      	itttt	pl
 801988a:	681a      	ldrpl	r2, [r3, #0]
 801988c:	1d11      	addpl	r1, r2, #4
 801988e:	6019      	strpl	r1, [r3, #0]
 8019890:	6816      	ldrpl	r6, [r2, #0]
 8019892:	2700      	movs	r7, #0
 8019894:	69a0      	ldr	r0, [r4, #24]
 8019896:	b188      	cbz	r0, 80198bc <_scanf_chars+0x58>
 8019898:	2801      	cmp	r0, #1
 801989a:	d107      	bne.n	80198ac <_scanf_chars+0x48>
 801989c:	682b      	ldr	r3, [r5, #0]
 801989e:	781a      	ldrb	r2, [r3, #0]
 80198a0:	6963      	ldr	r3, [r4, #20]
 80198a2:	5c9b      	ldrb	r3, [r3, r2]
 80198a4:	b953      	cbnz	r3, 80198bc <_scanf_chars+0x58>
 80198a6:	2f00      	cmp	r7, #0
 80198a8:	d031      	beq.n	801990e <_scanf_chars+0xaa>
 80198aa:	e022      	b.n	80198f2 <_scanf_chars+0x8e>
 80198ac:	2802      	cmp	r0, #2
 80198ae:	d120      	bne.n	80198f2 <_scanf_chars+0x8e>
 80198b0:	682b      	ldr	r3, [r5, #0]
 80198b2:	781b      	ldrb	r3, [r3, #0]
 80198b4:	f819 3003 	ldrb.w	r3, [r9, r3]
 80198b8:	071b      	lsls	r3, r3, #28
 80198ba:	d41a      	bmi.n	80198f2 <_scanf_chars+0x8e>
 80198bc:	6823      	ldr	r3, [r4, #0]
 80198be:	06da      	lsls	r2, r3, #27
 80198c0:	bf5e      	ittt	pl
 80198c2:	682b      	ldrpl	r3, [r5, #0]
 80198c4:	781b      	ldrbpl	r3, [r3, #0]
 80198c6:	f806 3b01 	strbpl.w	r3, [r6], #1
 80198ca:	682a      	ldr	r2, [r5, #0]
 80198cc:	686b      	ldr	r3, [r5, #4]
 80198ce:	3201      	adds	r2, #1
 80198d0:	602a      	str	r2, [r5, #0]
 80198d2:	68a2      	ldr	r2, [r4, #8]
 80198d4:	3b01      	subs	r3, #1
 80198d6:	3a01      	subs	r2, #1
 80198d8:	606b      	str	r3, [r5, #4]
 80198da:	3701      	adds	r7, #1
 80198dc:	60a2      	str	r2, [r4, #8]
 80198de:	b142      	cbz	r2, 80198f2 <_scanf_chars+0x8e>
 80198e0:	2b00      	cmp	r3, #0
 80198e2:	dcd7      	bgt.n	8019894 <_scanf_chars+0x30>
 80198e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80198e8:	4629      	mov	r1, r5
 80198ea:	4640      	mov	r0, r8
 80198ec:	4798      	blx	r3
 80198ee:	2800      	cmp	r0, #0
 80198f0:	d0d0      	beq.n	8019894 <_scanf_chars+0x30>
 80198f2:	6823      	ldr	r3, [r4, #0]
 80198f4:	f013 0310 	ands.w	r3, r3, #16
 80198f8:	d105      	bne.n	8019906 <_scanf_chars+0xa2>
 80198fa:	68e2      	ldr	r2, [r4, #12]
 80198fc:	3201      	adds	r2, #1
 80198fe:	60e2      	str	r2, [r4, #12]
 8019900:	69a2      	ldr	r2, [r4, #24]
 8019902:	b102      	cbz	r2, 8019906 <_scanf_chars+0xa2>
 8019904:	7033      	strb	r3, [r6, #0]
 8019906:	6923      	ldr	r3, [r4, #16]
 8019908:	443b      	add	r3, r7
 801990a:	6123      	str	r3, [r4, #16]
 801990c:	2000      	movs	r0, #0
 801990e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019912:	bf00      	nop
 8019914:	0801aca7 	.word	0x0801aca7

08019918 <_scanf_i>:
 8019918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801991c:	4698      	mov	r8, r3
 801991e:	4b74      	ldr	r3, [pc, #464]	@ (8019af0 <_scanf_i+0x1d8>)
 8019920:	460c      	mov	r4, r1
 8019922:	4682      	mov	sl, r0
 8019924:	4616      	mov	r6, r2
 8019926:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801992a:	b087      	sub	sp, #28
 801992c:	ab03      	add	r3, sp, #12
 801992e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8019932:	4b70      	ldr	r3, [pc, #448]	@ (8019af4 <_scanf_i+0x1dc>)
 8019934:	69a1      	ldr	r1, [r4, #24]
 8019936:	4a70      	ldr	r2, [pc, #448]	@ (8019af8 <_scanf_i+0x1e0>)
 8019938:	2903      	cmp	r1, #3
 801993a:	bf08      	it	eq
 801993c:	461a      	moveq	r2, r3
 801993e:	68a3      	ldr	r3, [r4, #8]
 8019940:	9201      	str	r2, [sp, #4]
 8019942:	1e5a      	subs	r2, r3, #1
 8019944:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8019948:	bf88      	it	hi
 801994a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801994e:	4627      	mov	r7, r4
 8019950:	bf82      	ittt	hi
 8019952:	eb03 0905 	addhi.w	r9, r3, r5
 8019956:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801995a:	60a3      	strhi	r3, [r4, #8]
 801995c:	f857 3b1c 	ldr.w	r3, [r7], #28
 8019960:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8019964:	bf98      	it	ls
 8019966:	f04f 0900 	movls.w	r9, #0
 801996a:	6023      	str	r3, [r4, #0]
 801996c:	463d      	mov	r5, r7
 801996e:	f04f 0b00 	mov.w	fp, #0
 8019972:	6831      	ldr	r1, [r6, #0]
 8019974:	ab03      	add	r3, sp, #12
 8019976:	7809      	ldrb	r1, [r1, #0]
 8019978:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801997c:	2202      	movs	r2, #2
 801997e:	f7e6 fc37 	bl	80001f0 <memchr>
 8019982:	b328      	cbz	r0, 80199d0 <_scanf_i+0xb8>
 8019984:	f1bb 0f01 	cmp.w	fp, #1
 8019988:	d159      	bne.n	8019a3e <_scanf_i+0x126>
 801998a:	6862      	ldr	r2, [r4, #4]
 801998c:	b92a      	cbnz	r2, 801999a <_scanf_i+0x82>
 801998e:	6822      	ldr	r2, [r4, #0]
 8019990:	2108      	movs	r1, #8
 8019992:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8019996:	6061      	str	r1, [r4, #4]
 8019998:	6022      	str	r2, [r4, #0]
 801999a:	6822      	ldr	r2, [r4, #0]
 801999c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80199a0:	6022      	str	r2, [r4, #0]
 80199a2:	68a2      	ldr	r2, [r4, #8]
 80199a4:	1e51      	subs	r1, r2, #1
 80199a6:	60a1      	str	r1, [r4, #8]
 80199a8:	b192      	cbz	r2, 80199d0 <_scanf_i+0xb8>
 80199aa:	6832      	ldr	r2, [r6, #0]
 80199ac:	1c51      	adds	r1, r2, #1
 80199ae:	6031      	str	r1, [r6, #0]
 80199b0:	7812      	ldrb	r2, [r2, #0]
 80199b2:	f805 2b01 	strb.w	r2, [r5], #1
 80199b6:	6872      	ldr	r2, [r6, #4]
 80199b8:	3a01      	subs	r2, #1
 80199ba:	2a00      	cmp	r2, #0
 80199bc:	6072      	str	r2, [r6, #4]
 80199be:	dc07      	bgt.n	80199d0 <_scanf_i+0xb8>
 80199c0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80199c4:	4631      	mov	r1, r6
 80199c6:	4650      	mov	r0, sl
 80199c8:	4790      	blx	r2
 80199ca:	2800      	cmp	r0, #0
 80199cc:	f040 8085 	bne.w	8019ada <_scanf_i+0x1c2>
 80199d0:	f10b 0b01 	add.w	fp, fp, #1
 80199d4:	f1bb 0f03 	cmp.w	fp, #3
 80199d8:	d1cb      	bne.n	8019972 <_scanf_i+0x5a>
 80199da:	6863      	ldr	r3, [r4, #4]
 80199dc:	b90b      	cbnz	r3, 80199e2 <_scanf_i+0xca>
 80199de:	230a      	movs	r3, #10
 80199e0:	6063      	str	r3, [r4, #4]
 80199e2:	6863      	ldr	r3, [r4, #4]
 80199e4:	4945      	ldr	r1, [pc, #276]	@ (8019afc <_scanf_i+0x1e4>)
 80199e6:	6960      	ldr	r0, [r4, #20]
 80199e8:	1ac9      	subs	r1, r1, r3
 80199ea:	f000 f889 	bl	8019b00 <__sccl>
 80199ee:	f04f 0b00 	mov.w	fp, #0
 80199f2:	68a3      	ldr	r3, [r4, #8]
 80199f4:	6822      	ldr	r2, [r4, #0]
 80199f6:	2b00      	cmp	r3, #0
 80199f8:	d03d      	beq.n	8019a76 <_scanf_i+0x15e>
 80199fa:	6831      	ldr	r1, [r6, #0]
 80199fc:	6960      	ldr	r0, [r4, #20]
 80199fe:	f891 c000 	ldrb.w	ip, [r1]
 8019a02:	f810 000c 	ldrb.w	r0, [r0, ip]
 8019a06:	2800      	cmp	r0, #0
 8019a08:	d035      	beq.n	8019a76 <_scanf_i+0x15e>
 8019a0a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8019a0e:	d124      	bne.n	8019a5a <_scanf_i+0x142>
 8019a10:	0510      	lsls	r0, r2, #20
 8019a12:	d522      	bpl.n	8019a5a <_scanf_i+0x142>
 8019a14:	f10b 0b01 	add.w	fp, fp, #1
 8019a18:	f1b9 0f00 	cmp.w	r9, #0
 8019a1c:	d003      	beq.n	8019a26 <_scanf_i+0x10e>
 8019a1e:	3301      	adds	r3, #1
 8019a20:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8019a24:	60a3      	str	r3, [r4, #8]
 8019a26:	6873      	ldr	r3, [r6, #4]
 8019a28:	3b01      	subs	r3, #1
 8019a2a:	2b00      	cmp	r3, #0
 8019a2c:	6073      	str	r3, [r6, #4]
 8019a2e:	dd1b      	ble.n	8019a68 <_scanf_i+0x150>
 8019a30:	6833      	ldr	r3, [r6, #0]
 8019a32:	3301      	adds	r3, #1
 8019a34:	6033      	str	r3, [r6, #0]
 8019a36:	68a3      	ldr	r3, [r4, #8]
 8019a38:	3b01      	subs	r3, #1
 8019a3a:	60a3      	str	r3, [r4, #8]
 8019a3c:	e7d9      	b.n	80199f2 <_scanf_i+0xda>
 8019a3e:	f1bb 0f02 	cmp.w	fp, #2
 8019a42:	d1ae      	bne.n	80199a2 <_scanf_i+0x8a>
 8019a44:	6822      	ldr	r2, [r4, #0]
 8019a46:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8019a4a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8019a4e:	d1c4      	bne.n	80199da <_scanf_i+0xc2>
 8019a50:	2110      	movs	r1, #16
 8019a52:	6061      	str	r1, [r4, #4]
 8019a54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8019a58:	e7a2      	b.n	80199a0 <_scanf_i+0x88>
 8019a5a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8019a5e:	6022      	str	r2, [r4, #0]
 8019a60:	780b      	ldrb	r3, [r1, #0]
 8019a62:	f805 3b01 	strb.w	r3, [r5], #1
 8019a66:	e7de      	b.n	8019a26 <_scanf_i+0x10e>
 8019a68:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8019a6c:	4631      	mov	r1, r6
 8019a6e:	4650      	mov	r0, sl
 8019a70:	4798      	blx	r3
 8019a72:	2800      	cmp	r0, #0
 8019a74:	d0df      	beq.n	8019a36 <_scanf_i+0x11e>
 8019a76:	6823      	ldr	r3, [r4, #0]
 8019a78:	05d9      	lsls	r1, r3, #23
 8019a7a:	d50d      	bpl.n	8019a98 <_scanf_i+0x180>
 8019a7c:	42bd      	cmp	r5, r7
 8019a7e:	d909      	bls.n	8019a94 <_scanf_i+0x17c>
 8019a80:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8019a84:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8019a88:	4632      	mov	r2, r6
 8019a8a:	4650      	mov	r0, sl
 8019a8c:	4798      	blx	r3
 8019a8e:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 8019a92:	464d      	mov	r5, r9
 8019a94:	42bd      	cmp	r5, r7
 8019a96:	d028      	beq.n	8019aea <_scanf_i+0x1d2>
 8019a98:	6822      	ldr	r2, [r4, #0]
 8019a9a:	f012 0210 	ands.w	r2, r2, #16
 8019a9e:	d113      	bne.n	8019ac8 <_scanf_i+0x1b0>
 8019aa0:	702a      	strb	r2, [r5, #0]
 8019aa2:	6863      	ldr	r3, [r4, #4]
 8019aa4:	9e01      	ldr	r6, [sp, #4]
 8019aa6:	4639      	mov	r1, r7
 8019aa8:	4650      	mov	r0, sl
 8019aaa:	47b0      	blx	r6
 8019aac:	f8d8 3000 	ldr.w	r3, [r8]
 8019ab0:	6821      	ldr	r1, [r4, #0]
 8019ab2:	1d1a      	adds	r2, r3, #4
 8019ab4:	f8c8 2000 	str.w	r2, [r8]
 8019ab8:	f011 0f20 	tst.w	r1, #32
 8019abc:	681b      	ldr	r3, [r3, #0]
 8019abe:	d00f      	beq.n	8019ae0 <_scanf_i+0x1c8>
 8019ac0:	6018      	str	r0, [r3, #0]
 8019ac2:	68e3      	ldr	r3, [r4, #12]
 8019ac4:	3301      	adds	r3, #1
 8019ac6:	60e3      	str	r3, [r4, #12]
 8019ac8:	6923      	ldr	r3, [r4, #16]
 8019aca:	1bed      	subs	r5, r5, r7
 8019acc:	445d      	add	r5, fp
 8019ace:	442b      	add	r3, r5
 8019ad0:	6123      	str	r3, [r4, #16]
 8019ad2:	2000      	movs	r0, #0
 8019ad4:	b007      	add	sp, #28
 8019ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019ada:	f04f 0b00 	mov.w	fp, #0
 8019ade:	e7ca      	b.n	8019a76 <_scanf_i+0x15e>
 8019ae0:	07ca      	lsls	r2, r1, #31
 8019ae2:	bf4c      	ite	mi
 8019ae4:	8018      	strhmi	r0, [r3, #0]
 8019ae6:	6018      	strpl	r0, [r3, #0]
 8019ae8:	e7eb      	b.n	8019ac2 <_scanf_i+0x1aa>
 8019aea:	2001      	movs	r0, #1
 8019aec:	e7f2      	b.n	8019ad4 <_scanf_i+0x1bc>
 8019aee:	bf00      	nop
 8019af0:	0801a70c 	.word	0x0801a70c
 8019af4:	08019f25 	.word	0x08019f25
 8019af8:	0801a005 	.word	0x0801a005
 8019afc:	0801ac9b 	.word	0x0801ac9b

08019b00 <__sccl>:
 8019b00:	b570      	push	{r4, r5, r6, lr}
 8019b02:	780b      	ldrb	r3, [r1, #0]
 8019b04:	4604      	mov	r4, r0
 8019b06:	2b5e      	cmp	r3, #94	@ 0x5e
 8019b08:	bf0b      	itete	eq
 8019b0a:	784b      	ldrbeq	r3, [r1, #1]
 8019b0c:	1c4a      	addne	r2, r1, #1
 8019b0e:	1c8a      	addeq	r2, r1, #2
 8019b10:	2100      	movne	r1, #0
 8019b12:	bf08      	it	eq
 8019b14:	2101      	moveq	r1, #1
 8019b16:	3801      	subs	r0, #1
 8019b18:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8019b1c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8019b20:	42a8      	cmp	r0, r5
 8019b22:	d1fb      	bne.n	8019b1c <__sccl+0x1c>
 8019b24:	b90b      	cbnz	r3, 8019b2a <__sccl+0x2a>
 8019b26:	1e50      	subs	r0, r2, #1
 8019b28:	bd70      	pop	{r4, r5, r6, pc}
 8019b2a:	f081 0101 	eor.w	r1, r1, #1
 8019b2e:	54e1      	strb	r1, [r4, r3]
 8019b30:	4610      	mov	r0, r2
 8019b32:	4602      	mov	r2, r0
 8019b34:	f812 5b01 	ldrb.w	r5, [r2], #1
 8019b38:	2d2d      	cmp	r5, #45	@ 0x2d
 8019b3a:	d005      	beq.n	8019b48 <__sccl+0x48>
 8019b3c:	2d5d      	cmp	r5, #93	@ 0x5d
 8019b3e:	d016      	beq.n	8019b6e <__sccl+0x6e>
 8019b40:	2d00      	cmp	r5, #0
 8019b42:	d0f1      	beq.n	8019b28 <__sccl+0x28>
 8019b44:	462b      	mov	r3, r5
 8019b46:	e7f2      	b.n	8019b2e <__sccl+0x2e>
 8019b48:	7846      	ldrb	r6, [r0, #1]
 8019b4a:	2e5d      	cmp	r6, #93	@ 0x5d
 8019b4c:	d0fa      	beq.n	8019b44 <__sccl+0x44>
 8019b4e:	42b3      	cmp	r3, r6
 8019b50:	dcf8      	bgt.n	8019b44 <__sccl+0x44>
 8019b52:	3002      	adds	r0, #2
 8019b54:	461a      	mov	r2, r3
 8019b56:	3201      	adds	r2, #1
 8019b58:	4296      	cmp	r6, r2
 8019b5a:	54a1      	strb	r1, [r4, r2]
 8019b5c:	dcfb      	bgt.n	8019b56 <__sccl+0x56>
 8019b5e:	1af2      	subs	r2, r6, r3
 8019b60:	3a01      	subs	r2, #1
 8019b62:	1c5d      	adds	r5, r3, #1
 8019b64:	42b3      	cmp	r3, r6
 8019b66:	bfa8      	it	ge
 8019b68:	2200      	movge	r2, #0
 8019b6a:	18ab      	adds	r3, r5, r2
 8019b6c:	e7e1      	b.n	8019b32 <__sccl+0x32>
 8019b6e:	4610      	mov	r0, r2
 8019b70:	e7da      	b.n	8019b28 <__sccl+0x28>
	...

08019b74 <__sflush_r>:
 8019b74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019b78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019b7c:	0716      	lsls	r6, r2, #28
 8019b7e:	4605      	mov	r5, r0
 8019b80:	460c      	mov	r4, r1
 8019b82:	d454      	bmi.n	8019c2e <__sflush_r+0xba>
 8019b84:	684b      	ldr	r3, [r1, #4]
 8019b86:	2b00      	cmp	r3, #0
 8019b88:	dc02      	bgt.n	8019b90 <__sflush_r+0x1c>
 8019b8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019b8c:	2b00      	cmp	r3, #0
 8019b8e:	dd48      	ble.n	8019c22 <__sflush_r+0xae>
 8019b90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019b92:	2e00      	cmp	r6, #0
 8019b94:	d045      	beq.n	8019c22 <__sflush_r+0xae>
 8019b96:	2300      	movs	r3, #0
 8019b98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019b9c:	682f      	ldr	r7, [r5, #0]
 8019b9e:	6a21      	ldr	r1, [r4, #32]
 8019ba0:	602b      	str	r3, [r5, #0]
 8019ba2:	d030      	beq.n	8019c06 <__sflush_r+0x92>
 8019ba4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8019ba6:	89a3      	ldrh	r3, [r4, #12]
 8019ba8:	0759      	lsls	r1, r3, #29
 8019baa:	d505      	bpl.n	8019bb8 <__sflush_r+0x44>
 8019bac:	6863      	ldr	r3, [r4, #4]
 8019bae:	1ad2      	subs	r2, r2, r3
 8019bb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8019bb2:	b10b      	cbz	r3, 8019bb8 <__sflush_r+0x44>
 8019bb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8019bb6:	1ad2      	subs	r2, r2, r3
 8019bb8:	2300      	movs	r3, #0
 8019bba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019bbc:	6a21      	ldr	r1, [r4, #32]
 8019bbe:	4628      	mov	r0, r5
 8019bc0:	47b0      	blx	r6
 8019bc2:	1c43      	adds	r3, r0, #1
 8019bc4:	89a3      	ldrh	r3, [r4, #12]
 8019bc6:	d106      	bne.n	8019bd6 <__sflush_r+0x62>
 8019bc8:	6829      	ldr	r1, [r5, #0]
 8019bca:	291d      	cmp	r1, #29
 8019bcc:	d82b      	bhi.n	8019c26 <__sflush_r+0xb2>
 8019bce:	4a2a      	ldr	r2, [pc, #168]	@ (8019c78 <__sflush_r+0x104>)
 8019bd0:	40ca      	lsrs	r2, r1
 8019bd2:	07d6      	lsls	r6, r2, #31
 8019bd4:	d527      	bpl.n	8019c26 <__sflush_r+0xb2>
 8019bd6:	2200      	movs	r2, #0
 8019bd8:	6062      	str	r2, [r4, #4]
 8019bda:	04d9      	lsls	r1, r3, #19
 8019bdc:	6922      	ldr	r2, [r4, #16]
 8019bde:	6022      	str	r2, [r4, #0]
 8019be0:	d504      	bpl.n	8019bec <__sflush_r+0x78>
 8019be2:	1c42      	adds	r2, r0, #1
 8019be4:	d101      	bne.n	8019bea <__sflush_r+0x76>
 8019be6:	682b      	ldr	r3, [r5, #0]
 8019be8:	b903      	cbnz	r3, 8019bec <__sflush_r+0x78>
 8019bea:	6560      	str	r0, [r4, #84]	@ 0x54
 8019bec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019bee:	602f      	str	r7, [r5, #0]
 8019bf0:	b1b9      	cbz	r1, 8019c22 <__sflush_r+0xae>
 8019bf2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019bf6:	4299      	cmp	r1, r3
 8019bf8:	d002      	beq.n	8019c00 <__sflush_r+0x8c>
 8019bfa:	4628      	mov	r0, r5
 8019bfc:	f7fe ff50 	bl	8018aa0 <_free_r>
 8019c00:	2300      	movs	r3, #0
 8019c02:	6363      	str	r3, [r4, #52]	@ 0x34
 8019c04:	e00d      	b.n	8019c22 <__sflush_r+0xae>
 8019c06:	2301      	movs	r3, #1
 8019c08:	4628      	mov	r0, r5
 8019c0a:	47b0      	blx	r6
 8019c0c:	4602      	mov	r2, r0
 8019c0e:	1c50      	adds	r0, r2, #1
 8019c10:	d1c9      	bne.n	8019ba6 <__sflush_r+0x32>
 8019c12:	682b      	ldr	r3, [r5, #0]
 8019c14:	2b00      	cmp	r3, #0
 8019c16:	d0c6      	beq.n	8019ba6 <__sflush_r+0x32>
 8019c18:	2b1d      	cmp	r3, #29
 8019c1a:	d001      	beq.n	8019c20 <__sflush_r+0xac>
 8019c1c:	2b16      	cmp	r3, #22
 8019c1e:	d11e      	bne.n	8019c5e <__sflush_r+0xea>
 8019c20:	602f      	str	r7, [r5, #0]
 8019c22:	2000      	movs	r0, #0
 8019c24:	e022      	b.n	8019c6c <__sflush_r+0xf8>
 8019c26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019c2a:	b21b      	sxth	r3, r3
 8019c2c:	e01b      	b.n	8019c66 <__sflush_r+0xf2>
 8019c2e:	690f      	ldr	r7, [r1, #16]
 8019c30:	2f00      	cmp	r7, #0
 8019c32:	d0f6      	beq.n	8019c22 <__sflush_r+0xae>
 8019c34:	0793      	lsls	r3, r2, #30
 8019c36:	680e      	ldr	r6, [r1, #0]
 8019c38:	bf08      	it	eq
 8019c3a:	694b      	ldreq	r3, [r1, #20]
 8019c3c:	600f      	str	r7, [r1, #0]
 8019c3e:	bf18      	it	ne
 8019c40:	2300      	movne	r3, #0
 8019c42:	eba6 0807 	sub.w	r8, r6, r7
 8019c46:	608b      	str	r3, [r1, #8]
 8019c48:	f1b8 0f00 	cmp.w	r8, #0
 8019c4c:	dde9      	ble.n	8019c22 <__sflush_r+0xae>
 8019c4e:	6a21      	ldr	r1, [r4, #32]
 8019c50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019c52:	4643      	mov	r3, r8
 8019c54:	463a      	mov	r2, r7
 8019c56:	4628      	mov	r0, r5
 8019c58:	47b0      	blx	r6
 8019c5a:	2800      	cmp	r0, #0
 8019c5c:	dc08      	bgt.n	8019c70 <__sflush_r+0xfc>
 8019c5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019c62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019c66:	81a3      	strh	r3, [r4, #12]
 8019c68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019c70:	4407      	add	r7, r0
 8019c72:	eba8 0800 	sub.w	r8, r8, r0
 8019c76:	e7e7      	b.n	8019c48 <__sflush_r+0xd4>
 8019c78:	20400001 	.word	0x20400001

08019c7c <_fflush_r>:
 8019c7c:	b538      	push	{r3, r4, r5, lr}
 8019c7e:	690b      	ldr	r3, [r1, #16]
 8019c80:	4605      	mov	r5, r0
 8019c82:	460c      	mov	r4, r1
 8019c84:	b913      	cbnz	r3, 8019c8c <_fflush_r+0x10>
 8019c86:	2500      	movs	r5, #0
 8019c88:	4628      	mov	r0, r5
 8019c8a:	bd38      	pop	{r3, r4, r5, pc}
 8019c8c:	b118      	cbz	r0, 8019c96 <_fflush_r+0x1a>
 8019c8e:	6a03      	ldr	r3, [r0, #32]
 8019c90:	b90b      	cbnz	r3, 8019c96 <_fflush_r+0x1a>
 8019c92:	f7fe fdbf 	bl	8018814 <__sinit>
 8019c96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019c9a:	2b00      	cmp	r3, #0
 8019c9c:	d0f3      	beq.n	8019c86 <_fflush_r+0xa>
 8019c9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019ca0:	07d0      	lsls	r0, r2, #31
 8019ca2:	d404      	bmi.n	8019cae <_fflush_r+0x32>
 8019ca4:	0599      	lsls	r1, r3, #22
 8019ca6:	d402      	bmi.n	8019cae <_fflush_r+0x32>
 8019ca8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019caa:	f7fe fed8 	bl	8018a5e <__retarget_lock_acquire_recursive>
 8019cae:	4628      	mov	r0, r5
 8019cb0:	4621      	mov	r1, r4
 8019cb2:	f7ff ff5f 	bl	8019b74 <__sflush_r>
 8019cb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019cb8:	07da      	lsls	r2, r3, #31
 8019cba:	4605      	mov	r5, r0
 8019cbc:	d4e4      	bmi.n	8019c88 <_fflush_r+0xc>
 8019cbe:	89a3      	ldrh	r3, [r4, #12]
 8019cc0:	059b      	lsls	r3, r3, #22
 8019cc2:	d4e1      	bmi.n	8019c88 <_fflush_r+0xc>
 8019cc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019cc6:	f7fe fecb 	bl	8018a60 <__retarget_lock_release_recursive>
 8019cca:	e7dd      	b.n	8019c88 <_fflush_r+0xc>

08019ccc <__malloc_lock>:
 8019ccc:	4801      	ldr	r0, [pc, #4]	@ (8019cd4 <__malloc_lock+0x8>)
 8019cce:	f7fe bec6 	b.w	8018a5e <__retarget_lock_acquire_recursive>
 8019cd2:	bf00      	nop
 8019cd4:	20008068 	.word	0x20008068

08019cd8 <__malloc_unlock>:
 8019cd8:	4801      	ldr	r0, [pc, #4]	@ (8019ce0 <__malloc_unlock+0x8>)
 8019cda:	f7fe bec1 	b.w	8018a60 <__retarget_lock_release_recursive>
 8019cde:	bf00      	nop
 8019ce0:	20008068 	.word	0x20008068

08019ce4 <__submore>:
 8019ce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019ce8:	460c      	mov	r4, r1
 8019cea:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8019cec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019cf0:	4299      	cmp	r1, r3
 8019cf2:	d11d      	bne.n	8019d30 <__submore+0x4c>
 8019cf4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8019cf8:	f7ff fba8 	bl	801944c <_malloc_r>
 8019cfc:	b918      	cbnz	r0, 8019d06 <__submore+0x22>
 8019cfe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019d02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019d06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019d0a:	63a3      	str	r3, [r4, #56]	@ 0x38
 8019d0c:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8019d10:	6360      	str	r0, [r4, #52]	@ 0x34
 8019d12:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8019d16:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8019d1a:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8019d1e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8019d22:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8019d26:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8019d2a:	6020      	str	r0, [r4, #0]
 8019d2c:	2000      	movs	r0, #0
 8019d2e:	e7e8      	b.n	8019d02 <__submore+0x1e>
 8019d30:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8019d32:	0077      	lsls	r7, r6, #1
 8019d34:	463a      	mov	r2, r7
 8019d36:	f000 f80f 	bl	8019d58 <_realloc_r>
 8019d3a:	4605      	mov	r5, r0
 8019d3c:	2800      	cmp	r0, #0
 8019d3e:	d0de      	beq.n	8019cfe <__submore+0x1a>
 8019d40:	eb00 0806 	add.w	r8, r0, r6
 8019d44:	4601      	mov	r1, r0
 8019d46:	4632      	mov	r2, r6
 8019d48:	4640      	mov	r0, r8
 8019d4a:	f7fe fe9b 	bl	8018a84 <memcpy>
 8019d4e:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8019d52:	f8c4 8000 	str.w	r8, [r4]
 8019d56:	e7e9      	b.n	8019d2c <__submore+0x48>

08019d58 <_realloc_r>:
 8019d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019d5c:	4607      	mov	r7, r0
 8019d5e:	4614      	mov	r4, r2
 8019d60:	460d      	mov	r5, r1
 8019d62:	b921      	cbnz	r1, 8019d6e <_realloc_r+0x16>
 8019d64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019d68:	4611      	mov	r1, r2
 8019d6a:	f7ff bb6f 	b.w	801944c <_malloc_r>
 8019d6e:	b92a      	cbnz	r2, 8019d7c <_realloc_r+0x24>
 8019d70:	f7fe fe96 	bl	8018aa0 <_free_r>
 8019d74:	4625      	mov	r5, r4
 8019d76:	4628      	mov	r0, r5
 8019d78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019d7c:	f000 fa48 	bl	801a210 <_malloc_usable_size_r>
 8019d80:	4284      	cmp	r4, r0
 8019d82:	4606      	mov	r6, r0
 8019d84:	d802      	bhi.n	8019d8c <_realloc_r+0x34>
 8019d86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019d8a:	d8f4      	bhi.n	8019d76 <_realloc_r+0x1e>
 8019d8c:	4621      	mov	r1, r4
 8019d8e:	4638      	mov	r0, r7
 8019d90:	f7ff fb5c 	bl	801944c <_malloc_r>
 8019d94:	4680      	mov	r8, r0
 8019d96:	b908      	cbnz	r0, 8019d9c <_realloc_r+0x44>
 8019d98:	4645      	mov	r5, r8
 8019d9a:	e7ec      	b.n	8019d76 <_realloc_r+0x1e>
 8019d9c:	42b4      	cmp	r4, r6
 8019d9e:	4622      	mov	r2, r4
 8019da0:	4629      	mov	r1, r5
 8019da2:	bf28      	it	cs
 8019da4:	4632      	movcs	r2, r6
 8019da6:	f7fe fe6d 	bl	8018a84 <memcpy>
 8019daa:	4629      	mov	r1, r5
 8019dac:	4638      	mov	r0, r7
 8019dae:	f7fe fe77 	bl	8018aa0 <_free_r>
 8019db2:	e7f1      	b.n	8019d98 <_realloc_r+0x40>

08019db4 <__swbuf_r>:
 8019db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019db6:	460e      	mov	r6, r1
 8019db8:	4614      	mov	r4, r2
 8019dba:	4605      	mov	r5, r0
 8019dbc:	b118      	cbz	r0, 8019dc6 <__swbuf_r+0x12>
 8019dbe:	6a03      	ldr	r3, [r0, #32]
 8019dc0:	b90b      	cbnz	r3, 8019dc6 <__swbuf_r+0x12>
 8019dc2:	f7fe fd27 	bl	8018814 <__sinit>
 8019dc6:	69a3      	ldr	r3, [r4, #24]
 8019dc8:	60a3      	str	r3, [r4, #8]
 8019dca:	89a3      	ldrh	r3, [r4, #12]
 8019dcc:	071a      	lsls	r2, r3, #28
 8019dce:	d501      	bpl.n	8019dd4 <__swbuf_r+0x20>
 8019dd0:	6923      	ldr	r3, [r4, #16]
 8019dd2:	b943      	cbnz	r3, 8019de6 <__swbuf_r+0x32>
 8019dd4:	4621      	mov	r1, r4
 8019dd6:	4628      	mov	r0, r5
 8019dd8:	f000 f916 	bl	801a008 <__swsetup_r>
 8019ddc:	b118      	cbz	r0, 8019de6 <__swbuf_r+0x32>
 8019dde:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8019de2:	4638      	mov	r0, r7
 8019de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019de6:	6823      	ldr	r3, [r4, #0]
 8019de8:	6922      	ldr	r2, [r4, #16]
 8019dea:	1a98      	subs	r0, r3, r2
 8019dec:	6963      	ldr	r3, [r4, #20]
 8019dee:	b2f6      	uxtb	r6, r6
 8019df0:	4283      	cmp	r3, r0
 8019df2:	4637      	mov	r7, r6
 8019df4:	dc05      	bgt.n	8019e02 <__swbuf_r+0x4e>
 8019df6:	4621      	mov	r1, r4
 8019df8:	4628      	mov	r0, r5
 8019dfa:	f7ff ff3f 	bl	8019c7c <_fflush_r>
 8019dfe:	2800      	cmp	r0, #0
 8019e00:	d1ed      	bne.n	8019dde <__swbuf_r+0x2a>
 8019e02:	68a3      	ldr	r3, [r4, #8]
 8019e04:	3b01      	subs	r3, #1
 8019e06:	60a3      	str	r3, [r4, #8]
 8019e08:	6823      	ldr	r3, [r4, #0]
 8019e0a:	1c5a      	adds	r2, r3, #1
 8019e0c:	6022      	str	r2, [r4, #0]
 8019e0e:	701e      	strb	r6, [r3, #0]
 8019e10:	6962      	ldr	r2, [r4, #20]
 8019e12:	1c43      	adds	r3, r0, #1
 8019e14:	429a      	cmp	r2, r3
 8019e16:	d004      	beq.n	8019e22 <__swbuf_r+0x6e>
 8019e18:	89a3      	ldrh	r3, [r4, #12]
 8019e1a:	07db      	lsls	r3, r3, #31
 8019e1c:	d5e1      	bpl.n	8019de2 <__swbuf_r+0x2e>
 8019e1e:	2e0a      	cmp	r6, #10
 8019e20:	d1df      	bne.n	8019de2 <__swbuf_r+0x2e>
 8019e22:	4621      	mov	r1, r4
 8019e24:	4628      	mov	r0, r5
 8019e26:	f7ff ff29 	bl	8019c7c <_fflush_r>
 8019e2a:	2800      	cmp	r0, #0
 8019e2c:	d0d9      	beq.n	8019de2 <__swbuf_r+0x2e>
 8019e2e:	e7d6      	b.n	8019dde <__swbuf_r+0x2a>

08019e30 <_strtol_l.isra.0>:
 8019e30:	2b24      	cmp	r3, #36	@ 0x24
 8019e32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019e36:	4686      	mov	lr, r0
 8019e38:	4690      	mov	r8, r2
 8019e3a:	d801      	bhi.n	8019e40 <_strtol_l.isra.0+0x10>
 8019e3c:	2b01      	cmp	r3, #1
 8019e3e:	d106      	bne.n	8019e4e <_strtol_l.isra.0+0x1e>
 8019e40:	f7fe fde2 	bl	8018a08 <__errno>
 8019e44:	2316      	movs	r3, #22
 8019e46:	6003      	str	r3, [r0, #0]
 8019e48:	2000      	movs	r0, #0
 8019e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019e4e:	4834      	ldr	r0, [pc, #208]	@ (8019f20 <_strtol_l.isra.0+0xf0>)
 8019e50:	460d      	mov	r5, r1
 8019e52:	462a      	mov	r2, r5
 8019e54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019e58:	5d06      	ldrb	r6, [r0, r4]
 8019e5a:	f016 0608 	ands.w	r6, r6, #8
 8019e5e:	d1f8      	bne.n	8019e52 <_strtol_l.isra.0+0x22>
 8019e60:	2c2d      	cmp	r4, #45	@ 0x2d
 8019e62:	d110      	bne.n	8019e86 <_strtol_l.isra.0+0x56>
 8019e64:	782c      	ldrb	r4, [r5, #0]
 8019e66:	2601      	movs	r6, #1
 8019e68:	1c95      	adds	r5, r2, #2
 8019e6a:	f033 0210 	bics.w	r2, r3, #16
 8019e6e:	d115      	bne.n	8019e9c <_strtol_l.isra.0+0x6c>
 8019e70:	2c30      	cmp	r4, #48	@ 0x30
 8019e72:	d10d      	bne.n	8019e90 <_strtol_l.isra.0+0x60>
 8019e74:	782a      	ldrb	r2, [r5, #0]
 8019e76:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8019e7a:	2a58      	cmp	r2, #88	@ 0x58
 8019e7c:	d108      	bne.n	8019e90 <_strtol_l.isra.0+0x60>
 8019e7e:	786c      	ldrb	r4, [r5, #1]
 8019e80:	3502      	adds	r5, #2
 8019e82:	2310      	movs	r3, #16
 8019e84:	e00a      	b.n	8019e9c <_strtol_l.isra.0+0x6c>
 8019e86:	2c2b      	cmp	r4, #43	@ 0x2b
 8019e88:	bf04      	itt	eq
 8019e8a:	782c      	ldrbeq	r4, [r5, #0]
 8019e8c:	1c95      	addeq	r5, r2, #2
 8019e8e:	e7ec      	b.n	8019e6a <_strtol_l.isra.0+0x3a>
 8019e90:	2b00      	cmp	r3, #0
 8019e92:	d1f6      	bne.n	8019e82 <_strtol_l.isra.0+0x52>
 8019e94:	2c30      	cmp	r4, #48	@ 0x30
 8019e96:	bf14      	ite	ne
 8019e98:	230a      	movne	r3, #10
 8019e9a:	2308      	moveq	r3, #8
 8019e9c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8019ea0:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8019ea4:	2200      	movs	r2, #0
 8019ea6:	fbbc f9f3 	udiv	r9, ip, r3
 8019eaa:	4610      	mov	r0, r2
 8019eac:	fb03 ca19 	mls	sl, r3, r9, ip
 8019eb0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8019eb4:	2f09      	cmp	r7, #9
 8019eb6:	d80f      	bhi.n	8019ed8 <_strtol_l.isra.0+0xa8>
 8019eb8:	463c      	mov	r4, r7
 8019eba:	42a3      	cmp	r3, r4
 8019ebc:	dd1b      	ble.n	8019ef6 <_strtol_l.isra.0+0xc6>
 8019ebe:	1c57      	adds	r7, r2, #1
 8019ec0:	d007      	beq.n	8019ed2 <_strtol_l.isra.0+0xa2>
 8019ec2:	4581      	cmp	r9, r0
 8019ec4:	d314      	bcc.n	8019ef0 <_strtol_l.isra.0+0xc0>
 8019ec6:	d101      	bne.n	8019ecc <_strtol_l.isra.0+0x9c>
 8019ec8:	45a2      	cmp	sl, r4
 8019eca:	db11      	blt.n	8019ef0 <_strtol_l.isra.0+0xc0>
 8019ecc:	fb00 4003 	mla	r0, r0, r3, r4
 8019ed0:	2201      	movs	r2, #1
 8019ed2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019ed6:	e7eb      	b.n	8019eb0 <_strtol_l.isra.0+0x80>
 8019ed8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8019edc:	2f19      	cmp	r7, #25
 8019ede:	d801      	bhi.n	8019ee4 <_strtol_l.isra.0+0xb4>
 8019ee0:	3c37      	subs	r4, #55	@ 0x37
 8019ee2:	e7ea      	b.n	8019eba <_strtol_l.isra.0+0x8a>
 8019ee4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8019ee8:	2f19      	cmp	r7, #25
 8019eea:	d804      	bhi.n	8019ef6 <_strtol_l.isra.0+0xc6>
 8019eec:	3c57      	subs	r4, #87	@ 0x57
 8019eee:	e7e4      	b.n	8019eba <_strtol_l.isra.0+0x8a>
 8019ef0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019ef4:	e7ed      	b.n	8019ed2 <_strtol_l.isra.0+0xa2>
 8019ef6:	1c53      	adds	r3, r2, #1
 8019ef8:	d108      	bne.n	8019f0c <_strtol_l.isra.0+0xdc>
 8019efa:	2322      	movs	r3, #34	@ 0x22
 8019efc:	f8ce 3000 	str.w	r3, [lr]
 8019f00:	4660      	mov	r0, ip
 8019f02:	f1b8 0f00 	cmp.w	r8, #0
 8019f06:	d0a0      	beq.n	8019e4a <_strtol_l.isra.0+0x1a>
 8019f08:	1e69      	subs	r1, r5, #1
 8019f0a:	e006      	b.n	8019f1a <_strtol_l.isra.0+0xea>
 8019f0c:	b106      	cbz	r6, 8019f10 <_strtol_l.isra.0+0xe0>
 8019f0e:	4240      	negs	r0, r0
 8019f10:	f1b8 0f00 	cmp.w	r8, #0
 8019f14:	d099      	beq.n	8019e4a <_strtol_l.isra.0+0x1a>
 8019f16:	2a00      	cmp	r2, #0
 8019f18:	d1f6      	bne.n	8019f08 <_strtol_l.isra.0+0xd8>
 8019f1a:	f8c8 1000 	str.w	r1, [r8]
 8019f1e:	e794      	b.n	8019e4a <_strtol_l.isra.0+0x1a>
 8019f20:	0801aca7 	.word	0x0801aca7

08019f24 <_strtol_r>:
 8019f24:	f7ff bf84 	b.w	8019e30 <_strtol_l.isra.0>

08019f28 <_strtoul_l.isra.0>:
 8019f28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8019f2c:	4e34      	ldr	r6, [pc, #208]	@ (801a000 <_strtoul_l.isra.0+0xd8>)
 8019f2e:	4686      	mov	lr, r0
 8019f30:	460d      	mov	r5, r1
 8019f32:	4628      	mov	r0, r5
 8019f34:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019f38:	5d37      	ldrb	r7, [r6, r4]
 8019f3a:	f017 0708 	ands.w	r7, r7, #8
 8019f3e:	d1f8      	bne.n	8019f32 <_strtoul_l.isra.0+0xa>
 8019f40:	2c2d      	cmp	r4, #45	@ 0x2d
 8019f42:	d110      	bne.n	8019f66 <_strtoul_l.isra.0+0x3e>
 8019f44:	782c      	ldrb	r4, [r5, #0]
 8019f46:	2701      	movs	r7, #1
 8019f48:	1c85      	adds	r5, r0, #2
 8019f4a:	f033 0010 	bics.w	r0, r3, #16
 8019f4e:	d115      	bne.n	8019f7c <_strtoul_l.isra.0+0x54>
 8019f50:	2c30      	cmp	r4, #48	@ 0x30
 8019f52:	d10d      	bne.n	8019f70 <_strtoul_l.isra.0+0x48>
 8019f54:	7828      	ldrb	r0, [r5, #0]
 8019f56:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8019f5a:	2858      	cmp	r0, #88	@ 0x58
 8019f5c:	d108      	bne.n	8019f70 <_strtoul_l.isra.0+0x48>
 8019f5e:	786c      	ldrb	r4, [r5, #1]
 8019f60:	3502      	adds	r5, #2
 8019f62:	2310      	movs	r3, #16
 8019f64:	e00a      	b.n	8019f7c <_strtoul_l.isra.0+0x54>
 8019f66:	2c2b      	cmp	r4, #43	@ 0x2b
 8019f68:	bf04      	itt	eq
 8019f6a:	782c      	ldrbeq	r4, [r5, #0]
 8019f6c:	1c85      	addeq	r5, r0, #2
 8019f6e:	e7ec      	b.n	8019f4a <_strtoul_l.isra.0+0x22>
 8019f70:	2b00      	cmp	r3, #0
 8019f72:	d1f6      	bne.n	8019f62 <_strtoul_l.isra.0+0x3a>
 8019f74:	2c30      	cmp	r4, #48	@ 0x30
 8019f76:	bf14      	ite	ne
 8019f78:	230a      	movne	r3, #10
 8019f7a:	2308      	moveq	r3, #8
 8019f7c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8019f80:	2600      	movs	r6, #0
 8019f82:	fbb8 f8f3 	udiv	r8, r8, r3
 8019f86:	fb03 f908 	mul.w	r9, r3, r8
 8019f8a:	ea6f 0909 	mvn.w	r9, r9
 8019f8e:	4630      	mov	r0, r6
 8019f90:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8019f94:	f1bc 0f09 	cmp.w	ip, #9
 8019f98:	d810      	bhi.n	8019fbc <_strtoul_l.isra.0+0x94>
 8019f9a:	4664      	mov	r4, ip
 8019f9c:	42a3      	cmp	r3, r4
 8019f9e:	dd1e      	ble.n	8019fde <_strtoul_l.isra.0+0xb6>
 8019fa0:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8019fa4:	d007      	beq.n	8019fb6 <_strtoul_l.isra.0+0x8e>
 8019fa6:	4580      	cmp	r8, r0
 8019fa8:	d316      	bcc.n	8019fd8 <_strtoul_l.isra.0+0xb0>
 8019faa:	d101      	bne.n	8019fb0 <_strtoul_l.isra.0+0x88>
 8019fac:	45a1      	cmp	r9, r4
 8019fae:	db13      	blt.n	8019fd8 <_strtoul_l.isra.0+0xb0>
 8019fb0:	fb00 4003 	mla	r0, r0, r3, r4
 8019fb4:	2601      	movs	r6, #1
 8019fb6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019fba:	e7e9      	b.n	8019f90 <_strtoul_l.isra.0+0x68>
 8019fbc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8019fc0:	f1bc 0f19 	cmp.w	ip, #25
 8019fc4:	d801      	bhi.n	8019fca <_strtoul_l.isra.0+0xa2>
 8019fc6:	3c37      	subs	r4, #55	@ 0x37
 8019fc8:	e7e8      	b.n	8019f9c <_strtoul_l.isra.0+0x74>
 8019fca:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8019fce:	f1bc 0f19 	cmp.w	ip, #25
 8019fd2:	d804      	bhi.n	8019fde <_strtoul_l.isra.0+0xb6>
 8019fd4:	3c57      	subs	r4, #87	@ 0x57
 8019fd6:	e7e1      	b.n	8019f9c <_strtoul_l.isra.0+0x74>
 8019fd8:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8019fdc:	e7eb      	b.n	8019fb6 <_strtoul_l.isra.0+0x8e>
 8019fde:	1c73      	adds	r3, r6, #1
 8019fe0:	d106      	bne.n	8019ff0 <_strtoul_l.isra.0+0xc8>
 8019fe2:	2322      	movs	r3, #34	@ 0x22
 8019fe4:	f8ce 3000 	str.w	r3, [lr]
 8019fe8:	4630      	mov	r0, r6
 8019fea:	b932      	cbnz	r2, 8019ffa <_strtoul_l.isra.0+0xd2>
 8019fec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019ff0:	b107      	cbz	r7, 8019ff4 <_strtoul_l.isra.0+0xcc>
 8019ff2:	4240      	negs	r0, r0
 8019ff4:	2a00      	cmp	r2, #0
 8019ff6:	d0f9      	beq.n	8019fec <_strtoul_l.isra.0+0xc4>
 8019ff8:	b106      	cbz	r6, 8019ffc <_strtoul_l.isra.0+0xd4>
 8019ffa:	1e69      	subs	r1, r5, #1
 8019ffc:	6011      	str	r1, [r2, #0]
 8019ffe:	e7f5      	b.n	8019fec <_strtoul_l.isra.0+0xc4>
 801a000:	0801aca7 	.word	0x0801aca7

0801a004 <_strtoul_r>:
 801a004:	f7ff bf90 	b.w	8019f28 <_strtoul_l.isra.0>

0801a008 <__swsetup_r>:
 801a008:	b538      	push	{r3, r4, r5, lr}
 801a00a:	4b29      	ldr	r3, [pc, #164]	@ (801a0b0 <__swsetup_r+0xa8>)
 801a00c:	4605      	mov	r5, r0
 801a00e:	6818      	ldr	r0, [r3, #0]
 801a010:	460c      	mov	r4, r1
 801a012:	b118      	cbz	r0, 801a01c <__swsetup_r+0x14>
 801a014:	6a03      	ldr	r3, [r0, #32]
 801a016:	b90b      	cbnz	r3, 801a01c <__swsetup_r+0x14>
 801a018:	f7fe fbfc 	bl	8018814 <__sinit>
 801a01c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a020:	0719      	lsls	r1, r3, #28
 801a022:	d422      	bmi.n	801a06a <__swsetup_r+0x62>
 801a024:	06da      	lsls	r2, r3, #27
 801a026:	d407      	bmi.n	801a038 <__swsetup_r+0x30>
 801a028:	2209      	movs	r2, #9
 801a02a:	602a      	str	r2, [r5, #0]
 801a02c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a030:	81a3      	strh	r3, [r4, #12]
 801a032:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a036:	e033      	b.n	801a0a0 <__swsetup_r+0x98>
 801a038:	0758      	lsls	r0, r3, #29
 801a03a:	d512      	bpl.n	801a062 <__swsetup_r+0x5a>
 801a03c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a03e:	b141      	cbz	r1, 801a052 <__swsetup_r+0x4a>
 801a040:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a044:	4299      	cmp	r1, r3
 801a046:	d002      	beq.n	801a04e <__swsetup_r+0x46>
 801a048:	4628      	mov	r0, r5
 801a04a:	f7fe fd29 	bl	8018aa0 <_free_r>
 801a04e:	2300      	movs	r3, #0
 801a050:	6363      	str	r3, [r4, #52]	@ 0x34
 801a052:	89a3      	ldrh	r3, [r4, #12]
 801a054:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801a058:	81a3      	strh	r3, [r4, #12]
 801a05a:	2300      	movs	r3, #0
 801a05c:	6063      	str	r3, [r4, #4]
 801a05e:	6923      	ldr	r3, [r4, #16]
 801a060:	6023      	str	r3, [r4, #0]
 801a062:	89a3      	ldrh	r3, [r4, #12]
 801a064:	f043 0308 	orr.w	r3, r3, #8
 801a068:	81a3      	strh	r3, [r4, #12]
 801a06a:	6923      	ldr	r3, [r4, #16]
 801a06c:	b94b      	cbnz	r3, 801a082 <__swsetup_r+0x7a>
 801a06e:	89a3      	ldrh	r3, [r4, #12]
 801a070:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801a074:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801a078:	d003      	beq.n	801a082 <__swsetup_r+0x7a>
 801a07a:	4621      	mov	r1, r4
 801a07c:	4628      	mov	r0, r5
 801a07e:	f000 f83f 	bl	801a100 <__smakebuf_r>
 801a082:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a086:	f013 0201 	ands.w	r2, r3, #1
 801a08a:	d00a      	beq.n	801a0a2 <__swsetup_r+0x9a>
 801a08c:	2200      	movs	r2, #0
 801a08e:	60a2      	str	r2, [r4, #8]
 801a090:	6962      	ldr	r2, [r4, #20]
 801a092:	4252      	negs	r2, r2
 801a094:	61a2      	str	r2, [r4, #24]
 801a096:	6922      	ldr	r2, [r4, #16]
 801a098:	b942      	cbnz	r2, 801a0ac <__swsetup_r+0xa4>
 801a09a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801a09e:	d1c5      	bne.n	801a02c <__swsetup_r+0x24>
 801a0a0:	bd38      	pop	{r3, r4, r5, pc}
 801a0a2:	0799      	lsls	r1, r3, #30
 801a0a4:	bf58      	it	pl
 801a0a6:	6962      	ldrpl	r2, [r4, #20]
 801a0a8:	60a2      	str	r2, [r4, #8]
 801a0aa:	e7f4      	b.n	801a096 <__swsetup_r+0x8e>
 801a0ac:	2000      	movs	r0, #0
 801a0ae:	e7f7      	b.n	801a0a0 <__swsetup_r+0x98>
 801a0b0:	2000010c 	.word	0x2000010c

0801a0b4 <__swhatbuf_r>:
 801a0b4:	b570      	push	{r4, r5, r6, lr}
 801a0b6:	460c      	mov	r4, r1
 801a0b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a0bc:	2900      	cmp	r1, #0
 801a0be:	b096      	sub	sp, #88	@ 0x58
 801a0c0:	4615      	mov	r5, r2
 801a0c2:	461e      	mov	r6, r3
 801a0c4:	da0d      	bge.n	801a0e2 <__swhatbuf_r+0x2e>
 801a0c6:	89a3      	ldrh	r3, [r4, #12]
 801a0c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a0cc:	f04f 0100 	mov.w	r1, #0
 801a0d0:	bf14      	ite	ne
 801a0d2:	2340      	movne	r3, #64	@ 0x40
 801a0d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a0d8:	2000      	movs	r0, #0
 801a0da:	6031      	str	r1, [r6, #0]
 801a0dc:	602b      	str	r3, [r5, #0]
 801a0de:	b016      	add	sp, #88	@ 0x58
 801a0e0:	bd70      	pop	{r4, r5, r6, pc}
 801a0e2:	466a      	mov	r2, sp
 801a0e4:	f000 f882 	bl	801a1ec <_fstat_r>
 801a0e8:	2800      	cmp	r0, #0
 801a0ea:	dbec      	blt.n	801a0c6 <__swhatbuf_r+0x12>
 801a0ec:	9901      	ldr	r1, [sp, #4]
 801a0ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a0f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a0f6:	4259      	negs	r1, r3
 801a0f8:	4159      	adcs	r1, r3
 801a0fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a0fe:	e7eb      	b.n	801a0d8 <__swhatbuf_r+0x24>

0801a100 <__smakebuf_r>:
 801a100:	898b      	ldrh	r3, [r1, #12]
 801a102:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a104:	079d      	lsls	r5, r3, #30
 801a106:	4606      	mov	r6, r0
 801a108:	460c      	mov	r4, r1
 801a10a:	d507      	bpl.n	801a11c <__smakebuf_r+0x1c>
 801a10c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a110:	6023      	str	r3, [r4, #0]
 801a112:	6123      	str	r3, [r4, #16]
 801a114:	2301      	movs	r3, #1
 801a116:	6163      	str	r3, [r4, #20]
 801a118:	b003      	add	sp, #12
 801a11a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a11c:	ab01      	add	r3, sp, #4
 801a11e:	466a      	mov	r2, sp
 801a120:	f7ff ffc8 	bl	801a0b4 <__swhatbuf_r>
 801a124:	9f00      	ldr	r7, [sp, #0]
 801a126:	4605      	mov	r5, r0
 801a128:	4639      	mov	r1, r7
 801a12a:	4630      	mov	r0, r6
 801a12c:	f7ff f98e 	bl	801944c <_malloc_r>
 801a130:	b948      	cbnz	r0, 801a146 <__smakebuf_r+0x46>
 801a132:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a136:	059a      	lsls	r2, r3, #22
 801a138:	d4ee      	bmi.n	801a118 <__smakebuf_r+0x18>
 801a13a:	f023 0303 	bic.w	r3, r3, #3
 801a13e:	f043 0302 	orr.w	r3, r3, #2
 801a142:	81a3      	strh	r3, [r4, #12]
 801a144:	e7e2      	b.n	801a10c <__smakebuf_r+0xc>
 801a146:	89a3      	ldrh	r3, [r4, #12]
 801a148:	6020      	str	r0, [r4, #0]
 801a14a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a14e:	81a3      	strh	r3, [r4, #12]
 801a150:	9b01      	ldr	r3, [sp, #4]
 801a152:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a156:	b15b      	cbz	r3, 801a170 <__smakebuf_r+0x70>
 801a158:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a15c:	4630      	mov	r0, r6
 801a15e:	f000 f825 	bl	801a1ac <_isatty_r>
 801a162:	b128      	cbz	r0, 801a170 <__smakebuf_r+0x70>
 801a164:	89a3      	ldrh	r3, [r4, #12]
 801a166:	f023 0303 	bic.w	r3, r3, #3
 801a16a:	f043 0301 	orr.w	r3, r3, #1
 801a16e:	81a3      	strh	r3, [r4, #12]
 801a170:	89a3      	ldrh	r3, [r4, #12]
 801a172:	431d      	orrs	r5, r3
 801a174:	81a5      	strh	r5, [r4, #12]
 801a176:	e7cf      	b.n	801a118 <__smakebuf_r+0x18>

0801a178 <memmove>:
 801a178:	4288      	cmp	r0, r1
 801a17a:	b510      	push	{r4, lr}
 801a17c:	eb01 0402 	add.w	r4, r1, r2
 801a180:	d902      	bls.n	801a188 <memmove+0x10>
 801a182:	4284      	cmp	r4, r0
 801a184:	4623      	mov	r3, r4
 801a186:	d807      	bhi.n	801a198 <memmove+0x20>
 801a188:	1e43      	subs	r3, r0, #1
 801a18a:	42a1      	cmp	r1, r4
 801a18c:	d008      	beq.n	801a1a0 <memmove+0x28>
 801a18e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a192:	f803 2f01 	strb.w	r2, [r3, #1]!
 801a196:	e7f8      	b.n	801a18a <memmove+0x12>
 801a198:	4402      	add	r2, r0
 801a19a:	4601      	mov	r1, r0
 801a19c:	428a      	cmp	r2, r1
 801a19e:	d100      	bne.n	801a1a2 <memmove+0x2a>
 801a1a0:	bd10      	pop	{r4, pc}
 801a1a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801a1a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801a1aa:	e7f7      	b.n	801a19c <memmove+0x24>

0801a1ac <_isatty_r>:
 801a1ac:	b538      	push	{r3, r4, r5, lr}
 801a1ae:	4d06      	ldr	r5, [pc, #24]	@ (801a1c8 <_isatty_r+0x1c>)
 801a1b0:	2300      	movs	r3, #0
 801a1b2:	4604      	mov	r4, r0
 801a1b4:	4608      	mov	r0, r1
 801a1b6:	602b      	str	r3, [r5, #0]
 801a1b8:	f7e7 fb95 	bl	80018e6 <_isatty>
 801a1bc:	1c43      	adds	r3, r0, #1
 801a1be:	d102      	bne.n	801a1c6 <_isatty_r+0x1a>
 801a1c0:	682b      	ldr	r3, [r5, #0]
 801a1c2:	b103      	cbz	r3, 801a1c6 <_isatty_r+0x1a>
 801a1c4:	6023      	str	r3, [r4, #0]
 801a1c6:	bd38      	pop	{r3, r4, r5, pc}
 801a1c8:	2000806c 	.word	0x2000806c

0801a1cc <_sbrk_r>:
 801a1cc:	b538      	push	{r3, r4, r5, lr}
 801a1ce:	4d06      	ldr	r5, [pc, #24]	@ (801a1e8 <_sbrk_r+0x1c>)
 801a1d0:	2300      	movs	r3, #0
 801a1d2:	4604      	mov	r4, r0
 801a1d4:	4608      	mov	r0, r1
 801a1d6:	602b      	str	r3, [r5, #0]
 801a1d8:	f7e7 fb9e 	bl	8001918 <_sbrk>
 801a1dc:	1c43      	adds	r3, r0, #1
 801a1de:	d102      	bne.n	801a1e6 <_sbrk_r+0x1a>
 801a1e0:	682b      	ldr	r3, [r5, #0]
 801a1e2:	b103      	cbz	r3, 801a1e6 <_sbrk_r+0x1a>
 801a1e4:	6023      	str	r3, [r4, #0]
 801a1e6:	bd38      	pop	{r3, r4, r5, pc}
 801a1e8:	2000806c 	.word	0x2000806c

0801a1ec <_fstat_r>:
 801a1ec:	b538      	push	{r3, r4, r5, lr}
 801a1ee:	4d07      	ldr	r5, [pc, #28]	@ (801a20c <_fstat_r+0x20>)
 801a1f0:	2300      	movs	r3, #0
 801a1f2:	4604      	mov	r4, r0
 801a1f4:	4608      	mov	r0, r1
 801a1f6:	4611      	mov	r1, r2
 801a1f8:	602b      	str	r3, [r5, #0]
 801a1fa:	f7e7 fb64 	bl	80018c6 <_fstat>
 801a1fe:	1c43      	adds	r3, r0, #1
 801a200:	d102      	bne.n	801a208 <_fstat_r+0x1c>
 801a202:	682b      	ldr	r3, [r5, #0]
 801a204:	b103      	cbz	r3, 801a208 <_fstat_r+0x1c>
 801a206:	6023      	str	r3, [r4, #0]
 801a208:	bd38      	pop	{r3, r4, r5, pc}
 801a20a:	bf00      	nop
 801a20c:	2000806c 	.word	0x2000806c

0801a210 <_malloc_usable_size_r>:
 801a210:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a214:	1f18      	subs	r0, r3, #4
 801a216:	2b00      	cmp	r3, #0
 801a218:	bfbc      	itt	lt
 801a21a:	580b      	ldrlt	r3, [r1, r0]
 801a21c:	18c0      	addlt	r0, r0, r3
 801a21e:	4770      	bx	lr

0801a220 <_init>:
 801a220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a222:	bf00      	nop
 801a224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a226:	bc08      	pop	{r3}
 801a228:	469e      	mov	lr, r3
 801a22a:	4770      	bx	lr

0801a22c <_fini>:
 801a22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a22e:	bf00      	nop
 801a230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a232:	bc08      	pop	{r3}
 801a234:	469e      	mov	lr, r3
 801a236:	4770      	bx	lr
