[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1    402       tick       3157821       1469653       1420019       3157821 
      2    402       tick       4390150       2147963       2129769       4390150 
      3    402       tick       4386884       2146973       2128006       4386884 
      4    402       tick       4380730       2143758       2126202       4380730 
      5    402       tick       4378253       2142419       2127201       4378253 
      6    402       tick       4388876       2148599       2121359       4388876 
      7    402       tick       4404900       2155704       2112467       4404900 
      8    402       tick       4393782       2150571       2124829       4393782 
      9    402       tick       4383221       2144732       2122680       4383221 
     10    402       tick       4383119       2144476       2126848       4383119 
     11    402       tick       4369269       2138191       2120712       4369269 
     12    402       tick       4376526       2141927       2126665       4376526 
     13    402       tick       4385670       2146210       2130809       4385670 
     14    402       tick       4410815       2158097       2113617       4410815 
     15    402       tick       4391986       2149347       2118674       4391986 
     16    402       tick       4379961       2143472       2122572       4379961 
     17    402       tick       4386630       2146529       2115881       4386630 
     18    402       tick       4410353       2158949       2109752       4410353 
     19    402       exit       3979044       1947446       1922798       3979044 
