INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/CORDIC/adder2/adder2.srcs/sources_1/new/adder_subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_subtractor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/CORDIC/adder2/adder2.srcs/sim_1/new/a_s_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'a_s_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/CORDIC/adder2/adder2.srcs/sources_1/new/adder_subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_subtractor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/CORDIC/adder2/adder2.srcs/sim_1/new/a_s_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'a_s_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/CORDIC/adder2/adder2.srcs/sim_1/new/a_s_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'a_s_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/CORDIC/adder2/adder2.srcs/sources_1/new/adder_subtractor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder_subtractor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/CORDIC/adder2/adder2.srcs/sources_1/new/A_S_TOP_LEVEL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'A_S_TOP_LEVEL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/shuhangtan/Ece_498/CORDIC/adder2/adder2.srcs/sim_1/new/a_s_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'a_s_TB'
