// Seed: 3509002163
module module_0;
  reg id_1;
  always
    if ("")
      case (1)
        1 >= 1: @(posedge 1) id_1 <= 1;
        id_1: begin
          @(1) id_1 <= "";
        end
        1: #1 id_1 = id_1;
        id_1: id_1 <= 1;
      endcase
  always id_1 <= 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input tri void id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wor id_9
);
  module_0();
  assign id_2 = id_8;
endmodule
