global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::add_cg __coverage_riscv_instr_cover_group.add_cg unused_riscv_instr_cover_group_add_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 1 1
 86 /home/saurabh/projects/rig/work/pvips_riscv-dv/riscv-dv/src/riscv_instr_cover_group.sv
 327 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 327 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 327 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 327 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 327 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 327 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 327 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 327 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_add_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 328 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sub_cg __coverage_riscv_instr_cover_group.sub_cg unused_riscv_instr_cover_group_sub_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 331 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 331 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 331 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 331 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 331 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 331 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 331 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 331 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sub_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 332 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::addi_cg __coverage_riscv_instr_cover_group.addi_cg unused_riscv_instr_cover_group_addi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 335 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
1
0
 6 cp_rs1 336 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 337 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 338 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_1 0 0 0 0 0 0 0

 11 cp_rs1_sign 340 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 341 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 342 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 343 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addi_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 344 0 0 0 0 3 2 4 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lui_cg __coverage_riscv_instr_cover_group.lui_cg unused_riscv_instr_cover_group_lui_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 347 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 347 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 347 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 347 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lui_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::auipc_cg __coverage_riscv_instr_cover_group.auipc_cg unused_riscv_instr_cover_group_auipc_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 350 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 350 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 350 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 350 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_auipc_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sra_cg __coverage_riscv_instr_cover_group.sra_cg unused_riscv_instr_cover_group_sra_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 354 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 354 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 354 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 354 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 354 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 354 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 354 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 354 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sra_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 355 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sll_cg __coverage_riscv_instr_cover_group.sll_cg unused_riscv_instr_cover_group_sll_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 358 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 358 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 358 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 358 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 358 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 358 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 358 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 358 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sll_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 359 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srl_cg __coverage_riscv_instr_cover_group.srl_cg unused_riscv_instr_cover_group_srl_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 362 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 362 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 362 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 362 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 362 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 362 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 362 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 362 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srl_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 363 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srai_cg __coverage_riscv_instr_cover_group.srai_cg unused_riscv_instr_cover_group_srai_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 366 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 367 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 368 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 369 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 370 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 371 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slli_cg __coverage_riscv_instr_cover_group.slli_cg unused_riscv_instr_cover_group_slli_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 374 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 375 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 376 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 377 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 378 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 379 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srli_cg __coverage_riscv_instr_cover_group.srli_cg unused_riscv_instr_cover_group_srli_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 382 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 383 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 384 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 385 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 386 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 387 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::xor_cg __coverage_riscv_instr_cover_group.xor_cg unused_riscv_instr_cover_group_xor_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 391 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 391 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 391 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 391 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 391 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 391 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 391 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 391 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 392 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xor_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 393 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::or_cg __coverage_riscv_instr_cover_group.or_cg unused_riscv_instr_cover_group_or_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 396 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 396 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 396 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 396 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 396 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 396 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 396 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 396 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_5 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 397 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_or_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 398 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::and_cg __coverage_riscv_instr_cover_group.and_cg unused_riscv_instr_cover_group_and_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 401 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 401 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 401 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 401 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 401 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 401 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 401 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 401 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 402 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_and_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 403 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::xori_cg __coverage_riscv_instr_cover_group.xori_cg unused_riscv_instr_cover_group_xori_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 406 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 406 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 406 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 406 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 406 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 406 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 406 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 407 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_xori_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 408 0 0 0 0 2 2 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::ori_cg __coverage_riscv_instr_cover_group.ori_cg unused_riscv_instr_cover_group_ori_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 411 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 411 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 411 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 411 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 411 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 411 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 411 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 412 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ori_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 413 0 0 0 0 2 2 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::andi_cg __coverage_riscv_instr_cover_group.andi_cg unused_riscv_instr_cover_group_andi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 416 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 416 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 416 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 416 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 416 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 416 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 416 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_logical 417 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_andi_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 37 riscv_instr_pkg::logical_similarity_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 418 0 0 0 0 2 2 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slt_cg __coverage_riscv_instr_cover_group.slt_cg unused_riscv_instr_cover_group_slt_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 422 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 422 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 422 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 422 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 9 cp_result 422 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 422 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 423 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 424 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slt_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 425 0 0 0 0 2 2 6 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sltu_cg __coverage_riscv_instr_cover_group.sltu_cg unused_riscv_instr_cover_group_sltu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 428 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 428 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 428 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 428 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 9 cp_result 428 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 428 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 429 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 430 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 431 0 0 0 0 2 2 6 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slti_cg __coverage_riscv_instr_cover_group.slti_cg unused_riscv_instr_cover_group_slti_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 434 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
1
0
 6 cp_rs1 434 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 434 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 434 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 9 cp_result 434 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 434 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 435 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slti_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 436 0 0 0 0 2 2 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sltiu_cg __coverage_riscv_instr_cover_group.sltiu_cg unused_riscv_instr_cover_group_sltiu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 439 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
1
0
 6 cp_rs1 439 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 439 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 439 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 9 cp_result 439 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 439 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 440 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sltiu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 441 0 0 0 0 2 2 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::beq_cg __coverage_riscv_instr_cover_group.beq_cg unused_riscv_instr_cover_group_beq_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 445 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 445 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 445 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 445 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 445 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 445 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 445 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 445 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 445 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_beq_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 445 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::bne_cg __coverage_riscv_instr_cover_group.bne_cg unused_riscv_instr_cover_group_bne_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 448 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 448 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 448 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 448 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 448 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 448 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 448 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 448 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 448 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bne_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 448 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::blt_cg __coverage_riscv_instr_cover_group.blt_cg unused_riscv_instr_cover_group_blt_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 451 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 451 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 451 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 451 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 451 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 451 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 451 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 451 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 451 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_blt_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 451 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::bge_cg __coverage_riscv_instr_cover_group.bge_cg unused_riscv_instr_cover_group_bge_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 454 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 454 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 454 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 454 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 454 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 454 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 454 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 454 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 454 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_6 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bge_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 454 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::bltu_cg __coverage_riscv_instr_cover_group.bltu_cg unused_riscv_instr_cover_group_bltu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 457 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 457 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 457 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 457 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 457 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 457 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 457 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 457 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 457 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bltu_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 457 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::bgeu_cg __coverage_riscv_instr_cover_group.bgeu_cg unused_riscv_instr_cover_group_bgeu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 460 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 460 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 460 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 460 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 460 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 460 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_branch_hit 460 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 460 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 460 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_bgeu_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 460 0 0 0 0 2 2 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lb_cg __coverage_riscv_instr_cover_group.lb_cg unused_riscv_instr_cover_group_lb_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 464 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
0
0
 6 cp_rs1 464 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 464 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 464 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 464 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 464 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 464 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 464 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_5 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 464 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_7 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 464 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_8 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_9 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lb_cg_fn_a 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lh_cg __coverage_riscv_instr_cover_group.lh_cg unused_riscv_instr_cover_group_lh_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 467 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 467 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 467 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 467 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 467 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 467 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 467 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 467 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_5 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 467 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_7 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 467 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_8 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_9 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_a 0 0 0 0 0 0 0

 8 cp_align 468 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_b 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lh_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lw_cg __coverage_riscv_instr_cover_group.lw_cg unused_riscv_instr_cover_group_lw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 471 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 471 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 471 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 471 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 471 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 471 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 471 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 471 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_5 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 471 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_7 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 471 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_8 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_9 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_a 0 0 0 0 0 0 0

 8 cp_align 472 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_b 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lw_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lbu_cg __coverage_riscv_instr_cover_group.lbu_cg unused_riscv_instr_cover_group_lbu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 475 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
0
0
 6 cp_rs1 475 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 475 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 475 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 475 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 475 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 475 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 475 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_5 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 475 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_7 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 475 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_8 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_9 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lbu_cg_fn_a 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lhu_cg __coverage_riscv_instr_cover_group.lhu_cg unused_riscv_instr_cover_group_lhu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 478 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 478 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 478 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 478 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 478 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 478 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 478 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 478 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_5 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 478 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_7 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 478 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_8 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_9 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_a 0 0 0 0 0 0 0

 8 cp_align 479 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_b 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lhu_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sb_cg __coverage_riscv_instr_cover_group.sb_cg unused_riscv_instr_cover_group_sb_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 483 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
0
0
 6 cp_rs1 483 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 483 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_0 0 0 0 0 0 0 0

 6 cp_rs2 483 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 483 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 483 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 483 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 483 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 483 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_7 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_8 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 483 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_9 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 483 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_a 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_b 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sb_cg_fn_c 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sh_cg __coverage_riscv_instr_cover_group.sh_cg unused_riscv_instr_cover_group_sh_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 486 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 486 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 486 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_0 0 0 0 0 0 0 0

 6 cp_rs2 486 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 486 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 486 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 486 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 486 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 486 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_7 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_8 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 486 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_9 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 486 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_a 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_b 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_c 0 0 0 0 0 0 0

 11 cp_misalign 487 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_d 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sh_cg_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sw_cg __coverage_riscv_instr_cover_group.sw_cg unused_riscv_instr_cover_group_sw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 490 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 490 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 490 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_0 0 0 0 0 0 0 0

 6 cp_rs2 490 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 490 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 490 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 490 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 490 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 490 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_7 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_8 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 490 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_9 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 490 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_a 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_b 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_c 0 0 0 0 0 0 0

 11 cp_misalign 491 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_d 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sw_cg_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::jal_cg __coverage_riscv_instr_cover_group.jal_cg unused_riscv_instr_cover_group_jal_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 495 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 11 cp_imm_sign 495 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 495 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rd_align 495 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_b2b_jump 495 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 27 riscv_instr_pkg::jump_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 495 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_3 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_4 0 0 0 0 0 0 0

 12 cp_imm_align 496 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jal_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::jalr_cg __coverage_riscv_instr_cover_group.jalr_cg unused_riscv_instr_cover_group_jalr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 499 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
2
0
 11 cp_imm_sign 499 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 499 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rd_align 499 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_b2b_jump 499 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 27 riscv_instr_pkg::jump_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 499 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_4 0 0 0 0 0 0 0

 11 cp_rs1_link 500 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 2 ra 501 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_6 0 0 0 0 0 0 0
 1 1 0 0 1 1 2 t1 502 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_7 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_link 503 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 10 cp_rd_link 505 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 3 1 1 0 0 1 1 2 ra 506 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_6 0 0 0 0 0 0 0
 1 1 0 0 1 1 2 t1 507 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_7 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_link 508 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 12 cp_imm_align 510 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 12 cp_rs1_align 511 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_jalr_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 8 cp_align 0 512 0 0 0 0 2 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_ras 0 513 0 0 0 0 2 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::flw_cg __coverage_riscv_instr_cover_group.flw_cg unused_riscv_instr_cover_group_flw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 517 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 518 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 519 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_0 0 0 0 0 0 0 0

 5 cp_fd 521 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 522 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 523 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 524 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 524 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_5 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_flw_cg_fn_6 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fsw_cg __coverage_riscv_instr_cover_group.fsw_cg unused_riscv_instr_cover_group_fsw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 529 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 530 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 531 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_0 0 0 0 0 0 0 0

 6 cp_fs2 533 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 534 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 535 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 535 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_4 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 538 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 538 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_4 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_7 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsw_cg_fn_8 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fadd_s_cg __coverage_riscv_instr_cover_group.fadd_s_cg unused_riscv_instr_cover_group_fadd_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 543 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 543 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 543 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 543 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 543 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 543 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 543 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 543 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fadd_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 544 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fsub_s_cg __coverage_riscv_instr_cover_group.fsub_s_cg unused_riscv_instr_cover_group_fsub_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 547 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 547 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 547 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 547 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 547 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 547 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 547 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 547 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsub_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 548 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmul_s_cg __coverage_riscv_instr_cover_group.fmul_s_cg unused_riscv_instr_cover_group_fmul_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 551 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 551 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 551 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 551 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 551 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 551 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 551 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 551 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmul_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 552 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fdiv_s_cg __coverage_riscv_instr_cover_group.fdiv_s_cg unused_riscv_instr_cover_group_fdiv_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 555 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_fs1 555 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 555 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 555 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 555 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 555 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 555 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 555 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 556 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_6 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fdiv_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 557 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fsqrt_s_cg __coverage_riscv_instr_cover_group.fsqrt_s_cg unused_riscv_instr_cover_group_fsqrt_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 560 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_fs1 560 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 560 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 560 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 560 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_2 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 560 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_3 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fsqrt_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmin_s_cg __coverage_riscv_instr_cover_group.fmin_s_cg unused_riscv_instr_cover_group_fmin_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 563 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 563 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 563 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 563 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 563 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 563 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 563 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 563 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmin_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 564 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmax_s_cg __coverage_riscv_instr_cover_group.fmax_s_cg unused_riscv_instr_cover_group_fmax_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 567 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_fs1 567 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 567 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 567 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 567 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 567 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 567 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 567 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmax_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 568 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmadd_s_cg __coverage_riscv_instr_cover_group.fmadd_s_cg unused_riscv_instr_cover_group_fmadd_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 571 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_fs1 571 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 571 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs3 571 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 571 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_2 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 571 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_3 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 571 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_4 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs3_sign 571 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_5 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 571 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_6 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 571 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_7 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmadd_s_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 571 0 0 0 0 4 4 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fnmadd_s_cg __coverage_riscv_instr_cover_group.fnmadd_s_cg unused_riscv_instr_cover_group_fnmadd_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 574 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_fs1 574 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 574 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs3 574 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_1 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 574 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_2 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 574 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_3 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 574 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_4 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs3_sign 574 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_5 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 574 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_6 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 574 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_7 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmadd_s_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 574 0 0 0 0 4 4 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fmsub_s_cg __coverage_riscv_instr_cover_group.fmsub_s_cg unused_riscv_instr_cover_group_fmsub_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 577 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_fs1 577 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 577 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs3 577 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 577 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_2 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 577 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_3 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 577 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_4 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs3_sign 577 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_5 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 577 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_6 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 577 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_7 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fmsub_s_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 577 0 0 0 0 4 4 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fnmsub_s_cg __coverage_riscv_instr_cover_group.fnmsub_s_cg unused_riscv_instr_cover_group_fnmsub_s_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 580 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_fs1 580 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs2 580 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_fs3 580 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_1 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_fd 580 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_2 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_fpr_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs1_sign 580 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_3 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs2_sign 580 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_4 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_fs3_sign 580 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_5 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_fd_sign 580 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_6 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 580 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_7 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fnmsub_s_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 580 0 0 0 0 4 4 5 6 7 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrw_cg __coverage_riscv_instr_cover_group.csrrw_cg unused_riscv_instr_cover_group_csrrw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 584 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 584 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 584 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs1 585 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrs_cg __coverage_riscv_instr_cover_group.csrrs_cg unused_riscv_instr_cover_group_csrrs_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 588 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 588 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 588 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs1 589 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrs_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrc_cg __coverage_riscv_instr_cover_group.csrrc_cg unused_riscv_instr_cover_group_csrrc_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 592 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 592 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 592 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs1 593 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrc_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrwi_cg __coverage_riscv_instr_cover_group.csrrwi_cg unused_riscv_instr_cover_group_csrrwi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 596 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 596 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrwi_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrwi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 596 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrwi_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrwi_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrsi_cg __coverage_riscv_instr_cover_group.csrrsi_cg unused_riscv_instr_cover_group_csrrsi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 599 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 599 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrsi_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrsi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 599 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrsi_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrsi_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::csrrci_cg __coverage_riscv_instr_cover_group.csrrci_cg unused_riscv_instr_cover_group_csrrci_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 602 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 602 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrci_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrci_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 602 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrci_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_csrrci_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::rv32i_misc_cg __coverage_riscv_instr_cover_group.rv32i_misc_cg unused_riscv_instr_cover_group_rv32i_misc_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 605 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 7 cp_misc 606 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 32 1 35 riscv_instr_pkg::riscv_instr_name_t 1 1 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 5 instr 607 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_0 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_1 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_2 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_3 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rv32i_misc_cg_fn_4 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::wfi_cg __coverage_riscv_instr_cover_group.wfi_cg unused_riscv_instr_cover_group_wfi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 611 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 7 cp_misc 612 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_wfi_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_wfi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 32 1 35 riscv_instr_pkg::riscv_instr_name_t 1 1 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 0 0 1 1 3 wfi 613 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_wfi_cg_fn_0 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mul_cg __coverage_riscv_instr_cover_group.mul_cg unused_riscv_instr_cover_group_mul_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 618 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 618 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 618 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 618 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 618 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 618 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 618 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 618 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mul_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 619 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mulh_cg __coverage_riscv_instr_cover_group.mulh_cg unused_riscv_instr_cover_group_mulh_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 622 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 622 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 622 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 622 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 622 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 622 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 622 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 622 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulh_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 623 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mulhsu_cg __coverage_riscv_instr_cover_group.mulhsu_cg unused_riscv_instr_cover_group_mulhsu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 626 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 626 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 626 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 626 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 626 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 626 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_3 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 626 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_4 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 626 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_5 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhsu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 627 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mulhu_cg __coverage_riscv_instr_cover_group.mulhu_cg unused_riscv_instr_cover_group_mulhu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 630 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 630 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 630 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 630 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 630 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 630 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 630 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 630 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_5 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulhu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 631 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::div_cg __coverage_riscv_instr_cover_group.div_cg unused_riscv_instr_cover_group_div_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 634 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 634 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 634 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 634 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 634 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 634 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 634 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 634 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 635 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_div_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 636 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::divu_cg __coverage_riscv_instr_cover_group.divu_cg unused_riscv_instr_cover_group_divu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 639 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 639 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 639 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 639 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 639 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 639 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 639 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 639 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 640 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_6 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 11 no_overflow 641 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divu_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 643 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::rem_cg __coverage_riscv_instr_cover_group.rem_cg unused_riscv_instr_cover_group_rem_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 646 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 646 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 646 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 646 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 646 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 646 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 646 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 646 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_5 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 647 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_6 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_rem_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 648 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::remu_cg __coverage_riscv_instr_cover_group.remu_cg unused_riscv_instr_cover_group_remu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 651 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

8
0
1
0
 6 cp_rs1 651 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 651 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 651 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 651 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 651 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 651 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 651 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 652 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_6 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 11 no_overflow 653 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remu_cg_fn_7 0 0 0 0 0 0 0

 13 cp_sign_cross 0 655 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mulw_cg __coverage_riscv_instr_cover_group.mulw_cg unused_riscv_instr_cover_group_mulw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 662 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 662 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 662 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 662 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 662 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 662 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 662 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 662 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mulw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 663 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::divw_cg __coverage_riscv_instr_cover_group.divw_cg unused_riscv_instr_cover_group_divw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 666 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_rs1 666 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 666 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 666 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 666 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 666 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 666 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 666 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 667 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_6 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_div_zero 668 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_7 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_7 0 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_8 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 zero 669 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divw_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_zero 670 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 13 cp_sign_cross 0 672 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::divuw_cg __coverage_riscv_instr_cover_group.divuw_cg unused_riscv_instr_cover_group_divuw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 675 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_rs1 675 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 675 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 675 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 675 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 675 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 675 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 675 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_5 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 676 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_6 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 11 no_overflow 677 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_7 0 0 0 0 0 0 0

 11 cp_div_zero 679 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_8 0 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_9 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 zero 680 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_divuw_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_zero 681 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 13 cp_sign_cross 0 683 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::remw_cg __coverage_riscv_instr_cover_group.remw_cg unused_riscv_instr_cover_group_remw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 686 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_rs1 686 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 686 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 686 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 686 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 686 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 686 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 686 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 687 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_6 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_div_zero 688 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_7 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_7 0 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_8 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 zero 689 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remw_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_zero 690 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 13 cp_sign_cross 0 692 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::remuw_cg __coverage_riscv_instr_cover_group.remuw_cg unused_riscv_instr_cover_group_remuw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 695 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

9
0
1
0
 6 cp_rs1 695 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 695 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 695 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 695 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 695 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 695 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 695 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_5 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_div_result 696 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_6 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 29 riscv_instr_pkg::div_result_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 11 no_overflow 697 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_7 0 0 0 0 0 0 0

 11 cp_div_zero 699 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_8 0 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_9 0 0 0 -1 0 0 -1 0 0 0 2 32 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 2 1 1 0 0 1 1 4 zero 700 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_remuw_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 0 1 1 8 non_zero 701 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 8 0 0 0 0 0 0 0 0

 13 cp_sign_cross 0 703 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::lwu_cg __coverage_riscv_instr_cover_group.lwu_cg unused_riscv_instr_cover_group_lwu_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 707 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 707 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 707 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 707 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 707 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_2 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 707 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_3 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 707 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_4 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 707 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_5 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 707 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_7 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 707 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_8 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_9 0 0 0 0 0 0 0
 1 1 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_a 0 0 0 0 0 0 0

 8 cp_align 708 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_b 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_lwu_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::ld_cg __coverage_riscv_instr_cover_group.ld_cg unused_riscv_instr_cover_group_ld_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 711 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 711 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 711 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 711 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 711 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 711 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 711 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_4 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 711 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_5 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_6 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 711 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_7 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_7 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 711 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_8 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_9 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_a 0 0 0 0 0 0 0

 8 cp_align 712 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_b 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_ld_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sd_cg __coverage_riscv_instr_cover_group.sd_cg unused_riscv_instr_cover_group_sd_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 715 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
0
0
 6 cp_rs1 715 0 0 0 0 0 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn 73 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 715 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_0 0 0 0 0 0 0 0

 6 cp_rs2 715 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 715 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_2 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 715 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_3 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 715 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_5 0 0 0 0 0 0 0

 13 cp_lsu_hazard 715 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_6 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_6 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 715 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_4 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_7 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_8 0 0 0 0 0 0 0

 12 cp_ld_sr_seq 715 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_9 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 3 1 28 riscv_instr_pkg::ld_sr_seq_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 valid_seq 715 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_a 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_b 0 0 0 0 0 0 0
 1 1 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_c 0 0 0 0 0 0 0

 11 cp_misalign 716 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_d 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sd_cg_fn_d 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sraw_cg __coverage_riscv_instr_cover_group.sraw_cg unused_riscv_instr_cover_group_sraw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 719 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 719 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 719 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 719 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 719 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 719 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 719 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 719 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 720 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sllw_cg __coverage_riscv_instr_cover_group.sllw_cg unused_riscv_instr_cover_group_sllw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 723 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 723 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 723 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 723 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 723 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 723 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 723 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 723 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sllw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 724 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srlw_cg __coverage_riscv_instr_cover_group.srlw_cg unused_riscv_instr_cover_group_srlw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 727 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 727 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 727 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 727 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 727 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 727 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 727 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 727 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srlw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 728 0 0 0 0 2 3 4 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srai64_cg __coverage_riscv_instr_cover_group.srai64_cg unused_riscv_instr_cover_group_srai64_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 732 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_imm 733 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai64_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srai64_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slli64_cg __coverage_riscv_instr_cover_group.slli64_cg unused_riscv_instr_cover_group_slli64_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 736 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_imm 737 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli64_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slli64_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srli64_cg __coverage_riscv_instr_cover_group.srli64_cg unused_riscv_instr_cover_group_srli64_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 740 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_imm 741 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli64_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srli64_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::sraiw_cg __coverage_riscv_instr_cover_group.sraiw_cg unused_riscv_instr_cover_group_sraiw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 744 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 745 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 746 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 747 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 748 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 749 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_sraiw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::slliw_cg __coverage_riscv_instr_cover_group.slliw_cg unused_riscv_instr_cover_group_slliw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 752 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 753 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 754 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 755 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 756 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 757 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_slliw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::srliw_cg __coverage_riscv_instr_cover_group.srliw_cg unused_riscv_instr_cover_group_srliw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 760 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

5
0
0
0
 6 cp_rs1 761 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 762 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 763 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 764 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 765 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_srliw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::addw_cg __coverage_riscv_instr_cover_group.addw_cg unused_riscv_instr_cover_group_addw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 768 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 768 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 768 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 768 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 768 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 768 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 768 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 768 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 769 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::subw_cg __coverage_riscv_instr_cover_group.subw_cg unused_riscv_instr_cover_group_subw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 772 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

7
0
1
0
 6 cp_rs1 772 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_rs2 772 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 772 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 772 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs2_sign 772 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 772 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_4 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 772 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_5 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_subw_cg_fn_5 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 773 0 0 0 0 3 3 4 5 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::addiw_cg __coverage_riscv_instr_cover_group.addiw_cg unused_riscv_instr_cover_group_addiw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 776 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

6
0
1
0
 6 cp_rs1 776 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_rd 776 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rs1_sign 776 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 10 cp_rd_sign 776 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_imm_sign 776 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 776 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_4 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_addiw_cg_fn_4 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_sign_cross 0 777 0 0 0 0 3 2 4 3 -1 0 0 0
 0
 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_lw_cg __coverage_riscv_instr_cover_group.c_lw_cg unused_riscv_instr_cover_group_c_lw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 782 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs1 782 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 782 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_7 0 0 0 0 0 0 0

 5 cp_rd 782 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 782 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 782 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 782 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_a 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_a 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 782 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_b 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lw_cg_fn_c 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_lwsp_cg __coverage_riscv_instr_cover_group.c_lwsp_cg unused_riscv_instr_cover_group_c_lwsp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 785 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 5 cp_rd 785 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 785 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lwsp_cg_fn_7 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_sw_cg __coverage_riscv_instr_cover_group.c_sw_cg unused_riscv_instr_cover_group_c_sw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 788 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs1 788 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 788 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 788 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 788 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 788 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 788 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_a 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_b 0 0 0 0 0 0 0

 13 cp_lsu_hazard 788 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_c 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_c 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 788 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_a 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_d 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sw_cg_fn_e 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_swsp_cg __coverage_riscv_instr_cover_group.c_swsp_cg unused_riscv_instr_cover_group_c_swsp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 791 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_rs2 791 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 791 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_swsp_cg_fn_7 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addi4spn_cg __coverage_riscv_instr_cover_group.c_addi4spn_cg unused_riscv_instr_cover_group_c_addi4spn_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 794 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 794 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 794 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_0 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_1 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_2 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_3 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_4 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_5 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_6 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 794 0 0 0 0 0 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_8 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 794 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_9 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_a 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi4spn_cg_fn_b 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addi_cg __coverage_riscv_instr_cover_group.c_addi_cg unused_riscv_instr_cover_group_c_addi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 797 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 797 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 797 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_0 0 0 0 0 0 0 0

 11 cp_imm_sign 797 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 797 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 797 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi_cg_fn_5 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addi16sp_cg __coverage_riscv_instr_cover_group.c_addi16sp_cg unused_riscv_instr_cover_group_c_addi16sp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 800 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 11 cp_imm_sign 801 0 0 0 0 0 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn 81 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 802 0 0 0 0 0 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_0 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 802 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_1 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_2 0 0 0 0 0 0 0
 1 1 83 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addi16sp_cg_fn_3 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_li_cg __coverage_riscv_instr_cover_group.c_li_cg unused_riscv_instr_cover_group_c_li_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 807 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 807 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 807 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_0 0 0 0 0 0 0 0

 11 cp_imm_sign 807 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 807 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 807 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_li_cg_fn_5 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_lui_cg __coverage_riscv_instr_cover_group.c_lui_cg unused_riscv_instr_cover_group_c_lui_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 810 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 5 cp_rd 811 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lui_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lui_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 3 bin 812 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lui_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_lui_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_sub_cg __coverage_riscv_instr_cover_group.c_sub_cg unused_riscv_instr_cover_group_c_sub_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 816 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 816 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 816 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 816 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 816 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 816 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_9 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sub_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_add_cg __coverage_riscv_instr_cover_group.c_add_cg unused_riscv_instr_cover_group_c_add_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 819 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs2 820 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 821 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 823 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 824 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_0 0 0 0 0 0 0 0

 11 cp_rs2_sign 826 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_2 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 827 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_3 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_add_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_mv_cg __coverage_riscv_instr_cover_group.c_mv_cg unused_riscv_instr_cover_group_c_mv_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 830 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs2 831 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 832 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_0 0 0 0 0 0 0 0

 5 cp_rd 834 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 835 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_0 0 0 0 0 0 0 0

 11 cp_rs2_sign 837 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_2 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 838 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_3 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_mv_cg_fn_3 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_andi_cg __coverage_riscv_instr_cover_group.c_andi_cg unused_riscv_instr_cover_group_c_andi_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 841 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_rs1 841 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 841 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 841 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 841 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_a 0 0 0 0 0 0 0

 11 cp_imm_sign 842 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_b 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_andi_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_xor_cg __coverage_riscv_instr_cover_group.c_xor_cg unused_riscv_instr_cover_group_c_xor_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 845 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 845 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 845 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 845 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 845 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 845 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_9 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_xor_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_or_cg __coverage_riscv_instr_cover_group.c_or_cg unused_riscv_instr_cover_group_c_or_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 848 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 848 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 848 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 848 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 848 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 848 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_or_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_and_cg __coverage_riscv_instr_cover_group.c_and_cg unused_riscv_instr_cover_group_c_and_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 851 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 851 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 851 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 851 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_8 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 851 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_0 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_1 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_2 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_3 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_4 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_5 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_6 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 851 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_9 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_and_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_beqz_cg __coverage_riscv_instr_cover_group.c_beqz_cg unused_riscv_instr_cover_group_c_beqz_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 854 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_rs1 854 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 854 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 854 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 854 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_a 0 0 0 0 0 0 0

 11 cp_imm_sign 855 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_b 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_beqz_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_bnez_cg __coverage_riscv_instr_cover_group.c_bnez_cg unused_riscv_instr_cover_group_c_bnez_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 858 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_rs1 858 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 858 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 858 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 858 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_a 0 0 0 0 0 0 0

 11 cp_imm_sign 859 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_b 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_bnez_cg_fn_b 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_srli_cg __coverage_riscv_instr_cover_group.c_srli_cg unused_riscv_instr_cover_group_c_srli_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 862 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 6 cp_rs1 862 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 862 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 862 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 862 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srli_cg_fn_a 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_srai_cg __coverage_riscv_instr_cover_group.c_srai_cg unused_riscv_instr_cover_group_c_srai_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 865 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 6 cp_rs1 865 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 865 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 865 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 865 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_9 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_srai_cg_fn_a 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_slli_cg __coverage_riscv_instr_cover_group.c_slli_cg unused_riscv_instr_cover_group_c_slli_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 868 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 5 cp_rd 869 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 870 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_0 0 0 0 0 0 0 0

 13 cp_gpr_hazard 872 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 872 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_slli_cg_fn_3 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_j_cg __coverage_riscv_instr_cover_group.c_j_cg unused_riscv_instr_cover_group_c_j_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 877 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 11 cp_imm_sign 877 0 0 0 0 0 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_j_cg_fn 74 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_j_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_jal_cg __coverage_riscv_instr_cover_group.c_jal_cg unused_riscv_instr_cover_group_c_jal_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 880 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 11 cp_imm_sign 880 0 0 0 0 0 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jal_cg_fn 76 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jal_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_jr_cg __coverage_riscv_instr_cover_group.c_jr_cg unused_riscv_instr_cover_group_c_jr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 883 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 6 cp_rs1 884 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 885 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn_0 0 0 0 0 0 0 0

 12 cp_rs1_align 887 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn_1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jr_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_jalr_cg __coverage_riscv_instr_cover_group.c_jalr_cg unused_riscv_instr_cover_group_c_jalr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 890 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_rs1 891 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 4 zero 892 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_0 0 0 0 0 0 0 0

 12 cp_rs1_align 894 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 11 cp_rd_align 895 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_2 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_jalr_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_ld_cg __coverage_riscv_instr_cover_group.c_ld_cg unused_riscv_instr_cover_group_c_ld_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 900 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs1 900 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 900 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_7 0 0 0 0 0 0 0

 5 cp_rd 900 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 900 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 900 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_lsu_hazard 900 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_a 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_a 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 900 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_b 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ld_cg_fn_c 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_ldsp_cg __coverage_riscv_instr_cover_group.c_ldsp_cg unused_riscv_instr_cover_group_c_ldsp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 903 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 5 cp_rd 903 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 903 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_ldsp_cg_fn_7 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_sd_cg __coverage_riscv_instr_cover_group.c_sd_cg unused_riscv_instr_cover_group_c_sd_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 906 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

4
0
0
0
 6 cp_rs1 906 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 906 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 906 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_8 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 906 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_4 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_5 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_6 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 906 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_9 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 906 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_a 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_b 0 0 0 0 0 0 0

 13 cp_lsu_hazard 906 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_c 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_c 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 906 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_a 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_d 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sd_cg_fn_e 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_sdsp_cg __coverage_riscv_instr_cover_group.c_sdsp_cg unused_riscv_instr_cover_group_c_sdsp_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 909 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_rs2 909 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 909 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_sdsp_cg_fn_7 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addiw_cg __coverage_riscv_instr_cover_group.c_addiw_cg unused_riscv_instr_cover_group_c_addiw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 912 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 912 0 0 0 0 0 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 8 non_zero 912 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_0 0 0 0 0 0 0 0

 11 cp_imm_sign 912 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 31 riscv_instr_pkg::operand_sign_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 13 cp_gpr_hazard 912 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_2 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 12 valid_hazard 912 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_3 0 0 0 0 0 0 0
 1 1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_4 0 0 0 0 0 0 0
 1 1 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addiw_cg_fn_5 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_subw_cg __coverage_riscv_instr_cover_group.c_subw_cg unused_riscv_instr_cover_group_c_subw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 915 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 915 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 915 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 915 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 915 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 915 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_9 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_subw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::c_addw_cg __coverage_riscv_instr_cover_group.c_addw_cg unused_riscv_instr_cover_group_c_addw_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 918 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_rd 918 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 918 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_7 0 0 0 0 0 0 0

 6 cp_rs2 918 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_8 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_8 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 5 1 28 riscv_instr_pkg::riscv_reg_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 3 gpr 918 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 8 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_0 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_1 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_2 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_3 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_4 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_5 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_6 0 0 0 0 0 0 0
 1 1 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_7 0 0 0 0 0 0 0

 13 cp_gpr_hazard 918 0 0 0 0 0 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_9 79 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_c_addw_cg_fn_9 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 2 1 25 riscv_instr_pkg::hazard_e 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::hint_cg __coverage_riscv_instr_cover_group.hint_cg unused_riscv_instr_cover_group_hint_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 921 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 7 cp_hint 922 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 9 1 1 0 1 1 1 4 addi 927 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_0 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_2 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_3 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_4 0 0 0 0 0 0 0
 1 1 0 1 1 1 2 li 928 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_5 0 0 0 0 0 0 0
 1 1 0 1 1 1 3 lui 929 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_6 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 srli64 930 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_7 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 srai64 931 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_8 0 0 0 0 0 0 0
 1 1 0 1 1 1 4 slli 932 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 slli64 933 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 1 1 1 2 mv 938 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_b 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_c 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_d 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_e 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_f 0 0 0 0 0 0 0
 1 1 0 1 1 1 3 add 943 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 5 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_10 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_11 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_12 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_13 0 0 0 0 0 0 0
 1 1 78 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_hint_cg_fn_14 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::illegal_compressed_instr_cg __coverage_riscv_instr_cover_group.illegal_compressed_instr_cg unused_riscv_instr_cover_group_illegal_compressed_instr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 948 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 8 cp_point 949 0 0 0 0 0 95 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn 95 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 16 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 11 1 1 0 1 1 1 9 c_illegal 950 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_0 0 0 0 0 0 0 0
 1 1 0 1 1 1 10 c_addi4spn 953 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 3 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_1 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_2 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_3 0 0 0 0 0 0 0
 1 1 0 1 1 1 7 c_addiw 954 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_4 0 0 0 0 0 0 0
 1 1 0 1 1 1 10 c_addi16sp 955 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_5 0 0 0 0 0 0 0
 1 1 0 1 1 1 5 c_lui 959 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 4 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_6 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_7 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_8 0 0 0 0 0 0 0
 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_9 0 0 0 0 0 0 0
 1 1 0 1 1 1 10 c_reserv_0 960 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_a 0 0 0 0 0 0 0
 1 1 0 1 1 1 10 c_reserv_1 961 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_b 0 0 0 0 0 0 0
 1 1 0 1 1 1 4 c_jr 962 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_c 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 c_lwsp 963 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_d 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 c_lqsp 964 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_e 0 0 0 0 0 0 0
 1 1 0 1 1 1 6 c_ldsp 965 0 0 1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 97 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_illegal_compressed_instr_cg_fn_f 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::opcode_cg __coverage_riscv_instr_cover_group.opcode_cg unused_riscv_instr_cover_group_opcode_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 970 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 9 cp_opcode 971 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_opcode_cg_fn 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_opcode_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 5 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::compressed_opcode_cg __coverage_riscv_instr_cover_group.compressed_opcode_cg unused_riscv_instr_cover_group_compressed_opcode_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 975 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 5 cp_00 976 0 0 0 0 0 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 0 0 0 0 0 0 90 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn_0 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_01 977 0 0 0 0 0 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 0 0 0 0 0 0 90 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn_1 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 5 cp_10 978 0 0 0 0 0 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 88 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn 0 0 0 0 0 0 90 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_compressed_opcode_cg_fn_2 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::branch_hit_history_cg __coverage_riscv_instr_cover_group.branch_hit_history_cg unused_riscv_instr_cover_group_branch_hit_history_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 982 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 17 cp_branch_history 983 0 0 0 0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_branch_hit_history_cg_fn 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_branch_hit_history_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 5 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::privileged_csr_cg __coverage_riscv_instr_cover_group.privileged_csr_cg unused_riscv_instr_cover_group_privileged_csr_cg_loop_label riscv_instr_pkg 0 0 0 0 0  ( 0 
)
 0 1006 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 6 cp_csr 1007 0 0 0 0 0 85 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn 85 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn 0 0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_3 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 12 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 4 pcsr 1008 0 0 1 0 0 0 0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_2 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_4 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_privileged_csr_cg_fn_1 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mcause_exception_cg __coverage_riscv_instr_cover_group.mcause_exception_cg unused_riscv_instr_cover_group_mcause_exception_cg_loop_label riscv_instr_pkg 0 0 0 0 0  ( 0 
)
 0 1013 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 12 cp_exception 1014 0 0 0 0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 34 riscv_instr_pkg::exception_cause_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 exception 1015 0 1 1 0 0 0 0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn_2 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn_0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_exception_cg_fn_1 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mcause_interrupt_cg __coverage_riscv_instr_cover_group.mcause_interrupt_cg unused_riscv_instr_cover_group_mcause_interrupt_cg_loop_label riscv_instr_pkg 0 0 0 0 0  ( 0 
)
 0 1020 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 12 cp_interrupt 1021 0 0 0 0 0 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 7 4 1 34 riscv_instr_pkg::interrupt_cause_t 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 interrupt 1022 0 1 1 0 0 0 0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn_2 0 0 0 0 0 0 -1 0 0 -1 0 0 1 1 1 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn_0 0 89 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mcause_interrupt_cg_fn_1 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mepc_alignment_cg __coverage_riscv_instr_cover_group.mepc_alignment_cg unused_riscv_instr_cover_group_mepc_alignment_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 1026 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

1
0
0
0
 8 cp_align 1027 0 0 0 0 0 85 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mepc_alignment_cg_fn 85 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mepc_alignment_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 1 1 0 1 1 9 alignment 1028 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mepc_alignment_cg_fn_0 0 0 0 0 0 0 0
 1 1 87 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mepc_alignment_cg_fn_1 0 0 0 0 0 0 0

end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::mstatus_m_cg __coverage_riscv_instr_cover_group.mstatus_m_cg unused_riscv_instr_cover_group_mstatus_m_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 1032 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

3
0
0
0
 6 cp_mie 1033 0 0 0 0 0 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn 80 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 7 cp_mpie 1034 0 0 0 0 0 82 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn_0 82 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 1 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_mpp 1035 0 0 0 0 0 82 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn_1 82 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_mstatus_m_cg_fn_1 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 2 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
end_coverage_group
global coverage_group 0 riscv_instr_pkg::riscv_instr_cover_group::fcsr_cg __coverage_riscv_instr_cover_group.fcsr_cg unused_riscv_instr_cover_group_fcsr_cg_loop_label riscv_instr_pkg 0 1 0 0 0  ( 0 
)
 0 1038 0 0 0 1 0 0 0 0  1
0
0 0
 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
0
0
0
64
0
 0

2
0
0
0
 9 cp_fflags 1039 0 0 0 0 0 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn 75 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 5 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 0
 6 cp_frm 1040 0 0 0 0 0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn_0 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn_0 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 0 2 3 0 0 1 0 0 0
 0
 0
 0
 0
 0
 0
 0 0
 0
 0
 0
 0
 0
 0
 0
 1 1 2 0 0 1 1 7 invalid 1041 0 0 2 0 0 0 0 0 0 0 0 0 0 -1 0 0 -1 0 0 2 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn_1 0 0 0 0 0 0 0
 1 1 77 riscv_instr_cover_group::riscv_instr_pkg_riscv_instr_cover_group_fcsr_cg_fn_2 0 0 0 0 0 0 0

end_coverage_group
