#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Sep 18 12:18:42 2023
# Process ID: 95348
# Current directory: C:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.runs/impl_1\vivado.jou
# Running On: hp6g4-step-1, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 16948 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mlabadmin/Downloads/core-comblock'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xczu4eg-sfvc784-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu4eg-sfvc784-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_agent_0_0/design_1_agent_0_0.dcp' for cell 'design_1_i/agent_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_comblock_0_0/design_1_comblock_0_0.dcp' for cell 'design_1_i/comblock_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_299M_0/design_1_rst_ps8_0_299M_0.dcp' for cell 'design_1_i/rst_ps8_0_299M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 1831.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8927 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_agent_0_0_agent' defined in file 'design_1_agent_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_299M_0/design_1_rst_ps8_0_299M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_299M_0/design_1_rst_ps8_0_299M_0_board.xdc] for cell 'design_1_i/rst_ps8_0_299M/U0'
Parsing XDC File [c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_299M_0/design_1_rst_ps8_0_299M_0.xdc] for cell 'design_1_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_299M_0/design_1_rst_ps8_0_299M_0.xdc] for cell 'design_1_i/rst_ps8_0_299M/U0'
Parsing XDC File [c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2011.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 65 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 6 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

17 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 2011.250 ; gain = 374.242
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2049.125 ; gain = 37.875

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 671f379a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.902 ; gain = 346.777

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/agent_0/U0/pdf1_reg[511][0]_i_2 into driver instance design_1_i/agent_0/U0/pdf1_reg[511][0]_i_18, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/comblock_0/U0/AXIL_inst/ram_reg_0_1_0_13_i_1 into driver instance design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[17]_i_4, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 399 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 615ecef8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2719.781 ; gain = 0.402
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 295 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 36729f11

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2719.781 ; gain = 0.402
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 141 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 4ce74f9c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2719.781 ; gain = 0.402
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 706 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/agent_0/U0/pdf0_reg[63][0]_i_2_n_0_BUFG_inst to drive 1540 load(s) on clock net design_1_i/agent_0/U0/pdf0_reg[63][0]_i_2_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/agent_0/U0/ao_reg[8]_i_2_n_0_BUFG_inst to drive 160 load(s) on clock net design_1_i/agent_0/U0/ao_reg[8]_i_2_n_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/agent_0/U0/temp1_reg[0]_i_2_n_0_BUFG_inst to drive 84 load(s) on clock net design_1_i/agent_0/U0/temp1_reg[0]_i_2_n_0_BUFGCE
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: design_1_i/agent_0/U0/pdf0[0]_512_BUFG_inst, Net: design_1_i/agent_0/U0/pdf0[0]_512
Phase 4 BUFG optimization | Checksum: a4590aad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2719.781 ; gain = 0.402
INFO: [Opt 31-662] Phase BUFG optimization created 4 cells of which 4 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a4590aad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2719.781 ; gain = 0.402
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a4590aad

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2719.781 ; gain = 0.402
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |             295  |                                             27  |
|  Constant propagation         |               5  |             141  |                                             27  |
|  Sweep                        |               0  |             706  |                                             97  |
|  BUFG optimization            |               4  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2719.781 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1c1f6bb03

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2719.781 ; gain = 0.402

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c1f6bb03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2719.781 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c1f6bb03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2719.781 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2719.781 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c1f6bb03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2719.781 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2719.781 ; gain = 708.531
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:44 ; elapsed = 00:00:41 . Memory (MB): peak = 4435.957 ; gain = 1716.176
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d3503d60

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 4435.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0244c259

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 4fc32c43

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 4fc32c43

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 4fc32c43

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 80b2429c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: c8216da5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: c8216da5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: a56d51f0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: a56d51f0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: a56d51f0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: a56d51f0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a56d51f0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a56d51f0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 443 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 0, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 180 nets or LUTs. Breaked 5 LUTs, combined 175 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 12 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 9 nets.  Re-placed 145 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 3 existing cells and moved 145 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net design_1_i/agent_0/U0/count2_reg_n_0_[1]. Replicated 20 times.
INFO: [Physopt 32-81] Processed net design_1_i/agent_0/U0/count2_reg_n_0_[0]. Replicated 20 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 40 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 40 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.323 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4435.957 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |            175  |                   180  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              3  |                     9  |           0  |           1  |  00:00:05  |
|  Very High Fanout                                 |           40  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           45  |            178  |                   191  |           0  |          11  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: bf7e94c0

Time (s): cpu = 00:01:46 ; elapsed = 00:01:18 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 11ede5e27

Time (s): cpu = 00:01:49 ; elapsed = 00:01:20 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 2 Global Placement | Checksum: 11ede5e27

Time (s): cpu = 00:01:49 ; elapsed = 00:01:20 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b6ad544c

Time (s): cpu = 00:01:51 ; elapsed = 00:01:21 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e1615d84

Time (s): cpu = 00:01:52 ; elapsed = 00:01:22 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1a73c9f33

Time (s): cpu = 00:02:14 ; elapsed = 00:01:36 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 13b307995

Time (s): cpu = 00:02:15 ; elapsed = 00:01:37 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1222b1da3

Time (s): cpu = 00:02:29 ; elapsed = 00:01:53 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: 1222b1da3

Time (s): cpu = 00:02:30 ; elapsed = 00:01:53 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: b32ead08

Time (s): cpu = 00:02:40 ; elapsed = 00:01:59 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 161f2a8d2

Time (s): cpu = 00:02:44 ; elapsed = 00:02:04 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 19087aacc

Time (s): cpu = 00:02:44 ; elapsed = 00:02:05 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: d138d900

Time (s): cpu = 00:03:04 ; elapsed = 00:02:17 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d138d900

Time (s): cpu = 00:03:04 ; elapsed = 00:02:18 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1430a98ba

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-0.695 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fcd71adf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15b9c806a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1430a98ba

Time (s): cpu = 00:03:32 ; elapsed = 00:02:37 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.003. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1164ec8bf

Time (s): cpu = 00:04:17 ; elapsed = 00:03:25 . Memory (MB): peak = 4435.957 ; gain = 0.000

Time (s): cpu = 00:04:17 ; elapsed = 00:03:25 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1164ec8bf

Time (s): cpu = 00:04:17 ; elapsed = 00:03:25 . Memory (MB): peak = 4435.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d88cdc97

Time (s): cpu = 00:04:26 ; elapsed = 00:03:33 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                4x4|              16x16|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                8x8|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d88cdc97

Time (s): cpu = 00:04:27 ; elapsed = 00:03:33 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d88cdc97

Time (s): cpu = 00:04:27 ; elapsed = 00:03:33 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4435.957 ; gain = 0.000

Time (s): cpu = 00:04:27 ; elapsed = 00:03:33 . Memory (MB): peak = 4435.957 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22a28f08e

Time (s): cpu = 00:04:27 ; elapsed = 00:03:34 . Memory (MB): peak = 4435.957 ; gain = 0.000
Ending Placer Task | Checksum: 1e2c27406

Time (s): cpu = 00:04:27 ; elapsed = 00:03:34 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:31 ; elapsed = 00:03:36 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 4435.957 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4eg'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 20.00s |  WALL: 11.15s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4435.957 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.002 | TNS=-0.002 |
Phase 1 Physical Synthesis Initialization | Checksum: 17bbe61aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.002 | TNS=-0.002 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 17bbe61aa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.002 | TNS=-0.002 |
INFO: [Physopt 32-663] Processed net design_1_i/agent_0/U0/state[2].  Re-placed instance design_1_i/agent_0/U0/FSM_sequential_state_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/agent_0/U0/state[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.036 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.036 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 17bbe61aa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.036 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.036 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 17bbe61aa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4435.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4435.957 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.036 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.038  |          0.002  |            0  |              0  |                     1  |           0  |           2  |  00:00:01  |
|  Total          |          0.038  |          0.002  |            0  |              0  |                     1  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4435.957 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1d984ec49

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4435.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4435.957 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu4eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7495c74a ConstDB: 0 ShapeSum: 5fc25ed7 RouteDB: 4a891597
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.801 . Memory (MB): peak = 4435.957 ; gain = 0.000
Post Restoration Checksum: NetGraph: c664f8e9 NumContArr: 6f1a7648 Constraints: bec55724 Timing: 0
Phase 1 Build RT Design | Checksum: 1f444c655

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f444c655

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f444c655

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 23e4b5d1c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 4435.957 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 256d13251

Time (s): cpu = 00:10:04 ; elapsed = 00:09:59 . Memory (MB): peak = 4454.156 ; gain = 18.199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.162  | TNS=0.000  | WHS=-0.038 | THS=-1.886 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 9.20757 %
  Global Horizontal Routing Utilization  = 4.09365 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37273
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 34459
  Number of Partially Routed Nets     = 2814
  Number of Node Overlaps             = 23385

Phase 2 Router Initialization | Checksum: 2b7dadffb

Time (s): cpu = 00:10:23 ; elapsed = 00:10:10 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2b7dadffb

Time (s): cpu = 00:10:23 ; elapsed = 00:10:11 . Memory (MB): peak = 4454.156 ; gain = 18.199
Phase 3 Initial Routing | Checksum: 1816efd3f

Time (s): cpu = 00:10:51 ; elapsed = 00:10:28 . Memory (MB): peak = 4454.156 ; gain = 18.199

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     4x4|      0.37|     4x4|      1.38|     2x2|      0.69|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      2.47|   32x32|     15.14|     4x4|      0.80|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.32|     4x4|      0.68|     8x8|      1.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     2x2|      0.18|     8x8|      1.15|     2x2|      0.20|
|___________|________|__________|________|__________|________|__________|
Congestion Report
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X24Y25->INT_X39Y120 (CLEM_X24Y25->CLEL_R_X39Y120)
	INT_X17Y40->INT_X42Y71 (CLEM_X17Y40->GTH_QUAD_RIGHT_X42Y60)

INFO: [Route 35-581] Estimated Timing congestion is level 5 (32x32). Congestion levels of 5 and greater may impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13685
 Number of Nodes with overlaps = 859
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.293 | TNS=-0.878 | WHS=0.017  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 187a19720

Time (s): cpu = 00:13:40 ; elapsed = 00:12:16 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.145 | TNS=-0.436 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2dc788b9c

Time (s): cpu = 00:13:51 ; elapsed = 00:12:26 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.088 | TNS=-0.265 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a8d46107

Time (s): cpu = 00:14:05 ; elapsed = 00:12:38 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.176 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: ee9bcc6a

Time (s): cpu = 00:14:15 ; elapsed = 00:12:48 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.053 | TNS=-0.158 | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 16da76e58

Time (s): cpu = 00:14:33 ; elapsed = 00:13:06 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.031 | TNS=-0.094 | WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 2012ddc9a

Time (s): cpu = 00:15:00 ; elapsed = 00:13:31 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 4.7 Global Iteration 6
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.031 | TNS=-0.094 | WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 2acb70f4f

Time (s): cpu = 00:15:10 ; elapsed = 00:13:41 . Memory (MB): peak = 4454.156 ; gain = 18.199
Phase 4 Rip-up And Reroute | Checksum: 2acb70f4f

Time (s): cpu = 00:15:11 ; elapsed = 00:13:41 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2ca99ef53

Time (s): cpu = 00:15:23 ; elapsed = 00:13:49 . Memory (MB): peak = 4454.156 ; gain = 18.199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.031 | TNS=-0.094 | WHS=0.017  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1901131f8

Time (s): cpu = 00:15:24 ; elapsed = 00:13:50 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1901131f8

Time (s): cpu = 00:15:24 ; elapsed = 00:13:50 . Memory (MB): peak = 4454.156 ; gain = 18.199
Phase 5 Delay and Skew Optimization | Checksum: 1901131f8

Time (s): cpu = 00:15:24 ; elapsed = 00:13:50 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a6f9db2e

Time (s): cpu = 00:15:33 ; elapsed = 00:13:56 . Memory (MB): peak = 4454.156 ; gain = 18.199
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.029 | TNS=-0.088 | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a6f9db2e

Time (s): cpu = 00:15:33 ; elapsed = 00:13:56 . Memory (MB): peak = 4454.156 ; gain = 18.199
Phase 6 Post Hold Fix | Checksum: 1a6f9db2e

Time (s): cpu = 00:15:34 ; elapsed = 00:13:56 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 18.9956 %
  Global Horizontal Routing Utilization  = 15.6267 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.77%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 88.1517%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X16Y177 -> INT_X16Y177
   INT_X15Y173 -> INT_X15Y173
   INT_X18Y173 -> INT_X18Y173
   INT_X18Y171 -> INT_X18Y171
East Dir 1x1 Area, Max Cong = 81.7308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.1154%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1f544bfad

Time (s): cpu = 00:15:35 ; elapsed = 00:13:57 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f544bfad

Time (s): cpu = 00:15:35 ; elapsed = 00:13:57 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f544bfad

Time (s): cpu = 00:15:41 ; elapsed = 00:14:05 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1f544bfad

Time (s): cpu = 00:15:42 ; elapsed = 00:14:06 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.029 | TNS=-0.088 | WHS=0.017  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1f544bfad

Time (s): cpu = 00:15:45 ; elapsed = 00:14:07 . Memory (MB): peak = 4454.156 ; gain = 18.199
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.030 | TNS=-0.091 | WHS=0.017 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 1f544bfad

Time (s): cpu = 00:16:11 ; elapsed = 00:14:23 . Memory (MB): peak = 4454.156 ; gain = 18.199

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.030 | TNS=-0.091 | WHS=0.017 | THS=0.000 |
INFO: [Physopt 32-735] Processed net design_1_i/agent_0/U0/state[0]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.019 | TNS=0.000 | WHS=0.017 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.019 | TNS=0.000 | WHS=0.017 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 1f544bfad

Time (s): cpu = 00:16:13 ; elapsed = 00:14:24 . Memory (MB): peak = 4454.156 ; gain = 18.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4454.156 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.019 | TNS=0.000 | WHS=0.017 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 1f544bfad

Time (s): cpu = 00:16:14 ; elapsed = 00:14:25 . Memory (MB): peak = 4454.156 ; gain = 18.199
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:16:14 ; elapsed = 00:14:25 . Memory (MB): peak = 4454.156 ; gain = 18.199
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:16:25 ; elapsed = 00:14:32 . Memory (MB): peak = 4454.156 ; gain = 18.199
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4454.156 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4454.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4454.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4454.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/mlabadmin/Desktop/QMARL/QMARL_3/QMARL_3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 4454.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
156 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 4454.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:16 ; elapsed = 00:01:16 . Memory (MB): peak = 4454.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4454.156 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu4eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu4eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg input design_1_i/agent_0/U0/arg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg input design_1_i/agent_0/U0/arg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0 input design_1_i/agent_0/U0/arg__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0 input design_1_i/agent_0/U0/arg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0 input design_1_i/agent_0/U0/arg__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0__0 input design_1_i/agent_0/U0/arg__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0__0 input design_1_i/agent_0/U0/arg__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0__1 input design_1_i/agent_0/U0/arg__0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0__1 input design_1_i/agent_0/U0/arg__0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0__2 input design_1_i/agent_0/U0/arg__0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0__2 input design_1_i/agent_0/U0/arg__0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0__3 input design_1_i/agent_0/U0/arg__0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0__3 input design_1_i/agent_0/U0/arg__0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0__4 input design_1_i/agent_0/U0/arg__0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0__4 input design_1_i/agent_0/U0/arg__0__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0__5 input design_1_i/agent_0/U0/arg__0__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__0__5 input design_1_i/agent_0/U0/arg__0__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1 input design_1_i/agent_0/U0/arg__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1 input design_1_i/agent_0/U0/arg__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__10 input design_1_i/agent_0/U0/arg__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__10 input design_1_i/agent_0/U0/arg__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__10__0 input design_1_i/agent_0/U0/arg__10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__10__0 input design_1_i/agent_0/U0/arg__10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__10__1 input design_1_i/agent_0/U0/arg__10__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__10__1 input design_1_i/agent_0/U0/arg__10__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__11 input design_1_i/agent_0/U0/arg__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__11 input design_1_i/agent_0/U0/arg__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__11__0 input design_1_i/agent_0/U0/arg__11__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__11__0 input design_1_i/agent_0/U0/arg__11__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__12 input design_1_i/agent_0/U0/arg__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__12 input design_1_i/agent_0/U0/arg__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__13 input design_1_i/agent_0/U0/arg__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__13 input design_1_i/agent_0/U0/arg__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1__0 input design_1_i/agent_0/U0/arg__1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1__0 input design_1_i/agent_0/U0/arg__1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1__1 input design_1_i/agent_0/U0/arg__1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1__1 input design_1_i/agent_0/U0/arg__1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1__2 input design_1_i/agent_0/U0/arg__1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1__2 input design_1_i/agent_0/U0/arg__1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1__3 input design_1_i/agent_0/U0/arg__1__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1__3 input design_1_i/agent_0/U0/arg__1__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1__4 input design_1_i/agent_0/U0/arg__1__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1__4 input design_1_i/agent_0/U0/arg__1__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1__5 input design_1_i/agent_0/U0/arg__1__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__1__5 input design_1_i/agent_0/U0/arg__1__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2 input design_1_i/agent_0/U0/arg__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2 input design_1_i/agent_0/U0/arg__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2__0 input design_1_i/agent_0/U0/arg__2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2__0 input design_1_i/agent_0/U0/arg__2__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2__1 input design_1_i/agent_0/U0/arg__2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2__1 input design_1_i/agent_0/U0/arg__2__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2__2 input design_1_i/agent_0/U0/arg__2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2__2 input design_1_i/agent_0/U0/arg__2__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2__3 input design_1_i/agent_0/U0/arg__2__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2__3 input design_1_i/agent_0/U0/arg__2__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2__4 input design_1_i/agent_0/U0/arg__2__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2__4 input design_1_i/agent_0/U0/arg__2__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2__5 input design_1_i/agent_0/U0/arg__2__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__2__5 input design_1_i/agent_0/U0/arg__2__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3 input design_1_i/agent_0/U0/arg__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3 input design_1_i/agent_0/U0/arg__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3__0 input design_1_i/agent_0/U0/arg__3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3__0 input design_1_i/agent_0/U0/arg__3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3__1 input design_1_i/agent_0/U0/arg__3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3__1 input design_1_i/agent_0/U0/arg__3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3__2 input design_1_i/agent_0/U0/arg__3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3__2 input design_1_i/agent_0/U0/arg__3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3__3 input design_1_i/agent_0/U0/arg__3__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3__3 input design_1_i/agent_0/U0/arg__3__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3__4 input design_1_i/agent_0/U0/arg__3__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3__4 input design_1_i/agent_0/U0/arg__3__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3__5 input design_1_i/agent_0/U0/arg__3__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__3__5 input design_1_i/agent_0/U0/arg__3__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4 input design_1_i/agent_0/U0/arg__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4 input design_1_i/agent_0/U0/arg__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4__0 input design_1_i/agent_0/U0/arg__4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4__0 input design_1_i/agent_0/U0/arg__4__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4__1 input design_1_i/agent_0/U0/arg__4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4__1 input design_1_i/agent_0/U0/arg__4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4__2 input design_1_i/agent_0/U0/arg__4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4__2 input design_1_i/agent_0/U0/arg__4__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4__3 input design_1_i/agent_0/U0/arg__4__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4__3 input design_1_i/agent_0/U0/arg__4__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4__4 input design_1_i/agent_0/U0/arg__4__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4__4 input design_1_i/agent_0/U0/arg__4__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4__5 input design_1_i/agent_0/U0/arg__4__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__4__5 input design_1_i/agent_0/U0/arg__4__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__5 input design_1_i/agent_0/U0/arg__5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__5 input design_1_i/agent_0/U0/arg__5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__5__0 input design_1_i/agent_0/U0/arg__5__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__5__0 input design_1_i/agent_0/U0/arg__5__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__5__1 input design_1_i/agent_0/U0/arg__5__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__5__1 input design_1_i/agent_0/U0/arg__5__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__5__2 input design_1_i/agent_0/U0/arg__5__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__5__2 input design_1_i/agent_0/U0/arg__5__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__5__3 input design_1_i/agent_0/U0/arg__5__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__5__3 input design_1_i/agent_0/U0/arg__5__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__5__4 input design_1_i/agent_0/U0/arg__5__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__5__4 input design_1_i/agent_0/U0/arg__5__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/agent_0/U0/arg__6 input design_1_i/agent_0/U0/arg__6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg output design_1_i/agent_0/U0/arg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0 output design_1_i/agent_0/U0/arg__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0__0 output design_1_i/agent_0/U0/arg__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0__1 output design_1_i/agent_0/U0/arg__0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0__2 output design_1_i/agent_0/U0/arg__0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0__3 output design_1_i/agent_0/U0/arg__0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0__4 output design_1_i/agent_0/U0/arg__0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0__5 output design_1_i/agent_0/U0/arg__0__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1 output design_1_i/agent_0/U0/arg__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__10 output design_1_i/agent_0/U0/arg__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__10__0 output design_1_i/agent_0/U0/arg__10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__10__1 output design_1_i/agent_0/U0/arg__10__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__11 output design_1_i/agent_0/U0/arg__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__11__0 output design_1_i/agent_0/U0/arg__11__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__12 output design_1_i/agent_0/U0/arg__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__13 output design_1_i/agent_0/U0/arg__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1__0 output design_1_i/agent_0/U0/arg__1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1__1 output design_1_i/agent_0/U0/arg__1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1__2 output design_1_i/agent_0/U0/arg__1__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1__3 output design_1_i/agent_0/U0/arg__1__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1__4 output design_1_i/agent_0/U0/arg__1__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1__5 output design_1_i/agent_0/U0/arg__1__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2 output design_1_i/agent_0/U0/arg__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2__0 output design_1_i/agent_0/U0/arg__2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2__1 output design_1_i/agent_0/U0/arg__2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2__2 output design_1_i/agent_0/U0/arg__2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2__3 output design_1_i/agent_0/U0/arg__2__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2__4 output design_1_i/agent_0/U0/arg__2__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2__5 output design_1_i/agent_0/U0/arg__2__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3 output design_1_i/agent_0/U0/arg__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3__0 output design_1_i/agent_0/U0/arg__3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3__1 output design_1_i/agent_0/U0/arg__3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3__2 output design_1_i/agent_0/U0/arg__3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3__3 output design_1_i/agent_0/U0/arg__3__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3__4 output design_1_i/agent_0/U0/arg__3__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3__5 output design_1_i/agent_0/U0/arg__3__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4 output design_1_i/agent_0/U0/arg__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4__0 output design_1_i/agent_0/U0/arg__4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4__1 output design_1_i/agent_0/U0/arg__4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4__2 output design_1_i/agent_0/U0/arg__4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4__3 output design_1_i/agent_0/U0/arg__4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4__4 output design_1_i/agent_0/U0/arg__4__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4__5 output design_1_i/agent_0/U0/arg__4__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__5 output design_1_i/agent_0/U0/arg__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__5__0 output design_1_i/agent_0/U0/arg__5__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__5__1 output design_1_i/agent_0/U0/arg__5__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__5__2 output design_1_i/agent_0/U0/arg__5__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__5__3 output design_1_i/agent_0/U0/arg__5__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__5__4 output design_1_i/agent_0/U0/arg__5__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__6 output design_1_i/agent_0/U0/arg__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__6__0 output design_1_i/agent_0/U0/arg__6__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__6__1 output design_1_i/agent_0/U0/arg__6__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__6__2 output design_1_i/agent_0/U0/arg__6__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__6__3 output design_1_i/agent_0/U0/arg__6__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__7 output design_1_i/agent_0/U0/arg__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__7__0 output design_1_i/agent_0/U0/arg__7__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__7__1 output design_1_i/agent_0/U0/arg__7__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__7__2 output design_1_i/agent_0/U0/arg__7__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__7__3 output design_1_i/agent_0/U0/arg__7__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__8 output design_1_i/agent_0/U0/arg__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__8__0 output design_1_i/agent_0/U0/arg__8__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__8__1 output design_1_i/agent_0/U0/arg__8__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__9 output design_1_i/agent_0/U0/arg__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__9__0 output design_1_i/agent_0/U0/arg__9__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/agent_0/U0/arg__9__1 output design_1_i/agent_0/U0/arg__9__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg multiplier stage design_1_i/agent_0/U0/arg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0 multiplier stage design_1_i/agent_0/U0/arg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0__0 multiplier stage design_1_i/agent_0/U0/arg__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0__1 multiplier stage design_1_i/agent_0/U0/arg__0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0__2 multiplier stage design_1_i/agent_0/U0/arg__0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0__3 multiplier stage design_1_i/agent_0/U0/arg__0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0__4 multiplier stage design_1_i/agent_0/U0/arg__0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__0__5 multiplier stage design_1_i/agent_0/U0/arg__0__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1 multiplier stage design_1_i/agent_0/U0/arg__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__10 multiplier stage design_1_i/agent_0/U0/arg__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__10__0 multiplier stage design_1_i/agent_0/U0/arg__10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__10__1 multiplier stage design_1_i/agent_0/U0/arg__10__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__11 multiplier stage design_1_i/agent_0/U0/arg__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__11__0 multiplier stage design_1_i/agent_0/U0/arg__11__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__12 multiplier stage design_1_i/agent_0/U0/arg__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__13 multiplier stage design_1_i/agent_0/U0/arg__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1__0 multiplier stage design_1_i/agent_0/U0/arg__1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1__1 multiplier stage design_1_i/agent_0/U0/arg__1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1__2 multiplier stage design_1_i/agent_0/U0/arg__1__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1__3 multiplier stage design_1_i/agent_0/U0/arg__1__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1__4 multiplier stage design_1_i/agent_0/U0/arg__1__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__1__5 multiplier stage design_1_i/agent_0/U0/arg__1__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2 multiplier stage design_1_i/agent_0/U0/arg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2__0 multiplier stage design_1_i/agent_0/U0/arg__2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2__1 multiplier stage design_1_i/agent_0/U0/arg__2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2__2 multiplier stage design_1_i/agent_0/U0/arg__2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2__3 multiplier stage design_1_i/agent_0/U0/arg__2__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2__4 multiplier stage design_1_i/agent_0/U0/arg__2__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__2__5 multiplier stage design_1_i/agent_0/U0/arg__2__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3 multiplier stage design_1_i/agent_0/U0/arg__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3__0 multiplier stage design_1_i/agent_0/U0/arg__3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3__1 multiplier stage design_1_i/agent_0/U0/arg__3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3__2 multiplier stage design_1_i/agent_0/U0/arg__3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3__3 multiplier stage design_1_i/agent_0/U0/arg__3__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3__4 multiplier stage design_1_i/agent_0/U0/arg__3__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__3__5 multiplier stage design_1_i/agent_0/U0/arg__3__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4 multiplier stage design_1_i/agent_0/U0/arg__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4__0 multiplier stage design_1_i/agent_0/U0/arg__4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4__1 multiplier stage design_1_i/agent_0/U0/arg__4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4__2 multiplier stage design_1_i/agent_0/U0/arg__4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4__3 multiplier stage design_1_i/agent_0/U0/arg__4__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4__4 multiplier stage design_1_i/agent_0/U0/arg__4__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__4__5 multiplier stage design_1_i/agent_0/U0/arg__4__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__5 multiplier stage design_1_i/agent_0/U0/arg__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__5__0 multiplier stage design_1_i/agent_0/U0/arg__5__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__5__1 multiplier stage design_1_i/agent_0/U0/arg__5__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__5__2 multiplier stage design_1_i/agent_0/U0/arg__5__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__5__3 multiplier stage design_1_i/agent_0/U0/arg__5__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__5__4 multiplier stage design_1_i/agent_0/U0/arg__5__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__6 multiplier stage design_1_i/agent_0/U0/arg__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__6__0 multiplier stage design_1_i/agent_0/U0/arg__6__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__6__1 multiplier stage design_1_i/agent_0/U0/arg__6__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__6__2 multiplier stage design_1_i/agent_0/U0/arg__6__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__6__3 multiplier stage design_1_i/agent_0/U0/arg__6__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__7 multiplier stage design_1_i/agent_0/U0/arg__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__7__0 multiplier stage design_1_i/agent_0/U0/arg__7__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__7__1 multiplier stage design_1_i/agent_0/U0/arg__7__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__7__2 multiplier stage design_1_i/agent_0/U0/arg__7__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__7__3 multiplier stage design_1_i/agent_0/U0/arg__7__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__8 multiplier stage design_1_i/agent_0/U0/arg__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__8__0 multiplier stage design_1_i/agent_0/U0/arg__8__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__8__1 multiplier stage design_1_i/agent_0/U0/arg__8__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__9 multiplier stage design_1_i/agent_0/U0/arg__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__9__0 multiplier stage design_1_i/agent_0/U0/arg__9__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/agent_0/U0/arg__9__1 multiplier stage design_1_i/agent_0/U0/arg__9__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/d_reg_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/d_reg_i_2/O, cell design_1_i/agent_0/U0/d_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[100][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[100][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[100][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[101][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[101][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[101][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[102][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[102][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[102][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[103][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[103][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[103][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[104][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[104][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[104][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[105][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[105][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[105][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[106][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[106][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[106][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[107][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[107][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[107][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[108][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[108][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[108][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[109][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[109][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[109][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[110][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[110][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[110][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[111][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[111][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[111][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[112][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[112][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[112][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[113][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[113][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[113][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[114][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[114][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[114][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[115][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[115][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[115][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[116][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[116][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[116][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[117][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[117][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[117][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[118][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[118][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[118][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[119][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[119][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[119][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[120][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[120][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[120][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[121][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[121][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[121][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[122][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[122][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[122][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[123][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[123][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[123][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[124][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[124][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[124][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[125][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[125][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[125][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[126][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[126][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[126][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[127][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[127][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[127][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[128][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[128][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[128][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[129][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[129][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[129][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[130][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[130][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[130][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[131][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[131][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[131][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[132][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[132][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[132][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[133][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[133][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[133][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[134][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[134][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[134][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[135][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[135][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[135][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[136][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[136][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[136][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[137][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[137][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[137][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[138][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[138][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[138][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[139][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[139][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[139][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[140][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[140][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[140][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[141][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[141][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[141][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[142][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[142][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[142][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[143][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[143][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[143][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[144][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[144][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[144][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[145][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[145][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[145][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[146][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[146][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[146][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[147][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[147][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[147][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[148][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[148][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[148][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[149][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[149][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[149][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[150][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[150][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[150][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[151][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[151][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[151][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[152][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[152][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[152][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[153][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[153][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[153][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[154][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[154][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[154][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[155][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[155][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[155][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[156][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[156][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[156][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[157][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[157][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[157][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[158][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[158][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[158][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[159][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[159][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[159][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[160][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[160][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[160][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[161][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[161][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[161][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[162][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[162][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[162][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[163][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[163][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[163][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[164][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[164][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[164][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[165][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[165][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[165][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[166][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[166][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[166][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[167][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[167][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[167][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[168][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[168][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[168][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[169][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[169][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[169][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[170][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[170][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[170][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[171][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[171][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[171][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[172][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[172][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[172][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[173][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[173][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[173][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[174][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[174][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[174][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[175][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[175][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[175][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[176][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[176][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[176][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[177][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[177][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[177][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[178][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[178][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[178][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[179][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[179][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[179][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[180][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[180][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[180][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[181][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[181][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[181][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[182][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[182][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[182][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[183][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[183][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[183][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[184][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[184][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[184][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[185][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[185][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[185][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[186][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[186][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[186][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[187][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[187][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[187][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[188][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[188][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[188][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[189][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[189][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[189][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[190][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[190][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[190][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[191][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[191][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[191][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[192][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[192][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[192][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[193][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[193][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[193][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[194][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[194][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[194][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[195][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[195][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[195][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[196][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[196][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[196][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[197][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[197][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[197][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/agent_0/U0/pdf0_reg[198][0]_i_2_n_0 is a gated clock net sourced by a combinational pin design_1_i/agent_0/U0/pdf0_reg[198][0]_i_2/O, cell design_1_i/agent_0/U0/pdf0_reg[198][0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 36 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/agent_0/U0/count1[0]__0_rep_i_1__19_n_0, design_1_i/agent_0/U0/count1[1]__0_rep_i_1__20_n_0, design_1_i/agent_0/U0/count1[1]__0_rep_i_1__27_n_0, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 24 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1226 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 334 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 4832.590 ; gain = 378.434
INFO: [Common 17-206] Exiting Vivado at Mon Sep 18 12:42:04 2023...
