Running: C:\Xilinx\12.2\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/hp/Desktop/report/final_project/final_project_isim_beh.exe -prj C:/Users/hp/Desktop/report/final_project/final_project_beh.prj work.final_project 
ISim M.63c (signature 0xb869381d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/hp/Desktop/report/final_project/final_project.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95364 KB
Fuse CPU Usage: 124 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling architecture behavioral of entity final_project
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable C:/Users/hp/Desktop/report/final_project/final_project_isim_beh.exe
Fuse Memory Usage: 101104 KB
Fuse CPU Usage: 139 ms
