
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 30000000
Simulation Instructions: 30000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs gap_traces/cc-6.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2549821 heartbeat IPC: 3.92185 cumulative IPC: 3.92185 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5242333 heartbeat IPC: 3.714 cumulative IPC: 3.8151 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 8005857 heartbeat IPC: 3.61857 cumulative IPC: 3.74726 (Simulation time: 0 hr 1 min 40 sec) 

Warmup complete CPU 0 instructions: 30000004 cycles: 8005857 (Simulation time: 0 hr 1 min 40 sec) 

Heartbeat CPU 0 instructions: 40000000 cycles: 55125337 heartbeat IPC: 0.212226 cumulative IPC: 0.212226 (Simulation time: 0 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 101873894 heartbeat IPC: 0.21391 cumulative IPC: 0.213065 (Simulation time: 0 hr 3 min 42 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 147313714 heartbeat IPC: 0.220071 cumulative IPC: 0.21535 (Simulation time: 0 hr 4 min 44 sec) 
Finished CPU 0 instructions: 30000004 cycles: 139307858 cumulative IPC: 0.21535 (Simulation time: 0 hr 4 min 44 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.21535 instructions: 30000004 cycles: 139307858
cpu0_DTLB TOTAL     ACCESS:    7957342  HIT:    6379602  MISS:    1577740
cpu0_DTLB LOAD      ACCESS:    7850770  HIT:    6273030  MISS:    1577740
cpu0_DTLB RFO       ACCESS:     106572  HIT:     106572  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.74543 cycles
cpu0_ITLB TOTAL     ACCESS:    3225671  HIT:    3225671  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3225671  HIT:    3225671  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_STLB TOTAL     ACCESS:    1577740  HIT:    1575402  MISS:       2338
cpu0_STLB LOAD      ACCESS:    1577740  HIT:    1575402  MISS:       2338
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 219.321 cycles
cpu0_L1D TOTAL     ACCESS:    6534568  HIT:    4147533  MISS:    2387035
cpu0_L1D LOAD      ACCESS:    6425298  HIT:    4040440  MISS:    2384858
cpu0_L1D RFO       ACCESS:     106932  HIT:     106932  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       2338  HIT:        161  MISS:       2177
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 71.4878 cycles
cpu0_L2C TOTAL     ACCESS:    2474994  HIT:     819054  MISS:    1655940
cpu0_L2C LOAD      ACCESS:    2384858  HIT:     729056  MISS:    1655802
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      87959  HIT:      87940  MISS:         19
cpu0_L2C TRANSLATION ACCESS:       2177  HIT:       2058  MISS:        119
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 86.863 cycles
LLC TOTAL     ACCESS:    1743621  HIT:    1094813  MISS:     648808
LLC LOAD      ACCESS:    1655802  HIT:    1041321  MISS:     614481
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      87700  HIT:      53373  MISS:      34327
LLC TRANSLATION ACCESS:        119  HIT:        119  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 168.101 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      12818  ROW_BUFFER_MISS:     601657
 DBUS AVG_CONGESTED_CYCLE:    3.68666
 WQ ROW_BUFFER_HIT:      36990  ROW_BUFFER_MISS:      38329  FULL:          0


CPU 0 Branch Prediction Accuracy: 84.6764% MPKI: 31.4387 Average ROB Occupancy at Mispredict: 14.6401
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.4387
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

