<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p830" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_830{left:719px;bottom:68px;letter-spacing:0.1px;}
#t2_830{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_830{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_830{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_830{left:164px;bottom:1022px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6_830{left:667px;bottom:1022px;}
#t7_830{left:679px;bottom:1022px;letter-spacing:-0.09px;}
#t8_830{left:102px;bottom:998px;letter-spacing:-0.17px;}
#t9_830{left:235px;bottom:998px;letter-spacing:-0.14px;}
#ta_830{left:250px;bottom:978px;letter-spacing:-0.11px;}
#tb_830{left:250px;bottom:958px;letter-spacing:-0.11px;}
#tc_830{left:250px;bottom:941px;letter-spacing:-0.11px;}
#td_830{left:250px;bottom:924px;letter-spacing:-0.11px;}
#te_830{left:250px;bottom:907px;letter-spacing:-0.11px;}
#tf_830{left:250px;bottom:891px;letter-spacing:-0.1px;}
#tg_830{left:250px;bottom:871px;letter-spacing:-0.11px;}
#th_830{left:250px;bottom:854px;letter-spacing:-0.11px;}
#ti_830{left:250px;bottom:837px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tj_830{left:250px;bottom:820px;letter-spacing:-0.1px;}
#tk_830{left:250px;bottom:800px;letter-spacing:-0.11px;}
#tl_830{left:164px;bottom:776px;letter-spacing:-0.13px;}
#tm_830{left:235px;bottom:776px;letter-spacing:-0.12px;}
#tn_830{left:164px;bottom:752px;letter-spacing:-0.17px;}
#to_830{left:235px;bottom:752px;letter-spacing:-0.11px;}
#tp_830{left:235px;bottom:735px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tq_830{left:235px;bottom:718px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tr_830{left:235px;bottom:701px;letter-spacing:-0.11px;}
#ts_830{left:235px;bottom:684px;letter-spacing:-0.11px;}
#tt_830{left:235px;bottom:668px;letter-spacing:-0.11px;}
#tu_830{left:235px;bottom:651px;letter-spacing:-0.11px;}
#tv_830{left:235px;bottom:634px;letter-spacing:-0.11px;}
#tw_830{left:164px;bottom:609px;letter-spacing:-0.17px;}
#tx_830{left:235px;bottom:609px;letter-spacing:-0.11px;}
#ty_830{left:164px;bottom:585px;letter-spacing:-0.13px;}
#tz_830{left:235px;bottom:585px;letter-spacing:-0.11px;}
#t10_830{left:248px;bottom:568px;letter-spacing:-0.1px;}
#t11_830{left:248px;bottom:551px;letter-spacing:-0.12px;}
#t12_830{left:248px;bottom:535px;letter-spacing:-0.11px;}
#t13_830{left:248px;bottom:518px;letter-spacing:-0.11px;}
#t14_830{left:248px;bottom:501px;letter-spacing:-0.11px;}
#t15_830{left:235px;bottom:484px;letter-spacing:-0.11px;}
#t16_830{left:235px;bottom:467px;letter-spacing:-0.11px;}
#t17_830{left:235px;bottom:451px;letter-spacing:-0.11px;}
#t18_830{left:235px;bottom:434px;letter-spacing:-0.11px;}
#t19_830{left:235px;bottom:417px;letter-spacing:-0.11px;}
#t1a_830{left:164px;bottom:393px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1b_830{left:102px;bottom:368px;letter-spacing:-0.17px;}
#t1c_830{left:164px;bottom:368px;letter-spacing:-0.15px;}
#t1d_830{left:235px;bottom:368px;letter-spacing:-0.11px;}
#t1e_830{left:235px;bottom:351px;letter-spacing:-0.11px;}
#t1f_830{left:235px;bottom:334px;letter-spacing:-0.11px;}
#t1g_830{left:235px;bottom:318px;letter-spacing:-0.11px;}
#t1h_830{left:164px;bottom:293px;letter-spacing:-0.16px;}
#t1i_830{left:235px;bottom:293px;letter-spacing:-0.11px;}
#t1j_830{left:235px;bottom:276px;letter-spacing:-0.11px;}
#t1k_830{left:235px;bottom:260px;letter-spacing:-0.11px;}
#t1l_830{left:235px;bottom:243px;letter-spacing:-0.11px;}
#t1m_830{left:235px;bottom:226px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1n_830{left:235px;bottom:209px;letter-spacing:-0.13px;word-spacing:-1.87px;}
#t1o_830{left:235px;bottom:192px;letter-spacing:-0.11px;}
#t1p_830{left:235px;bottom:176px;letter-spacing:-0.11px;}
#t1q_830{left:164px;bottom:151px;letter-spacing:-0.17px;}
#t1r_830{left:235px;bottom:151px;letter-spacing:-0.12px;}
#t1s_830{left:235px;bottom:134px;letter-spacing:-0.11px;}
#t1t_830{left:235px;bottom:118px;letter-spacing:-0.11px;}
#t1u_830{left:246px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1v_830{left:323px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1w_830{left:83px;bottom:1063px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1x_830{left:97px;bottom:1046px;letter-spacing:-0.14px;}
#t1y_830{left:374px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_830{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_830{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_830{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s4_830{font-size:14px;font-family:NeoSansIntel-Italic_b6p;color:#000;}
.s5_830{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_830{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_830{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_830{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts830" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel-Italic_b6p;
	src: url("fonts/NeoSansIntel-Italic_b6p.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg830Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg830" style="-webkit-user-select: none;"><object width="935" height="1210" data="830/830.svg" type="image/svg+xml" id="pdf830" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_830" class="t s1_830">CPUID—CPU Identification </span>
<span id="t2_830" class="t s2_830">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_830" class="t s1_830">3-234 </span><span id="t4_830" class="t s1_830">Vol. 2A </span>
<span id="t5_830" class="t s3_830">Deterministic Address Translation Parameters Sub-leaf (Initial EAX Value = 18H, ECX </span><span id="t6_830" class="t s4_830">≥ </span><span id="t7_830" class="t s3_830">1) </span>
<span id="t8_830" class="t s5_830">18H </span><span id="t9_830" class="t s6_830">NOTES: </span>
<span id="ta_830" class="t s5_830">Each sub-leaf enumerates a different address translation structure. </span>
<span id="tb_830" class="t s5_830">If ECX contains an invalid sub-leaf index, EAX/EBX/ECX/EDX return 0. Sub-leaf index n is invalid if n </span>
<span id="tc_830" class="t s5_830">exceeds the value that sub-leaf 0 returns in EAX. A sub-leaf index is also invalid if EDX[4:0] returns 0. </span>
<span id="td_830" class="t s5_830">Valid sub-leaves do not need to be contiguous or in any particular order. A valid sub-leaf may be in a </span>
<span id="te_830" class="t s5_830">higher input ECX value than an invalid sub-leaf or than a valid sub-leaf of a higher or lower-level struc- </span>
<span id="tf_830" class="t s5_830">ture. </span>
<span id="tg_830" class="t s5_830">* Some unified TLBs will allow a single TLB entry to satisfy data read/write and instruction fetches. </span>
<span id="th_830" class="t s5_830">Others will require separate entries (e.g., one loaded on data read/write and another loaded on an </span>
<span id="ti_830" class="t s5_830">instruction fetch. See the Intel® 64 and IA-32 Architectures Optimization Reference Manual for details </span>
<span id="tj_830" class="t s5_830">of a particular product. </span>
<span id="tk_830" class="t s5_830">** Add one to the return value to get the result. </span>
<span id="tl_830" class="t s5_830">EAX </span><span id="tm_830" class="t s5_830">Bits 31-00: Reserved. </span>
<span id="tn_830" class="t s5_830">EBX </span><span id="to_830" class="t s5_830">Bit 00: 4K page size entries supported by this structure. </span>
<span id="tp_830" class="t s5_830">Bit 01: 2MB page size entries supported by this structure. </span>
<span id="tq_830" class="t s5_830">Bit 02: 4MB page size entries supported by this structure. </span>
<span id="tr_830" class="t s5_830">Bit 03: 1 GB page size entries supported by this structure. </span>
<span id="ts_830" class="t s5_830">Bits 07-04: Reserved. </span>
<span id="tt_830" class="t s5_830">Bits 10-08: Partitioning (0: Soft partitioning between the logical processors sharing this structure). </span>
<span id="tu_830" class="t s5_830">Bits 15-11: Reserved. </span>
<span id="tv_830" class="t s5_830">Bits 31-16: W = Ways of associativity. </span>
<span id="tw_830" class="t s5_830">ECX </span><span id="tx_830" class="t s5_830">Bits 31-00: S = Number of Sets. </span>
<span id="ty_830" class="t s5_830">EDX </span><span id="tz_830" class="t s5_830">Bits 04-00: Translation cache type field. </span>
<span id="t10_830" class="t s5_830">0000b: Null (indicates this sub-leaf is not valid). </span>
<span id="t11_830" class="t s5_830">0001b: Data TLB. </span>
<span id="t12_830" class="t s5_830">0010b: Instruction TLB. </span>
<span id="t13_830" class="t s5_830">0011b: Unified TLB*. </span>
<span id="t14_830" class="t s5_830">All other encodings are reserved. </span>
<span id="t15_830" class="t s5_830">Bits 07-05: Translation cache level (starts at 1). </span>
<span id="t16_830" class="t s5_830">Bit 08: Fully associative structure. </span>
<span id="t17_830" class="t s5_830">Bits 13-09: Reserved. </span>
<span id="t18_830" class="t s5_830">Bits 25-14: Maximum number of addressable IDs for logical processors sharing this translation cache** </span>
<span id="t19_830" class="t s5_830">Bits 31-26: Reserved. </span>
<span id="t1a_830" class="t s3_830">Key Locker Leaf (Initial EAX Value = 19H) </span>
<span id="t1b_830" class="t s5_830">19H </span><span id="t1c_830" class="t s5_830">EAX </span><span id="t1d_830" class="t s5_830">Bit 00: Key Locker restriction of CPL0-only supported. </span>
<span id="t1e_830" class="t s5_830">Bit 01: Key Locker restriction of no-encrypt supported. </span>
<span id="t1f_830" class="t s5_830">Bit 02: Key Locker restriction of no-decrypt supported. </span>
<span id="t1g_830" class="t s5_830">Bits 31-03: Reserved. </span>
<span id="t1h_830" class="t s5_830">EBX </span><span id="t1i_830" class="t s5_830">Bit 00: AESKLE. If 1, the AES Key Locker instructions are fully enabled. </span>
<span id="t1j_830" class="t s5_830">Bit 01: Reserved. </span>
<span id="t1k_830" class="t s5_830">Bit 02: If 1, the AES wide Key Locker instructions are supported. </span>
<span id="t1l_830" class="t s5_830">Bit 03: Reserved. </span>
<span id="t1m_830" class="t s5_830">Bit 04: If 1, the platform supports the Key Locker MSRs (IA32_COPY_LOCAL_TO_PLATFORM, </span>
<span id="t1n_830" class="t s5_830">IA23_COPY_PLATFORM_TO_LOCAL, IA32_COPY_STATUS, and IA32_IWKEYBACKUP_STATUS) and backing </span>
<span id="t1o_830" class="t s5_830">up the internal wrapping key. </span>
<span id="t1p_830" class="t s5_830">Bits 31-05: Reserved. </span>
<span id="t1q_830" class="t s5_830">ECX </span><span id="t1r_830" class="t s5_830">Bit 00: If 1, the NoBackup parameter to LOADIWKEY is supported. </span>
<span id="t1s_830" class="t s5_830">Bit 01: If 1, KeySource encoding of 1 (randomization of the internal wrapping key) is supported. </span>
<span id="t1t_830" class="t s5_830">Bits 31-02: Reserved. </span>
<span id="t1u_830" class="t s7_830">Table 3-8. </span><span id="t1v_830" class="t s7_830">Information Returned by CPUID Instruction (Contd.) </span>
<span id="t1w_830" class="t s8_830">Initial EAX </span>
<span id="t1x_830" class="t s8_830">Value </span><span id="t1y_830" class="t s8_830">Information Provided about the Processor </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
