import { Constant, Immediate, Operand, SIZE } from '../../operand'
import * as o from './operand'
import { Instruction, InstructionSet } from '../../instruction'
import * as p from './parts'
import { DisplacementValue } from './operand/displacement'
import { RegisterK, RegisterX86 } from './operand/register'
import { MemoryX86 } from './operand/memory'
import MnemonicX86 from './MnemonicX86'
import { IPushable } from '../../expression'
import ImmediatePart from './parts/Immediate'

export interface IInstructionOptionsX86 {
  size: SIZE
  mask?: RegisterK
  z?: number | boolean
}

export interface IInstructionX86 {
  lock(): this
  bt(): this
  bnt(): this
  rep(): this
  repe(): this
  repz(): this
  repnz(): this
  repne(): this
  cs(): this
  ss(): this
  ds(): this
  es(): this
  fs(): this
  gs(): this
}

// ## x86_64 `Instruction`
//
// `Instruction` object is created using instruction `Definition` and `Operands` provided by the user,
// out of those `Instruction` generates `InstructionPart`s, which then can be packaged into machine
// code using `.write()` method.
export class InstructionX86 extends Instruction implements IInstructionX86 {
  mnemonic: MnemonicX86
  ops: o.OperandsX86
  opts: IInstructionOptionsX86

  // Instruction parts.
  pfxOpSize: p.PrefixOperandSizeOverride = null
  pfxAddrSize: p.PrefixAddressSizeOverride = null
  pfxLock: p.PrefixLock = null
  pfxRep: p.PrefixRep | p.PrefixRepe = null
  pfxRepne: p.PrefixRepne = null
  pfxSegment: p.PrefixStatic = null
  prefixes: p.PrefixStatic[] = []
  pfxEx: p.PrefixRex | p.PrefixVex | p.PrefixEvex = null // One of REX, VEX, EVEX prefixes, only one allowed.
  opcode: p.Opcode = new p.Opcode() // required
  modrm: p.Modrm = null
  sib: p.Sib = null
  displacement: p.Displacement = null
  immediates: ImmediatePart[] = []

  // Direction for register-to-register `MOV` operations, whether REG field of Mod-R/M byte is destination.
  // We set this to `false` to be compatible with GAS assembly, which we use for testing.
  protected regToRegDirectionRegIsDst: boolean = false

  build(): this {
    super.build()

    this.pfxOpSize = null
    this.pfxAddrSize = null
    this.pfxLock = null
    this.pfxRep = null
    this.pfxRepne = null
    this.pfxSegment = null
    this.prefixes = []
    this.pfxEx = null
    this.opcode = new p.Opcode() // required
    this.modrm = null
    this.sib = null
    this.displacement = null
    this.immediates = []

    this.length = 0
    this.lengthMax = 0

    this.createPrefixes()
    this.createOpcode()
    this.createModrm()
    this.createSib()
    this.createDisplacement()
    this.createImmediates()

    return this
  }

  protected writePrefixes(arr: IPushable) {
    if (this.pfxLock) this.pfxLock.write(arr)
    if (this.pfxRep) this.pfxRep.write(arr)
    if (this.pfxRepne) this.pfxRepne.write(arr)
    if (this.pfxAddrSize) this.pfxAddrSize.write(arr)
    if (this.pfxSegment) this.pfxSegment.write(arr)
    if (this.pfxOpSize) this.pfxOpSize.write(arr)
    for (let pfx of this.prefixes) pfx.write(arr)
    if (this.pfxEx) this.pfxEx.write(arr)
  }

  write(arr: IPushable) {
    this.writePrefixes(arr)
    this.opcode.write(arr)
    if (this.modrm) this.modrm.write(arr)
    if (this.sib) this.sib.write(arr)
    if (this.displacement) this.displacement.write(arr)
    if (this.immediates.length) for (let imm of this.immediates) imm.write(arr)
  }

  protected fixDisplacementSize() {
    if (this.displacement && this.displacement.value.variable) {
      const { variable } = this.displacement.value
      const val = variable.evaluatePreliminary(this)
      const size = Constant.sizeClass(val)

      if (size > DisplacementValue.SIZE.DISP8) this.length += DisplacementValue.SIZE.DISP32 / 8
      else this.length += DisplacementValue.SIZE.DISP8 / 8
    }
  }

  getFixedSizeExpression() {
    // Determine size of displacement
    this.fixDisplacementSize()
    return super.getFixedSizeExpression()
  }

  evaluate(): boolean {
    this.ops.evaluate(this)

    let max = 2 // Up to 2 immediates.
    for (let j = 0; j < max; j++) {
      let rel = this.ops.getRelative(j)
      if (rel) {
        let res = rel.result as number
        // let res = (rel.result as number) - this.bytes();
        this.immediates[j].value.setValue(res)
      }
    }

    // Evaluate displacement variable.
    if (this.displacement && this.displacement.value.variable) {
      let value = this.displacement.value
      let variable = value.variable
      let val = variable.evaluate(this)
      let size = value.size
      value.setValue(val)
      if (value.size > size) throw Error(`Displacement does not fit in ${size} bits.`)
      else value.signExtend(size)
    }

    return super.evaluate()
  }

  lock(): this {
    if (!this.mnemonic.lock) throw Error(`Instruction "${this.mnemonic.mnemonic}" does not support LOCK.`)

    this.pfxLock = new p.PrefixLock()
    this.length++
    this.lengthMax++
    return this
  }

  bt() {
    // Branch taken prefix.
    return this.ds()
  }

  bnt() {
    // Branch not taken prefix.
    return this.cs()
  }

  rep(): this {
    if (p.PrefixRep.supported.indexOf(this.mnemonic.mnemonic) === -1)
      throw Error(`Instruction "${this.mnemonic.mnemonic}" does not support REP prefix.`)
    this.pfxRep = new p.PrefixRep()
    return this
  }

  repe() {
    if (p.PrefixRepe.supported.indexOf(this.mnemonic.mnemonic) === -1)
      throw Error(`Instruction "${this.mnemonic.mnemonic}" does not support REPE/REPZ prefix.`)
    this.pfxRep = new p.PrefixRepe()
    return this
  }

  repz() {
    return this.repe()
  }

  repne(): this {
    if (p.PrefixRepne.supported.indexOf(this.mnemonic.mnemonic) === -1)
      throw Error(`Instruction "${this.mnemonic.mnemonic}" does not support REPNE/REPNZ prefix.`)
    this.pfxRepne = new p.PrefixRepne()
    return this
  }

  repnz() {
    return this.repne()
  }

  cs(): this {
    this.pfxSegment = new p.PrefixStatic(p.PREFIX.CS)
    return this
  }

  ss(): this {
    this.pfxSegment = new p.PrefixStatic(p.PREFIX.SS)
    return this
  }

  ds(): this {
    this.pfxSegment = new p.PrefixStatic(p.PREFIX.DS)
    return this
  }

  es(): this {
    this.pfxSegment = new p.PrefixStatic(p.PREFIX.ES)
    return this
  }

  fs(): this {
    this.pfxSegment = new p.PrefixStatic(p.PREFIX.FS)
    return this
  }

  gs(): this {
    this.pfxSegment = new p.PrefixStatic(p.PREFIX.GS)
    return this
  }

  protected toStringExpression() {
    let expression = super.toStringExpression()

    if (this.pfxLock) expression += ` {${this.pfxLock.toString()}}`
    if (this.pfxSegment) expression += ` {${this.pfxSegment.toString()}}`
    if (this.opts.mask) expression += ` {${this.opts.mask.toString()}}`
    if (this.opts.z) expression += ` {z}`

    return expression
  }

  protected needsOperandSizeOverride() {
    if (this.asm.opts.operandSize === SIZE.D && this.mnemonic.operandSize === SIZE.W) return true
    if (this.asm.opts.operandSize === SIZE.W && this.mnemonic.operandSize === SIZE.D) return true
    return false
  }

  protected needsAddressSizeOverride() {
    let mem = this.ops.getMemoryOperand()
    if (mem) {
      let reg = mem.reg()
      if (reg && reg.size !== this.asm.opts.addressSize) return true
    }
    return false
  }

  protected createPrefixes() {
    if (this.needsOperandSizeOverride()) {
      this.pfxOpSize = new p.PrefixOperandSizeOverride()
      this.length++
      this.lengthMax++
    }
    if (this.needsAddressSizeOverride()) {
      this.pfxAddrSize = new p.PrefixAddressSizeOverride()
      this.length++
      this.lengthMax++
    }

    if (this.mnemonic.vex) this.createVexPrefix()
    else if (this.mnemonic.evex) this.createEvexPrefix()

    // Mandatory prefixes required by op-code.
    if (this.mnemonic.prefixes) {
      for (let val of this.mnemonic.prefixes) {
        this.prefixes.push(new p.PrefixStatic(val))
      }
      this.length += this.mnemonic.prefixes.length
      this.lengthMax += this.mnemonic.prefixes.length
    }
  }

  protected createVexPrefix() {
    // These bits in VEX are inverted, so they actually all mean "0" zeros.
    let R = 1,
      X = 1,
      B = 1,
      vvvv = 0b1111

    let pos = this.mnemonic.opEncoding.indexOf('v')
    if (pos > -1) {
      let reg = this.ops.getAtIndexOfClass(pos, RegisterX86) as RegisterX86
      if (!reg) throw Error(`Could not find Register operand at position ${pos} to encode VEX.vvvv`)
      vvvv = ~reg.get4bitId() & 0b1111 // Inverted
    }

    pos = this.mnemonic.opEncoding.indexOf('r')
    if (pos > -1) {
      let reg = this.ops.getAtIndexOfClass(pos, RegisterX86) as RegisterX86
      if (!reg) throw Error(`Could not find Register operand at position ${pos} to encode VEX.R`)
      if (reg.idSize() > 3) R = 0 // Inverted
    }

    pos = this.mnemonic.opEncoding.indexOf('m')
    if (pos > -1) {
      let reg = this.ops.getAtIndexOfClass(pos, RegisterX86) as RegisterX86
      if (reg && reg.idSize() > 3) B = 0 // Inverted
    }

    let mem = this.ops.getMemoryOperand() as MemoryX86
    if (mem) {
      if (mem.base && mem.base.idSize() > 3) B = 0
      if (mem.index && mem.index.idSize() > 3) X = 0
    }

    this.pfxEx = new p.PrefixVex(this.mnemonic.vex, R, X, B, vvvv)
    this.length += (this.pfxEx as p.PrefixVex).bytes
    this.lengthMax += (this.pfxEx as p.PrefixVex).bytes
  }

  protected createEvexPrefix() {
    const evex = (this.pfxEx = new p.PrefixEvex(this.mnemonic.evex))

    this.length += 4
    this.lengthMax += 4

    let pos = this.mnemonic.opEncoding.indexOf('v')

    if (pos > -1) {
      let reg = this.ops.getAtIndexOfClass(pos, RegisterX86) as RegisterX86
      if (!reg) throw Error(`Could not find Register operand at position ${pos} to encode EVEX.vvvv`)
      evex.vvvv = ~reg.get4bitId() & 0b1111 // Inverted
      evex.Vp = reg.id & 0b10000 ? 0 : 1 // Inverted
    }

    pos = this.mnemonic.opEncoding.indexOf('r')
    if (pos > -1) {
      let reg = this.ops.getAtIndexOfClass(pos, RegisterX86) as RegisterX86
      if (!reg) throw Error(`Could not find Register operand at position ${pos} to encode VEX.R`)
      let id_size = reg.idSize()
      if (id_size > 3) evex.R = 0 // Inverted
      if (id_size > 4) {
        evex.Rp = 0 // Inverted
        if (reg.id & 0b1000) evex.R = 0
        else evex.R = 1
      }
    }

    pos = this.mnemonic.opEncoding.indexOf('m')
    if (pos > -1) {
      let reg = this.ops.getAtIndexOfClass(pos, RegisterX86) as RegisterX86
      if (reg) {
        if (reg.idSize() > 3) evex.B = 0 // Inverted
        if (reg.idSize() > 4) {
          evex.X = 0 // Inverted
          if (reg.id & 0b1000) evex.B = 0
          else evex.B = 1
        }
      }
    }

    let mem = this.ops.getMemoryOperand() as MemoryX86
    if (mem) {
      if (mem.base && mem.base.idSize() > 3) evex.B = 0 // Inverted
      if (mem.index && mem.index.idSize() > 3) evex.X = 0 // Inverted
    }

    if (this.opts.mask) this.mask(this.opts.mask)
    if (typeof this.opts.z !== 'undefined') this.z(this.opts.z)
  }

  // Set mask register for `EVEX` instructions.
  mask(k: RegisterK): this {
    if (!(this.pfxEx instanceof p.PrefixEvex)) throw Error('Cannot set mask on non-EVEX instruction.')
    if (k.id === 0) throw TypeError('Mask register 000 cannot be used as mask.')
    ;(this.pfxEx as p.PrefixEvex).aaa = k.get3bitId()
    return this
  }

  // Set `z` bit for `EVEX` instructions.
  z(value: number | boolean = 1): this {
    if (!(this.pfxEx instanceof p.PrefixEvex)) throw Error('Cannot set z-bit on non-EVEX instruction.')
    ;(this.pfxEx as p.PrefixEvex).z = value ? 1 : 0
    return this
  }

  protected createOpcode() {
    let def = this.mnemonic
    let opcode = this.opcode
    opcode.op = def.opcode

    let [dst, src] = this.ops.list

    if (def.regInOp) {
      // We have register encoded in op-code here.
      if (!dst || !(dst as Operand).isRegister()) throw TypeError(`Operation needs destination Register.`)
      opcode.op = (opcode.op & p.Opcode.MASK_OP) | (dst as RegisterX86).get3bitId()
    } else {
      // Direction bit `d`
      if (this.mnemonic.opcodeDirectionBit) {
        let direction = p.Opcode.DIRECTION.REG_IS_DST

        if (src instanceof RegisterX86) {
          direction = p.Opcode.DIRECTION.REG_IS_SRC
        }

        // *reg-to-reg* operation
        if (dst instanceof RegisterX86 && src instanceof RegisterX86) {
          if (this.regToRegDirectionRegIsDst) direction = p.Opcode.DIRECTION.REG_IS_DST
          else direction = p.Opcode.DIRECTION.REG_IS_SRC
        }

        opcode.op = (opcode.op & p.Opcode.MASK_DIRECTION) | direction
      }

      // Size bit `s`
      // if(this.def.opcodeSizeBit) {
      //     opcode.op = (opcode.op & p.Opcode.MASK_SIZE) | (p.Opcode.SIZE.WORD);
      //      ...
      // }
    }

    let bytes = opcode.bytes()
    this.length += bytes
    this.lengthMax += bytes
  }

  protected createModrm() {
    if (!this.mnemonic.useModrm) return
    if (!this.ops.hasRegisterOrMemory()) return

    let encoding = this.mnemonic.opEncoding
    let mod = 0,
      reg = 0,
      rm = 0

    let [dst, src] = this.ops.list
    let has_opreg = this.mnemonic.opreg > -1
    let dst_in_modrm = !this.mnemonic.regInOp && !!dst // Destination operand is NOT encoded in main op-code byte.
    if (has_opreg || dst_in_modrm) {
      // let reg_is_dst = !!(this.opcode.op & p.Opcode.DIRECTION.REG_IS_DST);
      let reg_is_dst = this.mnemonic.opEncoding[0] !== 'm' ? true : false

      if (has_opreg) {
        // If we have `opreg`, then instruction has up to one operand.
        reg = this.mnemonic.opreg
        let r: RegisterX86 = this.ops.getRegisterOperand() as RegisterX86
        if (r) {
          mod = p.Modrm.MOD.REG_TO_REG
          rm = r.get3bitId()
          this.modrm = new p.Modrm(mod, reg, rm)
          this.length++
          this.lengthMax++
          return
        }
      } else {
        // Reg-to-reg instruction;
        if (encoding.length === 2 && dst instanceof RegisterX86 && src instanceof RegisterX86) {
          mod = p.Modrm.MOD.REG_TO_REG
          let regreg: RegisterX86 = (reg_is_dst ? dst : src) as RegisterX86
          let rmreg: RegisterX86 = (reg_is_dst ? src : dst) as RegisterX86
          reg = regreg.get3bitId()
          rm = rmreg.get3bitId()
          this.modrm = new p.Modrm(mod, reg, rm)
          this.length++
          this.lengthMax++
          return
        }

        let rpos = encoding.indexOf('r')
        let rreg
        if (rpos > -1 && (rreg = this.ops.getAtIndexOfClass(rpos, RegisterX86) as RegisterX86)) {
          reg = rreg.get3bitId()
        } else {
          // let r: o.Register = this.op.getRegisterOperand(this.regToRegDirectionRegIsDst);
          let r: RegisterX86 = this.ops.getRegisterOperand(this.regToRegDirectionRegIsDst ? 0 : 1) as RegisterX86
          if (!r) r = this.ops.getRegisterOperand() as RegisterX86
          if (r) {
            mod = p.Modrm.MOD.REG_TO_REG
            reg = r.get3bitId()
          }
        }
      }

      let mpos = encoding.indexOf('m')
      if (mpos > -1) {
        let mreg = this.ops.getAtIndexOfClass(mpos, RegisterX86) as RegisterX86
        if (mreg) {
          mod = p.Modrm.MOD.REG_TO_REG
          rm = (mreg as RegisterX86).get3bitId()
          this.modrm = new p.Modrm(mod, reg, rm)
          this.length++
          this.lengthMax++
          return
        }
      } else {
        this.modrm = new p.Modrm(mod, reg, rm)
        this.length++
        this.lengthMax++
        return
      }

      if (!dst) {
        // No destination operand, just opreg.
        this.modrm = new p.Modrm(mod, reg, rm)
        this.length++
        this.lengthMax++
        return
      }

      // `o.Memory` class makes sure that ESP cannot be a SIB index register and
      // that EBP always has displacement value even if 0x00.
      // Memory operand can be encoded in only one way (Modrm.rm + SIB) so we
      // ignore here `def.opEncoding` field.
      let m: MemoryX86 = this.ops.getMemoryOperand() as MemoryX86

      if (!m) {
        this.modrm = new p.Modrm(mod, reg, rm)
        this.length++
        this.lengthMax++
        return
      }

      if (!m.base && !m.index && !m.displacement) throw TypeError('Invalid Memory reference.')
      if (m.index && !m.scale) throw TypeError('Memory Index reference needs Scale factor.')

      // dispX
      // We use `disp32` with SIB byte version because the version without SIB byte
      // will be used for RIP-relative addressing.
      if (!m.base && !m.index && m.displacement) {
        m.displacement.signExtend(DisplacementValue.SIZE.DISP32)
        mod = p.Modrm.MOD.INDIRECT
        rm = p.Modrm.RM.NEEDS_SIB // SIB byte follows
        this.modrm = new p.Modrm(mod, reg, rm)
        this.length++
        this.lengthMax++
        return
      }

      // [BASE]
      // [BASE] + dispX
      // `o.Memory` class makes sure that EBP always has displacement value even if 0x00,
      // so EBP will not appear here.
      if (m.base && !m.index) {
        mod = p.Modrm.getModDispSize(m)
        if (mod === p.Modrm.MOD.DISP32) m.displacement.signExtend(DisplacementValue.SIZE.DISP32)
        // SIB byte follows in `[RSP]` case, and `[RBP]` is impossible as RBP
        // always has a displacement, [RBP] case is used for RIP-relative addressing.
        rm = m.base.get3bitId()
        this.modrm = new p.Modrm(mod, reg, rm)
        this.length++
        this.lengthMax++
        return
      }

      // [BASE + INDEX x SCALE] + dispX
      if (m.base || m.index) {
        mod = p.Modrm.getModDispSize(m)
        if (m.displacement)
          if (mod === p.Modrm.MOD.DISP32 || mod === p.Modrm.MOD.INDIRECT)
            m.displacement.signExtend(DisplacementValue.SIZE.DISP32)
        rm = p.Modrm.RM.NEEDS_SIB // SIB byte follows
        this.modrm = new p.Modrm(mod, reg, rm)
        this.length++
        this.lengthMax++
        return
      }

      throw Error('Fatal error, unreachable code.')
    }
  }

  protected createSib() {
    if (!this.modrm) return
    if (this.modrm.mod === p.Modrm.MOD.REG_TO_REG) return
    if (this.modrm.rm !== p.Modrm.RM.NEEDS_SIB) return

    let m: MemoryX86 = this.ops.getMemoryOperand() as MemoryX86
    if (!m) throw Error('No Memory operand to encode SIB.')

    let scalefactor = 0,
      I = 0,
      B = 0

    if (m.scale) scalefactor = m.scale.value

    if (m.index) {
      I = m.index.get3bitId()

      // RSP register cannot be used as index, `o.Memory` class already ensures it
      // if used in normal way.
      if (I === p.Sib.INDEX_NONE) throw Error(`Register ${m.index.toString()} cannot be used as SIB index.`)
    } else {
      I = p.Sib.INDEX_NONE
    }

    if (m.base) {
      B = m.base.get3bitId()
    } else B = p.Sib.BASE_NONE

    this.sib = new p.Sib(scalefactor, I, B)
    this.length++
    this.lengthMax++
  }

  protected createDisplacement() {
    let m: MemoryX86 = this.ops.getMemoryOperand() as MemoryX86
    if (m && m.displacement) {
      this.displacement = new p.Displacement(m.displacement)

      if (m.displacement.variable) {
        // We don't know the size of displacement yet.
        // Displacement will be at least 1 byte,
        // but we skip `this.length` for now.
        this.lengthMax += DisplacementValue.SIZE.DISP32 / 8 // max 4 bytes
      } else {
        let size = this.displacement.value.size / 8
        this.length += size
        this.lengthMax += size
      }
    } else if (this.modrm && this.sib && this.sib.B === p.Sib.BASE_NONE) {
      // Some SIB byte encodings require displacement, if we don't have displacement yet
      // add zero displacement.
      let disp: DisplacementValue = null
      switch (this.modrm.mod) {
        case p.Modrm.MOD.INDIRECT:
          disp = new DisplacementValue(0)
          disp.signExtend(DisplacementValue.SIZE.DISP32)
          break
        case p.Modrm.MOD.DISP8:
          disp = new DisplacementValue(0)
          disp.signExtend(DisplacementValue.SIZE.DISP8)
          break
        case p.Modrm.MOD.DISP32:
          disp = new DisplacementValue(0)
          disp.signExtend(DisplacementValue.SIZE.DISP32)
          break
      }
      if (disp) this.displacement = new p.Displacement(disp)

      let size = this.displacement.value.size / 8
      this.length += size
      this.lengthMax += size
    }
  }

  protected createImmediates() {
    const max = 2 // Up to 2 immediates.

    for (let j = 0; j < max; j++) {
      const imm = this.ops.getImmediate(j)
      let immp: ImmediatePart

      if (imm) {
        // If immediate does not have concrete size, use the size of instruction operands.
        // if(imm.constructor === o.Immediate) {
        //     let ImmediateClass = this.def.getImmediateClass();
        //     if(ImmediateClass) imm = new ImmediateClass(imm.value, imm.signed);
        //     else {
        //         let size = this.op.size;
        //         imm = o.Immediate.factory(size, imm.value, imm.signed);
        //         imm.extend(size);
        //     }
        // }

        // if (this.displacement && (this.displacement.value.size === SIZE.Q))
        //     throw TypeError(`Cannot have Immediate with ${SIZE.Q} bit Displacement.`);
        immp = new ImmediatePart(imm)
        this.immediates[j] = immp

        let size = immp.value.size >> 3
        this.length += size
        this.lengthMax += size
      } else {
        let rel = this.ops.getRelative(j)
        if (rel) {
          const immval = Immediate.factory(rel.size, 0)
          immp = new ImmediatePart(immval)
          this.immediates[j] = immp

          let size = rel.size >> 3
          this.length += size
          this.lengthMax += size
        }
      }
    }
  }
}

// Wrapper around multiple instructions when different machine instructions
// can be used to perform the same task. For example, `jmp` with `rel8` or
// `rel32` immediate, or when multiple instruction definitions match provided operands.
export class InstructionSetX86 extends InstructionSet<InstructionX86> implements IInstructionX86 {
  protected cloneOperands() {
    return this.ops.clone(o.OperandsX86)
  }

  proxy(method: string, args: any[] = []): this {
    for (const ins of this.insn) ins[method].apply(ins, args)
    return this
  }

  lock(): this {
    return this.proxy('lock')
  }

  bt() {
    return this.proxy('bt')
  }

  bnt() {
    return this.proxy('bnt')
  }

  rep() {
    return this.proxy('rep')
  }

  repe() {
    return this.proxy('repe')
  }

  repz() {
    return this.proxy('repz')
  }

  repnz() {
    return this.proxy('repnz')
  }

  repne() {
    return this.proxy('repne')
  }

  cs() {
    return this.proxy('cs')
  }

  ss() {
    return this.proxy('ss')
  }

  ds() {
    return this.proxy('ds')
  }

  es() {
    return this.proxy('es')
  }

  fs() {
    return this.proxy('fs')
  }

  gs() {
    return this.proxy('gs')
  }
}
