# [Building a RISC-V CPU Core](https://learning.edx.org/course/course-v1:LinuxFoundationX+LFD111x+1T2021/home)
Build a RISC-V CPU core with TL-Verilog

## How to start
### Install makerchip IDE
```bash
pip3 install makerchip-app
```
### Run makerchip IDE
```bash
makerchip riscv.tlv
```

## Implementation plan
![Implementation plan](RISC-V_CPU_Block_Diagram.png)
### PC logic
### Fetch
### Decode logic
### Register file read
### ALU
### Register file write
### DMem
