--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml fpga_top.twx fpga_top.ncd -o fpga_top.twr fpga_top.pcf -ucf
synplicity.ucf

Design file:              fpga_top.ncd
Physical constraint file: fpga_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-07-09, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PHY_RXCLK = PERIOD TIMEGRP "PHY_RXCLK" 7.7 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 152 paths analyzed, 100 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.372ns.
--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (CPU)
  Requirement:          7.700ns
  Data Path Delay:      7.428ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (1.598 - 1.507)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 0.000ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y189.Q1         Tickq                 0.517   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]
                                                           gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]
    TEMAC_X0Y0.PHYEMAC0RXD7  net (fanout=1)        6.661   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
                                                           gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.428ns (0.767ns logic, 6.661ns route)
                                                           (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[2] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (CPU)
  Requirement:          7.700ns
  Data Path Delay:      7.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.598 - 1.515)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 0.000ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[2] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y196.Q1         Tickq                 0.517   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[2]
                                                           gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[2]
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        6.617   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[2]
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
                                                           gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.384ns (0.767ns logic, 6.617ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (CPU)
  Requirement:          7.700ns
  Data Path Delay:      7.279ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.598 - 1.516)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 0.000ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y198.Q1         Tickq                 0.517   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]
                                                           gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        6.512   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
                                                           gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.279ns (0.767ns logic, 6.512ns route)
                                                           (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PHY_RXCLK = PERIOD TIMEGRP "PHY_RXCLK" 7.7 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAMB36_X4Y24.DIADIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[6] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 0)
  Clock Path Skew:      0.297ns (1.774 - 1.477)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[6] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X106Y117.CQ       Tcko                  0.414   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[7]
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[6]
    RAMB36_X4Y24.DIADIL6    net (fanout=1)        0.463   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[6]
    RAMB36_X4Y24.CLKBWRCLKL Trckd_DI    (-Th)     0.286   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
    ----------------------------------------------------  ---------------------------
    Total                                         0.591ns (0.128ns logic, 0.463ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAMB36_X4Y24.DIPADIPL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.586ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.860 - 0.668)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y121.DQ       Tcko                  0.414   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1]
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1]
    RAMB36_X4Y24.DIPADIPL1  net (fanout=3)        0.458   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1]
    RAMB36_X4Y24.CLKBWRCLKL Trckd_DIP   (-Th)     0.286   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
    ----------------------------------------------------  ---------------------------
    Total                                         0.586ns (0.128ns logic, 0.458ns route)
                                                          (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAMB36_X4Y24.DIADIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[4] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.718ns (Levels of Logic = 0)
  Clock Path Skew:      0.297ns (1.774 - 1.477)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[4] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X106Y117.AQ       Tcko                  0.414   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[7]
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[4]
    RAMB36_X4Y24.DIADIL4    net (fanout=1)        0.590   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[4]
    RAMB36_X4Y24.CLKBWRCLKL Trckd_DI    (-Th)     0.286   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
    ----------------------------------------------------  ---------------------------
    Total                                         0.718ns (0.128ns logic, 0.590ns route)
                                                          (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY_RXCLK = PERIOD TIMEGRP "PHY_RXCLK" 7.7 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo/WRCLK
  Logical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo/WRCLK
  Location pin: RAMB36_X4Y24.CLKBWRCLKL
  Clock network: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock
--------------------------------------------------------------------------------
Slack: 6.034ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/bufgClientRx/I0
  Logical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/bufgClientRx/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXclockDelay
--------------------------------------------------------------------------------
Slack: 6.646ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.700ns
  Low pulse: 3.850ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1]/SR
  Logical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[0]/SR
  Location pin: SLICE_X107Y121.SR
  Clock network: eth_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkin_p = PERIOD TIMEGRP "clkin_p" 9.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (SLICE_X63Y71.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (FF)
  Requirement:          9.500ns
  Data Path Delay:      1.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_p rising at 0.000ns
  Destination Clock:    clk_p rising at 9.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y71.AQ      Tcko                  0.450   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]
    SLICE_X63Y71.CX      net (fanout=1)        0.811   gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]
    SLICE_X63Y71.CLK     Tdick                 0.004   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.454ns logic, 0.811ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (SLICE_X63Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (FF)
  Requirement:          9.500ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      -0.052ns (0.446 - 0.498)
  Source Clock:         clk_p rising at 0.000ns
  Destination Clock:    clk_p rising at 9.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y71.CQ      Tcko                  0.450   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]
    SLICE_X63Y71.AX      net (fanout=1)        0.467   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]
    SLICE_X63Y71.CLK     Tdick                -0.008   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.442ns logic, 0.467ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0] (SLICE_X62Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0] (FF)
  Requirement:          9.500ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.463 - 0.479)
  Source Clock:         clk_p rising at 0.000ns
  Destination Clock:    clk_p rising at 9.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y71.CQ      Tcko                  0.450   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]
    SLICE_X62Y71.BX      net (fanout=1)        0.503   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]
    SLICE_X62Y71.CLK     Tdick                -0.011   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.439ns logic, 0.503ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkin_p = PERIOD TIMEGRP "clkin_p" 9.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0] (SLICE_X62Y71.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.646ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.498 - 0.446)
  Source Clock:         clk_p rising at 9.500ns
  Destination Clock:    clk_p rising at 9.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y71.CQ      Tcko                  0.414   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]
    SLICE_X62Y71.BX      net (fanout=1)        0.463   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]
    SLICE_X62Y71.CLK     Tckdi       (-Th)     0.231   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]
    -------------------------------------------------  ---------------------------
    Total                                      0.646ns (0.183ns logic, 0.463ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (SLICE_X63Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.479 - 0.463)
  Source Clock:         clk_p rising at 9.500ns
  Destination Clock:    clk_p rising at 9.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y71.CQ      Tcko                  0.414   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]
    SLICE_X63Y71.AX      net (fanout=1)        0.429   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]
    SLICE_X63Y71.CLK     Tckdi       (-Th)     0.229   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.185ns logic, 0.429ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (SLICE_X63Y71.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.942ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.942ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_p rising at 9.500ns
  Destination Clock:    clk_p rising at 9.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y71.AQ      Tcko                  0.414   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]
    SLICE_X63Y71.CX      net (fanout=1)        0.746   gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]
    SLICE_X63Y71.CLK     Tckdi       (-Th)     0.218   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.196ns logic, 0.746ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin_p = PERIOD TIMEGRP "clkin_p" 9.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.168ns (period - min period limit)
  Period: 9.500ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLKIN
  Logical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clk_p
--------------------------------------------------------------------------------
Slack: 1.168ns (period - min period limit)
  Period: 9.500ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLK0
  Logical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clk0
--------------------------------------------------------------------------------
Slack: 2.556ns (period - min period limit)
  Period: 4.222ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/clkBPLL/PLL_ADV/CLKOUT0
  Logical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/clkBPLL/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/MCLKx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_w
rapper_i_gt_refclk_out_0_         = PERIOD TIMEGRP         
"gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wra
pper_i_gt_refclk_out_0_"         10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 299 paths analyzed, 87 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4] (SLICE_X54Y102.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4] (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.463 - 0.466)
  Source Clock:         refclkout_c rising at 0.000ns
  Destination Clock:    refclkout_c rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y102.BQ     Tcko                  0.471   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4]
    SLICE_X50Y102.B1     net (fanout=2)        0.893   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[4]
    SLICE_X50Y102.B      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3
    SLICE_X50Y102.C3     net (fanout=1)        0.451   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3
    SLICE_X50Y102.C      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6
    SLICE_X54Y102.CE     net (fanout=6)        0.662   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6
    SLICE_X54Y102.CLK    Tceck                 0.229   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.888ns logic, 2.006ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4] (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.463 - 0.466)
  Source Clock:         refclkout_c rising at 0.000ns
  Destination Clock:    refclkout_c rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y102.DQ     Tcko                  0.471   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6]
    SLICE_X50Y102.B3     net (fanout=2)        0.600   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
    SLICE_X50Y102.B      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3
    SLICE_X50Y102.C3     net (fanout=1)        0.451   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3
    SLICE_X50Y102.C      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6
    SLICE_X54Y102.CE     net (fanout=6)        0.662   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6
    SLICE_X54Y102.CLK    Tceck                 0.229   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.888ns logic, 1.713ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4] (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.463 - 0.466)
  Source Clock:         refclkout_c rising at 0.000ns
  Destination Clock:    refclkout_c rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y102.AQ     Tcko                  0.471   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3]
    SLICE_X50Y102.B4     net (fanout=2)        0.529   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[3]
    SLICE_X50Y102.B      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3
    SLICE_X50Y102.C3     net (fanout=1)        0.451   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3
    SLICE_X50Y102.C      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6
    SLICE_X54Y102.CE     net (fanout=6)        0.662   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6
    SLICE_X54Y102.CLK    Tceck                 0.229   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[4]
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.888ns logic, 1.642ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5] (SLICE_X54Y102.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5] (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.463 - 0.466)
  Source Clock:         refclkout_c rising at 0.000ns
  Destination Clock:    refclkout_c rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y102.BQ     Tcko                  0.471   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4]
    SLICE_X50Y102.B1     net (fanout=2)        0.893   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[4]
    SLICE_X50Y102.B      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3
    SLICE_X50Y102.C3     net (fanout=1)        0.451   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3
    SLICE_X50Y102.C      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6
    SLICE_X54Y102.CE     net (fanout=6)        0.662   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6
    SLICE_X54Y102.CLK    Tceck                 0.229   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.888ns logic, 2.006ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5] (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.463 - 0.466)
  Source Clock:         refclkout_c rising at 0.000ns
  Destination Clock:    refclkout_c rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y102.DQ     Tcko                  0.471   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6]
    SLICE_X50Y102.B3     net (fanout=2)        0.600   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
    SLICE_X50Y102.B      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3
    SLICE_X50Y102.C3     net (fanout=1)        0.451   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3
    SLICE_X50Y102.C      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6
    SLICE_X54Y102.CE     net (fanout=6)        0.662   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6
    SLICE_X54Y102.CLK    Tceck                 0.229   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.888ns logic, 1.713ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5] (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.463 - 0.466)
  Source Clock:         refclkout_c rising at 0.000ns
  Destination Clock:    refclkout_c rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y102.AQ     Tcko                  0.471   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3]
    SLICE_X50Y102.B4     net (fanout=2)        0.529   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[3]
    SLICE_X50Y102.B      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3
    SLICE_X50Y102.C3     net (fanout=1)        0.451   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3
    SLICE_X50Y102.C      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6
    SLICE_X54Y102.CE     net (fanout=6)        0.662   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6
    SLICE_X54Y102.CLK    Tceck                 0.229   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[5]
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.888ns logic, 1.642ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6] (SLICE_X54Y102.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6] (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.463 - 0.466)
  Source Clock:         refclkout_c rising at 0.000ns
  Destination Clock:    refclkout_c rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y102.BQ     Tcko                  0.471   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[4]
    SLICE_X50Y102.B1     net (fanout=2)        0.893   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[4]
    SLICE_X50Y102.B      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3
    SLICE_X50Y102.C3     net (fanout=1)        0.451   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3
    SLICE_X50Y102.C      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6
    SLICE_X54Y102.CE     net (fanout=6)        0.662   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6
    SLICE_X54Y102.CLK    Tceck                 0.229   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.888ns logic, 2.006ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6] (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.463 - 0.466)
  Source Clock:         refclkout_c rising at 0.000ns
  Destination Clock:    refclkout_c rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y102.DQ     Tcko                  0.471   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[6]
    SLICE_X50Y102.B3     net (fanout=2)        0.600   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
    SLICE_X50Y102.B      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3
    SLICE_X50Y102.C3     net (fanout=1)        0.451   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3
    SLICE_X50Y102.C      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6
    SLICE_X54Y102.CE     net (fanout=6)        0.662   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6
    SLICE_X54Y102.CLK    Tceck                 0.229   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.888ns logic, 1.713ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6] (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.530ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.463 - 0.466)
  Source Clock:         refclkout_c rising at 0.000ns
  Destination Clock:    refclkout_c rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y102.AQ     Tcko                  0.471   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[3]
    SLICE_X50Y102.B4     net (fanout=2)        0.529   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[3]
    SLICE_X50Y102.B      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.un1_use_pll.genblk204.lock_wait_cntr_15_8_3
    SLICE_X50Y102.C3     net (fanout=1)        0.451   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_3
    SLICE_X50Y102.C      Tilo                  0.094   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o6
    SLICE_X54Y102.CE     net (fanout=6)        0.662   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r4_lut6_2_O6
    SLICE_X54Y102.CLK    Tceck                 0.229   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0[7]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_7_0[6]
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.888ns logic, 1.642ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
        = PERIOD TIMEGRP
        "gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_"
        10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r (SLICE_X50Y102.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         refclkout_c rising at 10.000ns
  Destination Clock:    refclkout_c rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y102.AQ     Tcko                  0.414   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r
    SLICE_X50Y102.A4     net (fanout=2)        0.349   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    SLICE_X50Y102.CLK    Tah         (-Th)     0.197   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r_RNO
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.pll_locked_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.217ns logic, 0.349ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed (SLICE_X50Y102.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         refclkout_c rising at 10.000ns
  Destination Clock:    refclkout_c rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y102.CQ     Tcko                  0.414   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed
    SLICE_X50Y102.C5     net (fanout=1)        0.349   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
    SLICE_X50Y102.CLK    Tah         (-Th)     0.185   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o5
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.229ns logic, 0.349ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed (SLICE_X50Y102.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[5] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.049ns (0.483 - 0.434)
  Source Clock:         refclkout_c rising at 10.000ns
  Destination Clock:    refclkout_c rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[5] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y102.CQ     Tcko                  0.433   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[6]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.lock_wait_cntr_15_8[5]
    SLICE_X50Y102.C4     net (fanout=2)        0.483   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8[5]
    SLICE_X50Y102.CLK    Tah         (-Th)     0.191   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.svbl_3022.svbl_3024.pll_locked_out_r4_lut6_2_o5
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.genblk204.time_elapsed
    -------------------------------------------------  ---------------------------
    Total                                      0.725ns (0.242ns logic, 0.483ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
        = PERIOD TIMEGRP
        "gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_"
        10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0
  Logical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0
  Location pin: PLL_ADV_X0Y5.CLKOUT0
  Clock network: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/clkout0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: refclkout_c
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: refclkout_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD       
  TIMEGRP         
"gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx"         
TS_clkin_p / 0.9 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (SLICE_X48Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (FF)
  Requirement:          10.555ns
  Data Path Delay:      0.910ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Destination Clock:    gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 10.555ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y80.CQ      Tcko                  0.471   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    SLICE_X48Y80.BX      net (fanout=1)        0.457   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    SLICE_X48Y80.CLK     Tdick                -0.018   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    -------------------------------------------------  ---------------------------
    Total                                      0.910ns (0.453ns logic, 0.457ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0] (SLICE_X48Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0] (FF)
  Requirement:          10.555ns
  Data Path Delay:      0.769ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Destination Clock:    gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 10.555ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y80.BQ      Tcko                  0.471   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    SLICE_X48Y80.AX      net (fanout=1)        0.310   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    SLICE_X48Y80.CLK     Tdick                -0.012   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]
    -------------------------------------------------  ---------------------------
    Total                                      0.769ns (0.459ns logic, 0.310ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (SLICE_X48Y80.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (FF)
  Requirement:          10.555ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Destination Clock:    gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 10.555ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y80.DQ      Tcko                  0.471   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
    SLICE_X48Y80.CX      net (fanout=1)        0.297   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
    SLICE_X48Y80.CLK     Tdick                -0.005   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.466ns logic, 0.297ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD
        TIMEGRP
        "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx"
        TS_clkin_p / 0.9 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (SLICE_X48Y80.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Destination Clock:    gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y80.DQ      Tcko                  0.433   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
    SLICE_X48Y80.CX      net (fanout=1)        0.274   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
    SLICE_X48Y80.CLK     Tckdi       (-Th)     0.230   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.203ns logic, 0.274ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0] (SLICE_X48Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Destination Clock:    gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y80.BQ      Tcko                  0.433   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    SLICE_X48Y80.AX      net (fanout=1)        0.286   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    SLICE_X48Y80.CLK     Tckdi       (-Th)     0.236   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.197ns logic, 0.286ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (SLICE_X48Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Destination Clock:    gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y80.CQ      Tcko                  0.433   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    SLICE_X48Y80.BX      net (fanout=1)        0.421   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    SLICE_X48Y80.CLK     Tckdi       (-Th)     0.242   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    -------------------------------------------------  ---------------------------
    Total                                      0.612ns (0.191ns logic, 0.421ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD
        TIMEGRP
        "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx"
        TS_clkin_p / 0.9 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 5.277ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK2X
  Logical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK2X
  Location pin: DCM_ADV_X0Y11.CLK2X
  Clock network: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_clk2x
--------------------------------------------------------------------------------
Slack: 2.223ns (period - min period limit)
  Period: 10.555ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLKIN
  Logical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b
--------------------------------------------------------------------------------
Slack: 2.223ns (period - min period limit)
  Period: 10.555ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK0
  Logical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_M
CLKx         = PERIOD TIMEGRP         
"gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCL
Kx"         TS_clkin_p / 2.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 169 paths analyzed, 165 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.560ns.
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL (OLOGIC_X0Y63.T1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL (FF)
  Requirement:          2.111ns
  Data Path Delay:      1.723ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.706 - 0.688)
  Source Clock:         bufM rising at 0.000ns
  Destination Clock:    bufM falling at 2.111ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL to gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.DQ       Tcko                  0.450   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL
    OLOGIC_X0Y63.T1      net (fanout=2)        0.863   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL
    OLOGIC_X0Y63.CLK     Totck                 0.410   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/dqsOut
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL
    -------------------------------------------------  ---------------------------
    Total                                      1.723ns (0.860ns logic, 0.863ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL/N2 (OLOGIC_X0Y62.T1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL/N2 (FF)
  Requirement:          2.111ns
  Data Path Delay:      1.723ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.706 - 0.688)
  Source Clock:         bufM rising at 0.000ns
  Destination Clock:    bufM falling at 2.111ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL to gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y36.DQ       Tcko                  0.450   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL
    OLOGIC_X0Y62.T1      net (fanout=2)        0.863   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL
    OLOGIC_X0Y62.CLK     Totck                 0.410   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs/N4
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL/N2
    -------------------------------------------------  ---------------------------
    Total                                      1.723ns (0.860ns logic, 0.863ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/dqsPad0/oddr_dqs (OLOGIC_X0Y263.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/ChangeDQS (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/dqsPad0/oddr_dqs (FF)
  Requirement:          2.111ns
  Data Path Delay:      1.716ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.706 - 0.671)
  Source Clock:         bufM rising at 0.000ns
  Destination Clock:    bufM falling at 2.111ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/ChangeDQS to gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/dqsPad0/oddr_dqs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y131.CQ      Tcko                  0.450   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/ChangeDQS
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/ChangeDQS
    OLOGIC_X0Y263.D1     net (fanout=2)        0.832   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/ChangeDQS
    OLOGIC_X0Y263.CLK    Todck                 0.434   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/dqsPad0/dqsOut
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/dqsPad0/oddr_dqs
    -------------------------------------------------  ---------------------------
    Total                                      1.716ns (0.884ns logic, 0.832ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx"
        TS_clkin_p / 2.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/addrd1[1] (SLICE_X4Y107.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/ddr/addr[1] (FF)
  Destination:          gen_bee3mem/ddr/addrd1[1] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (3.799 - 3.537)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufM rising at 0.000ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: gen_bee3mem/ddr/addr[1] to gen_bee3mem/ddr/addrd1[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y107.BQ      Tcko                  0.414   gen_bee3mem/ddr/addr[3]
                                                       gen_bee3mem/ddr/addr[1]
    SLICE_X4Y107.B5      net (fanout=1)        0.352   gen_bee3mem/ddr/addr[1]
    SLICE_X4Y107.CLK     Tah         (-Th)     0.222   gen_bee3mem/ddr/addrd1[3]
                                                       gen_bee3mem/ddr/addrd1_4[1]
                                                       gen_bee3mem/ddr/addrd1[1]
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.192ns logic, 0.352ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/addrd1[4] (SLICE_X4Y106.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/ddr/addr[4] (FF)
  Destination:          gen_bee3mem/ddr/addrd1[4] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.258ns (3.803 - 3.545)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufM rising at 0.000ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: gen_bee3mem/ddr/addr[4] to gen_bee3mem/ddr/addrd1[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y105.AQ      Tcko                  0.414   gen_bee3mem/ddr/addr[7]
                                                       gen_bee3mem/ddr/addr[4]
    SLICE_X4Y106.A5      net (fanout=1)        0.352   gen_bee3mem/ddr/addr[4]
    SLICE_X4Y106.CLK     Tah         (-Th)     0.219   gen_bee3mem/ddr/addrd1[7]
                                                       gen_bee3mem/ddr/addrd1_4[4]
                                                       gen_bee3mem/ddr/addrd1[4]
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.195ns logic, 0.352ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/addrd1[11] (SLICE_X3Y106.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/ddr/addr[11] (FF)
  Destination:          gen_bee3mem/ddr/addrd1[11] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.270ns (3.809 - 3.539)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufM rising at 0.000ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: gen_bee3mem/ddr/addr[11] to gen_bee3mem/ddr/addrd1[11]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y106.DQ      Tcko                  0.414   gen_bee3mem/ddr/addr[11]
                                                       gen_bee3mem/ddr/addr[11]
    SLICE_X3Y106.D5      net (fanout=1)        0.343   gen_bee3mem/ddr/addr[11]
    SLICE_X3Y106.CLK     Tah         (-Th)     0.195   gen_bee3mem/ddr/addrd1[11]
                                                       gen_bee3mem/ddr/addrd1_4[11]
                                                       gen_bee3mem/ddr/addrd1[11]
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.219ns logic, 0.343ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx"
        TS_clkin_p / 2.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.556ns (period - min period limit)
  Period: 4.222ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/bufM/I0
  Logical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/bufM/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/MCLKx
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.222ns
  Low pulse: 2.111ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[20]/SR
  Logical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[17]/SR
  Location pin: SLICE_X9Y74.SR
  Clock network: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/N_1274_i
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.222ns
  High pulse: 2.111ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[20]/SR
  Logical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[17]/SR
  Location pin: SLICE_X9Y74.SR
  Clock network: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/N_1274_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_M
CLK90x         = PERIOD TIMEGRP         
"gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCL
K90x"         TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10345 paths analyzed, 2447 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.045ns.
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4] (SLICE_X37Y134.C6), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1 (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4] (FF)
  Requirement:          4.222ns
  Data Path Delay:      3.830ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (0.514 - 0.654)
  Source Clock:         bufM90 rising at 1.055ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1 to gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y126.CQ     Tcko                  0.450   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/firstGood
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1
    SLICE_X34Y133.C6     net (fanout=2)        1.454   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1
    SLICE_X34Y133.C      Tilo                  0.094   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_2_sqmuxa_1_0
    SLICE_X34Y133.D5     net (fanout=7)        0.276   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_2_sqmuxa_1
    SLICE_X34Y133.D      Tilo                  0.094   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]
    SLICE_X36Y133.BX     net (fanout=4)        0.337   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]
    SLICE_X36Y133.COUT   Tbxcy                 0.361   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3/O
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3
    SLICE_X36Y134.CIN    net (fanout=1)        0.000   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3/O
    SLICE_X36Y134.AMUX   Tcina                 0.274   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_5
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_5
    SLICE_X37Y134.C6     net (fanout=1)        0.461   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_4
    SLICE_X37Y134.CLK    Tas                   0.029   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_RNO[4]
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (1.302ns logic, 2.528ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1 (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4] (FF)
  Requirement:          4.222ns
  Data Path Delay:      3.735ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (0.514 - 0.654)
  Source Clock:         bufM90 rising at 1.055ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1 to gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y126.CQ     Tcko                  0.450   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/firstGood
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1
    SLICE_X34Y133.C6     net (fanout=2)        1.454   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1
    SLICE_X34Y133.C      Tilo                  0.094   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_2_sqmuxa_1_0
    SLICE_X34Y133.D5     net (fanout=7)        0.276   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_2_sqmuxa_1
    SLICE_X34Y133.D      Tilo                  0.094   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]
    SLICE_X36Y133.DX     net (fanout=4)        0.344   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]
    SLICE_X36Y133.COUT   Tdxcy                 0.259   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3/O
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3
    SLICE_X36Y134.CIN    net (fanout=1)        0.000   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3/O
    SLICE_X36Y134.AMUX   Tcina                 0.274   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_5
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_5
    SLICE_X37Y134.C6     net (fanout=1)        0.461   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_4
    SLICE_X37Y134.CLK    Tas                   0.029   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_RNO[4]
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.200ns logic, 2.535ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1 (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4] (FF)
  Requirement:          4.222ns
  Data Path Delay:      3.735ns (Levels of Logic = 5)
  Clock Path Skew:      -0.140ns (0.514 - 0.654)
  Source Clock:         bufM90 rising at 1.055ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1 to gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y126.CQ     Tcko                  0.450   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/firstGood
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1
    SLICE_X34Y133.C6     net (fanout=2)        1.454   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/allGood_1
    SLICE_X34Y133.C      Tilo                  0.094   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_2_sqmuxa_1_0
    SLICE_X34Y133.D5     net (fanout=7)        0.276   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_2_sqmuxa_1
    SLICE_X34Y133.D      Tilo                  0.094   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]
    SLICE_X36Y133.CX     net (fanout=4)        0.344   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/State_i_1_RNIQTNG[0]
    SLICE_X36Y133.COUT   Tcxcy                 0.259   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3/O
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3
    SLICE_X36Y134.CIN    net (fanout=1)        0.000   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_cry_3/O
    SLICE_X36Y134.AMUX   Tcina                 0.274   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_5
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_5
    SLICE_X37Y134.C6     net (fanout=1)        0.461   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/un1_WW_s_4
    SLICE_X37Y134.CLK    Tas                   0.029   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW_RNO[4]
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WW[4]
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.200ns logic, 2.535ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/Force90_1_0 (SLICE_X2Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/ForceN90 (FF)
  Destination:          gen_bee3mem/ddr/Force90_1_0 (FF)
  Requirement:          2.111ns
  Data Path Delay:      1.764ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (1.388 - 1.461)
  Source Clock:         bufM90 falling at 3.166ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/ForceN90 to gen_bee3mem/ddr/Force90_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.445   gen_bee3mem/ddr/ForceN90
                                                       gen_bee3mem/ddr/ForceN90
    SLICE_X2Y65.AX       net (fanout=3)        1.327   gen_bee3mem/ddr/ForceN90
    SLICE_X2Y65.CLK      Tdick                -0.008   gen_bee3mem/ddr/Force90_1_1
                                                       gen_bee3mem/ddr/Force90_1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.437ns logic, 1.327ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/Force90_1_1 (SLICE_X2Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/ForceN90 (FF)
  Destination:          gen_bee3mem/ddr/Force90_1_1 (FF)
  Requirement:          2.111ns
  Data Path Delay:      1.752ns (Levels of Logic = 0)
  Clock Path Skew:      -0.073ns (1.388 - 1.461)
  Source Clock:         bufM90 falling at 3.166ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/ForceN90 to gen_bee3mem/ddr/Force90_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y80.BQ       Tcko                  0.445   gen_bee3mem/ddr/ForceN90
                                                       gen_bee3mem/ddr/ForceN90
    SLICE_X2Y65.BX       net (fanout=3)        1.318   gen_bee3mem/ddr/ForceN90
    SLICE_X2Y65.CLK      Tdick                -0.011   gen_bee3mem/ddr/Force90_1_1
                                                       gen_bee3mem/ddr/Force90_1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (0.434ns logic, 1.318ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x"
        TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_1 (SLICE_X17Y128.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2 (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (0.659 - 0.600)
  Source Clock:         bufM90 rising at 5.277ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2 to gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y128.BQ     Tcko                  0.414   gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2
                                                       gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2
    SLICE_X17Y128.B6     net (fanout=3)        0.281   gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2
    SLICE_X17Y128.CLK    Tah         (-Th)     0.196   gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_2
                                                       gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_1_RNO
                                                       gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_1
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.218ns logic, 0.281ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB (SLICE_X19Y128.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2 (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.651 - 0.600)
  Source Clock:         bufM90 rising at 5.277ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2 to gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y128.BQ     Tcko                  0.414   gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2
                                                       gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2
    SLICE_X19Y128.A6     net (fanout=3)        0.274   gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/WBd2
    SLICE_X19Y128.CLK    Tah         (-Th)     0.197   gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB
                                                       gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB_RNO
                                                       gen_bee3mem/ddr/genblk36.bankx[6].ddrBankx/ReadWB
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.217ns logic, 0.274ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/ReadWB (SLICE_X17Y126.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WBd1 (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/ReadWB (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.669 - 0.614)
  Source Clock:         bufM90 rising at 5.277ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WBd1 to gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/ReadWB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y126.AQ     Tcko                  0.414   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WBd2
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WBd1
    SLICE_X17Y126.C6     net (fanout=5)        0.279   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/WBd1
    SLICE_X17Y126.CLK    Tah         (-Th)     0.195   gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/ReadWB
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/ReadWB_RNO
                                                       gen_bee3mem/ddr/genblk36.bankx[5].ddrBankx/ReadWB
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.219ns logic, 0.279ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x"
        TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.223ns (period - min period limit)
  Period: 4.222ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C
  Logical resource: gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C
  Location pin: IODELAY_X0Y111.C
  Clock network: bufM90
--------------------------------------------------------------------------------
Slack: 0.223ns (period - min period limit)
  Period: 4.222ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: gen_bee3mem/ddr/genblk36.bankx[4].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C
  Logical resource: gen_bee3mem/ddr/genblk36.bankx[4].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C
  Location pin: IODELAY_X0Y119.C
  Clock network: bufM90
--------------------------------------------------------------------------------
Slack: 0.223ns (period - min period limit)
  Period: 4.222ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C
  Logical resource: gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C
  Location pin: IODELAY_X0Y78.C
  Clock network: bufM90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_P
h0x         = PERIOD TIMEGRP         
"gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0
x"         TS_clkin_p / 0.5625 HIGH 37.5%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 533519 paths analyzed, 619 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.753ns.
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/TC5x/im/RAMB36_im (RAMB36_X1Y20.ADDRBU9), 13470 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfB/RAMB18_rfb (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.298ns (Levels of Logic = 16)
  Clock Path Skew:      -0.080ns (1.503 - 1.583)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfB/RAMB18_rfb to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y18.DOADOU6    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfB/RAMB18_rfb
    SLICE_X7Y92.D5          net (fanout=3)        0.961   gen_bee3mem/TC5x/RFBout[6]
    SLICE_X7Y92.COUT        Topcyd                0.392   gen_bee3mem/TC5x/rcvReadyd1
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_6
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X7Y93.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X7Y93.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/timer_1_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X7Y94.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X7Y94.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X7Y95.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X7Y95.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X7Y96.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
    SLICE_X7Y96.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_22
    SLICE_X7Y97.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
    SLICE_X7Y97.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_26
    SLICE_X7Y98.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
    SLICE_X7Y98.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_30
    SLICE_X7Y99.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
    SLICE_X7Y99.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_34/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_34
    SLICE_X7Y100.CIN        net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_34/O
    SLICE_X7Y100.AMUX       Tcina                 0.271   gen_bee3mem/TC5x/un8_ALUresult_s_35
                                                          gen_bee3mem/TC5x/un8_ALUresult_s_35
    SLICE_X11Y98.B5         net (fanout=1)        0.657   gen_bee3mem/TC5x/un8_ALUresult_s_35
    SLICE_X11Y98.B          Tilo                  0.094   gen_bee3mem/TC5x/ALUresult_7_0_RNI0FFF1[3]
                                                          gen_bee3mem/TC5x/ALUresult_7_0[35]
    SLICE_X10Y98.A3         net (fanout=15)       1.172   gen_bee3mem/TC5x/ALUresult_i[35]
    SLICE_X10Y98.A          Tilo                  0.094   af_full_read
                                                          gen_bee3mem/TC5x/un9_doSkip_2_0
    SLICE_X10Y98.B6         net (fanout=1)        0.154   gen_bee3mem/TC5x/un9_doSkip_2_0/O
    SLICE_X10Y98.B          Tilo                  0.094   af_full_read
                                                          gen_bee3mem/TC5x/un9_doSkip_2
    SLICE_X18Y97.B5         net (fanout=2)        0.878   gen_bee3mem/TC5x/un9_doSkip_2
    SLICE_X18Y97.B          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x
    SLICE_X18Y97.C5         net (fanout=1)        0.385   gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x/O
    SLICE_X18Y97.C          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18
    SLICE_X18Y97.A5         net (fanout=1)        0.392   gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18/O
    SLICE_X18Y97.A          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4
    SLICE_X18Y97.D6         net (fanout=1)        0.289   gen_bee3mem/TC5x/un1_PC_1_p4/O
    SLICE_X18Y97.D          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc4
    RAMB36_X1Y20.ADDRBU9    net (fanout=2)        0.834   gen_bee3mem/TC5x/un1_PC_1_axbxc4
    RAMB36_X1Y20.CLKBWRCLKU Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.298ns (4.576ns logic, 5.722ns route)
                                                          (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfB/RAMB18_rfb (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.285ns (Levels of Logic = 12)
  Clock Path Skew:      -0.080ns (1.503 - 1.583)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfB/RAMB18_rfb to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y18.DOADOU6    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfB/RAMB18_rfb
    SLICE_X7Y92.D5          net (fanout=3)        0.961   gen_bee3mem/TC5x/RFBout[6]
    SLICE_X7Y92.COUT        Topcyd                0.392   gen_bee3mem/TC5x/rcvReadyd1
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_6
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X7Y93.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X7Y93.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/timer_1_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X7Y94.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X7Y94.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X7Y95.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X7Y95.DMUX        Tcind                 0.402   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X9Y94.B5          net (fanout=2)        0.686   gen_bee3mem/TC5x/un8_ALUresult_s_18
    SLICE_X9Y94.B           Tilo                  0.094   gen_bee3mem/TC5x/timer_1_[3]
                                                          gen_bee3mem/TC5x/ALUresult_7_0_o2[18]
    SLICE_X12Y98.B5         net (fanout=5)        0.920   gen_bee3mem/TC5x/ALUresult_7_0_o2[18]
    SLICE_X12Y98.B          Tilo                  0.094   gen_bee3mem/TC5x/IM_0[5]
                                                          gen_bee3mem/TC5x/ALU_1[17]
    SLICE_X10Y98.A6         net (fanout=6)        0.505   gen_bee3mem/TC5x/ALU_1[17]
    SLICE_X10Y98.A          Tilo                  0.094   af_full_read
                                                          gen_bee3mem/TC5x/un9_doSkip_2_0
    SLICE_X10Y98.B6         net (fanout=1)        0.154   gen_bee3mem/TC5x/un9_doSkip_2_0/O
    SLICE_X10Y98.B          Tilo                  0.094   af_full_read
                                                          gen_bee3mem/TC5x/un9_doSkip_2
    SLICE_X18Y97.B5         net (fanout=2)        0.878   gen_bee3mem/TC5x/un9_doSkip_2
    SLICE_X18Y97.B          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x
    SLICE_X18Y97.C5         net (fanout=1)        0.385   gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x/O
    SLICE_X18Y97.C          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18
    SLICE_X18Y97.A5         net (fanout=1)        0.392   gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18/O
    SLICE_X18Y97.A          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4
    SLICE_X18Y97.D6         net (fanout=1)        0.289   gen_bee3mem/TC5x/un1_PC_1_p4/O
    SLICE_X18Y97.D          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc4
    RAMB36_X1Y20.ADDRBU9    net (fanout=2)        0.834   gen_bee3mem/TC5x/un1_PC_1_axbxc4
    RAMB36_X1Y20.CLKBWRCLKU Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.285ns (4.281ns logic, 6.004ns route)
                                                          (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfA/RAMB18_rfa (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.295ns (Levels of Logic = 17)
  Clock Path Skew:      -0.070ns (1.503 - 1.573)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfA/RAMB18_rfa to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y18.DOADOL1    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfA/RAMB18_rfa
    SLICE_X7Y91.C3          net (fanout=5)        0.823   gen_bee3mem/TC5x/RFAout[1]
    SLICE_X7Y91.COUT        Topcyc                0.423   gen_bee3mem/TC5x/timer_0_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_1
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X7Y92.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X7Y92.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/rcvReadyd1
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X7Y93.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X7Y93.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/timer_1_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X7Y94.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X7Y94.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X7Y95.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X7Y95.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X7Y96.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
    SLICE_X7Y96.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_22
    SLICE_X7Y97.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
    SLICE_X7Y97.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_26
    SLICE_X7Y98.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
    SLICE_X7Y98.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_30
    SLICE_X7Y99.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
    SLICE_X7Y99.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_34/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_34
    SLICE_X7Y100.CIN        net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_34/O
    SLICE_X7Y100.AMUX       Tcina                 0.271   gen_bee3mem/TC5x/un8_ALUresult_s_35
                                                          gen_bee3mem/TC5x/un8_ALUresult_s_35
    SLICE_X11Y98.B5         net (fanout=1)        0.657   gen_bee3mem/TC5x/un8_ALUresult_s_35
    SLICE_X11Y98.B          Tilo                  0.094   gen_bee3mem/TC5x/ALUresult_7_0_RNI0FFF1[3]
                                                          gen_bee3mem/TC5x/ALUresult_7_0[35]
    SLICE_X10Y98.A3         net (fanout=15)       1.172   gen_bee3mem/TC5x/ALUresult_i[35]
    SLICE_X10Y98.A          Tilo                  0.094   af_full_read
                                                          gen_bee3mem/TC5x/un9_doSkip_2_0
    SLICE_X10Y98.B6         net (fanout=1)        0.154   gen_bee3mem/TC5x/un9_doSkip_2_0/O
    SLICE_X10Y98.B          Tilo                  0.094   af_full_read
                                                          gen_bee3mem/TC5x/un9_doSkip_2
    SLICE_X18Y97.B5         net (fanout=2)        0.878   gen_bee3mem/TC5x/un9_doSkip_2
    SLICE_X18Y97.B          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x
    SLICE_X18Y97.C5         net (fanout=1)        0.385   gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x/O
    SLICE_X18Y97.C          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18
    SLICE_X18Y97.A5         net (fanout=1)        0.392   gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18/O
    SLICE_X18Y97.A          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4
    SLICE_X18Y97.D6         net (fanout=1)        0.289   gen_bee3mem/TC5x/un1_PC_1_p4/O
    SLICE_X18Y97.D          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc4
    RAMB36_X1Y20.ADDRBU9    net (fanout=2)        0.834   gen_bee3mem/TC5x/un1_PC_1_axbxc4
    RAMB36_X1Y20.CLKBWRCLKU Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.295ns (4.711ns logic, 5.584ns route)
                                                          (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/TC5x/im/RAMB36_im (RAMB36_X1Y20.ADDRBL9), 13470 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfB/RAMB18_rfb (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.298ns (Levels of Logic = 16)
  Clock Path Skew:      -0.077ns (1.506 - 1.583)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfB/RAMB18_rfb to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y18.DOADOU6    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfB/RAMB18_rfb
    SLICE_X7Y92.D5          net (fanout=3)        0.961   gen_bee3mem/TC5x/RFBout[6]
    SLICE_X7Y92.COUT        Topcyd                0.392   gen_bee3mem/TC5x/rcvReadyd1
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_6
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X7Y93.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X7Y93.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/timer_1_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X7Y94.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X7Y94.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X7Y95.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X7Y95.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X7Y96.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
    SLICE_X7Y96.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_22
    SLICE_X7Y97.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
    SLICE_X7Y97.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_26
    SLICE_X7Y98.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
    SLICE_X7Y98.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_30
    SLICE_X7Y99.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
    SLICE_X7Y99.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_34/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_34
    SLICE_X7Y100.CIN        net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_34/O
    SLICE_X7Y100.AMUX       Tcina                 0.271   gen_bee3mem/TC5x/un8_ALUresult_s_35
                                                          gen_bee3mem/TC5x/un8_ALUresult_s_35
    SLICE_X11Y98.B5         net (fanout=1)        0.657   gen_bee3mem/TC5x/un8_ALUresult_s_35
    SLICE_X11Y98.B          Tilo                  0.094   gen_bee3mem/TC5x/ALUresult_7_0_RNI0FFF1[3]
                                                          gen_bee3mem/TC5x/ALUresult_7_0[35]
    SLICE_X10Y98.A3         net (fanout=15)       1.172   gen_bee3mem/TC5x/ALUresult_i[35]
    SLICE_X10Y98.A          Tilo                  0.094   af_full_read
                                                          gen_bee3mem/TC5x/un9_doSkip_2_0
    SLICE_X10Y98.B6         net (fanout=1)        0.154   gen_bee3mem/TC5x/un9_doSkip_2_0/O
    SLICE_X10Y98.B          Tilo                  0.094   af_full_read
                                                          gen_bee3mem/TC5x/un9_doSkip_2
    SLICE_X18Y97.B5         net (fanout=2)        0.878   gen_bee3mem/TC5x/un9_doSkip_2
    SLICE_X18Y97.B          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x
    SLICE_X18Y97.C5         net (fanout=1)        0.385   gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x/O
    SLICE_X18Y97.C          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18
    SLICE_X18Y97.A5         net (fanout=1)        0.392   gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18/O
    SLICE_X18Y97.A          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4
    SLICE_X18Y97.D6         net (fanout=1)        0.289   gen_bee3mem/TC5x/un1_PC_1_p4/O
    SLICE_X18Y97.D          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc4
    RAMB36_X1Y20.ADDRBL9    net (fanout=2)        0.834   gen_bee3mem/TC5x/un1_PC_1_axbxc4
    RAMB36_X1Y20.CLKBWRCLKL Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.298ns (4.576ns logic, 5.722ns route)
                                                          (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfB/RAMB18_rfb (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.285ns (Levels of Logic = 12)
  Clock Path Skew:      -0.077ns (1.506 - 1.583)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfB/RAMB18_rfb to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y18.DOADOU6    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfB/RAMB18_rfb
    SLICE_X7Y92.D5          net (fanout=3)        0.961   gen_bee3mem/TC5x/RFBout[6]
    SLICE_X7Y92.COUT        Topcyd                0.392   gen_bee3mem/TC5x/rcvReadyd1
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_6
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X7Y93.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X7Y93.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/timer_1_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X7Y94.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X7Y94.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X7Y95.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X7Y95.DMUX        Tcind                 0.402   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X9Y94.B5          net (fanout=2)        0.686   gen_bee3mem/TC5x/un8_ALUresult_s_18
    SLICE_X9Y94.B           Tilo                  0.094   gen_bee3mem/TC5x/timer_1_[3]
                                                          gen_bee3mem/TC5x/ALUresult_7_0_o2[18]
    SLICE_X12Y98.B5         net (fanout=5)        0.920   gen_bee3mem/TC5x/ALUresult_7_0_o2[18]
    SLICE_X12Y98.B          Tilo                  0.094   gen_bee3mem/TC5x/IM_0[5]
                                                          gen_bee3mem/TC5x/ALU_1[17]
    SLICE_X10Y98.A6         net (fanout=6)        0.505   gen_bee3mem/TC5x/ALU_1[17]
    SLICE_X10Y98.A          Tilo                  0.094   af_full_read
                                                          gen_bee3mem/TC5x/un9_doSkip_2_0
    SLICE_X10Y98.B6         net (fanout=1)        0.154   gen_bee3mem/TC5x/un9_doSkip_2_0/O
    SLICE_X10Y98.B          Tilo                  0.094   af_full_read
                                                          gen_bee3mem/TC5x/un9_doSkip_2
    SLICE_X18Y97.B5         net (fanout=2)        0.878   gen_bee3mem/TC5x/un9_doSkip_2
    SLICE_X18Y97.B          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x
    SLICE_X18Y97.C5         net (fanout=1)        0.385   gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x/O
    SLICE_X18Y97.C          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18
    SLICE_X18Y97.A5         net (fanout=1)        0.392   gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18/O
    SLICE_X18Y97.A          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4
    SLICE_X18Y97.D6         net (fanout=1)        0.289   gen_bee3mem/TC5x/un1_PC_1_p4/O
    SLICE_X18Y97.D          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc4
    RAMB36_X1Y20.ADDRBL9    net (fanout=2)        0.834   gen_bee3mem/TC5x/un1_PC_1_axbxc4
    RAMB36_X1Y20.CLKBWRCLKL Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.285ns (4.281ns logic, 6.004ns route)
                                                          (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfA/RAMB18_rfa (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.295ns (Levels of Logic = 17)
  Clock Path Skew:      -0.067ns (1.506 - 1.573)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfA/RAMB18_rfa to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y18.DOADOL1    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfA/RAMB18_rfa
    SLICE_X7Y91.C3          net (fanout=5)        0.823   gen_bee3mem/TC5x/RFAout[1]
    SLICE_X7Y91.COUT        Topcyc                0.423   gen_bee3mem/TC5x/timer_0_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_1
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X7Y92.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X7Y92.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/rcvReadyd1
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X7Y93.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X7Y93.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/timer_1_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X7Y94.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X7Y94.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X7Y95.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X7Y95.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X7Y96.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
    SLICE_X7Y96.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_22
    SLICE_X7Y97.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
    SLICE_X7Y97.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_26
    SLICE_X7Y98.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
    SLICE_X7Y98.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_30
    SLICE_X7Y99.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
    SLICE_X7Y99.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_34/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_34
    SLICE_X7Y100.CIN        net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_34/O
    SLICE_X7Y100.AMUX       Tcina                 0.271   gen_bee3mem/TC5x/un8_ALUresult_s_35
                                                          gen_bee3mem/TC5x/un8_ALUresult_s_35
    SLICE_X11Y98.B5         net (fanout=1)        0.657   gen_bee3mem/TC5x/un8_ALUresult_s_35
    SLICE_X11Y98.B          Tilo                  0.094   gen_bee3mem/TC5x/ALUresult_7_0_RNI0FFF1[3]
                                                          gen_bee3mem/TC5x/ALUresult_7_0[35]
    SLICE_X10Y98.A3         net (fanout=15)       1.172   gen_bee3mem/TC5x/ALUresult_i[35]
    SLICE_X10Y98.A          Tilo                  0.094   af_full_read
                                                          gen_bee3mem/TC5x/un9_doSkip_2_0
    SLICE_X10Y98.B6         net (fanout=1)        0.154   gen_bee3mem/TC5x/un9_doSkip_2_0/O
    SLICE_X10Y98.B          Tilo                  0.094   af_full_read
                                                          gen_bee3mem/TC5x/un9_doSkip_2
    SLICE_X18Y97.B5         net (fanout=2)        0.878   gen_bee3mem/TC5x/un9_doSkip_2
    SLICE_X18Y97.B          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x
    SLICE_X18Y97.C5         net (fanout=1)        0.385   gen_bee3mem/TC5x/un1_PC_1_p4_N_7L13_x/O
    SLICE_X18Y97.C          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18
    SLICE_X18Y97.A5         net (fanout=1)        0.392   gen_bee3mem/TC5x/un1_PC_1_p4_N_9L18/O
    SLICE_X18Y97.A          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_p4
    SLICE_X18Y97.D6         net (fanout=1)        0.289   gen_bee3mem/TC5x/un1_PC_1_p4/O
    SLICE_X18Y97.D          Tilo                  0.094   gen_bee3mem/TC5x/PC[4]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc4
    RAMB36_X1Y20.ADDRBL9    net (fanout=2)        0.834   gen_bee3mem/TC5x/un1_PC_1_axbxc4
    RAMB36_X1Y20.CLKBWRCLKL Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.295ns (4.711ns logic, 5.584ns route)
                                                          (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/TC5x/im/RAMB36_im (RAMB36_X1Y20.ADDRBU12), 13763 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfB/RAMB18_rfb (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.270ns (Levels of Logic = 15)
  Clock Path Skew:      -0.080ns (1.503 - 1.583)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfB/RAMB18_rfb to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y18.DOADOU6    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfB/RAMB18_rfb
    SLICE_X7Y92.D5          net (fanout=3)        0.961   gen_bee3mem/TC5x/RFBout[6]
    SLICE_X7Y92.COUT        Topcyd                0.392   gen_bee3mem/TC5x/rcvReadyd1
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_6
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X7Y93.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X7Y93.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/timer_1_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X7Y94.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X7Y94.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X7Y95.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X7Y95.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X7Y96.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
    SLICE_X7Y96.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_22
    SLICE_X7Y97.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
    SLICE_X7Y97.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_26
    SLICE_X7Y98.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
    SLICE_X7Y98.CMUX        Tcinc                 0.334   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_30
    SLICE_X8Y97.B6          net (fanout=1)        0.695   gen_bee3mem/TC5x/un8_ALUresult_s_29
    SLICE_X8Y97.B           Tilo                  0.094   gen_bee3mem/TC5x/N_1277
                                                          gen_bee3mem/TC5x/ALUresult_7_0_0[29]
    SLICE_X10Y97.B5         net (fanout=9)        0.709   gen_bee3mem/TC5x/ALUresult_7_0_0[29]
    SLICE_X10Y97.B          Tilo                  0.094   gen_bee3mem/TC5x/N_90
                                                          gen_bee3mem/TC5x/ALUresult_7_0_RNI2AOM[20]
    SLICE_X13Y96.B5         net (fanout=1)        0.381   gen_bee3mem/TC5x/ALUresult_7_0_RNI2AOM[20]
    SLICE_X13Y96.B          Tilo                  0.094   gen_bee3mem/TC5x/IM_0[9]
                                                          gen_bee3mem/TC5x/ALUresult_7_0_RNI0LO9D[20]
    SLICE_X14Y97.D6         net (fanout=6)        0.617   gen_bee3mem/TC5x/un9_doSkip_6
    SLICE_X14Y97.D          Tilo                  0.094   df_in.data[127]
                                                          gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12_N_7L14
    SLICE_X17Y98.D5         net (fanout=1)        0.549   gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12_N_7L14
    SLICE_X17Y98.D          Tilo                  0.094   gen_bee3mem/TC5x/PC[7]
                                                          gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12
    SLICE_X17Y98.A6         net (fanout=1)        0.438   gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12
    SLICE_X17Y98.A          Tilo                  0.094   gen_bee3mem/TC5x/PC[7]
                                                          gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17
    SLICE_X17Y98.C6         net (fanout=1)        0.292   gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17/O
    SLICE_X17Y98.C          Tilo                  0.094   gen_bee3mem/TC5x/PC[7]
                                                          gen_bee3mem/TC5x/un1_PC_1_ac0_5
    SLICE_X17Y98.B5         net (fanout=2)        0.378   gen_bee3mem/TC5x/un1_PC_1_c6
    SLICE_X17Y98.B          Tilo                  0.094   gen_bee3mem/TC5x/PC[7]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc7
    RAMB36_X1Y20.ADDRBU12   net (fanout=2)        0.725   gen_bee3mem/TC5x/un1_PC_1_axbxc7
    RAMB36_X1Y20.CLKBWRCLKU Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.270ns (4.525ns logic, 5.745ns route)
                                                          (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfA/RAMB18_rfa (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.267ns (Levels of Logic = 16)
  Clock Path Skew:      -0.070ns (1.503 - 1.573)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfA/RAMB18_rfa to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y18.DOADOL1    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfA/RAMB18_rfa
    SLICE_X7Y91.C3          net (fanout=5)        0.823   gen_bee3mem/TC5x/RFAout[1]
    SLICE_X7Y91.COUT        Topcyc                0.423   gen_bee3mem/TC5x/timer_0_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_1
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X7Y92.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X7Y92.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/rcvReadyd1
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X7Y93.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X7Y93.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/timer_1_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X7Y94.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X7Y94.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X7Y95.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X7Y95.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X7Y96.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
    SLICE_X7Y96.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_22
    SLICE_X7Y97.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
    SLICE_X7Y97.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_26
    SLICE_X7Y98.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
    SLICE_X7Y98.CMUX        Tcinc                 0.334   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_30
    SLICE_X8Y97.B6          net (fanout=1)        0.695   gen_bee3mem/TC5x/un8_ALUresult_s_29
    SLICE_X8Y97.B           Tilo                  0.094   gen_bee3mem/TC5x/N_1277
                                                          gen_bee3mem/TC5x/ALUresult_7_0_0[29]
    SLICE_X10Y97.B5         net (fanout=9)        0.709   gen_bee3mem/TC5x/ALUresult_7_0_0[29]
    SLICE_X10Y97.B          Tilo                  0.094   gen_bee3mem/TC5x/N_90
                                                          gen_bee3mem/TC5x/ALUresult_7_0_RNI2AOM[20]
    SLICE_X13Y96.B5         net (fanout=1)        0.381   gen_bee3mem/TC5x/ALUresult_7_0_RNI2AOM[20]
    SLICE_X13Y96.B          Tilo                  0.094   gen_bee3mem/TC5x/IM_0[9]
                                                          gen_bee3mem/TC5x/ALUresult_7_0_RNI0LO9D[20]
    SLICE_X14Y97.D6         net (fanout=6)        0.617   gen_bee3mem/TC5x/un9_doSkip_6
    SLICE_X14Y97.D          Tilo                  0.094   df_in.data[127]
                                                          gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12_N_7L14
    SLICE_X17Y98.D5         net (fanout=1)        0.549   gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12_N_7L14
    SLICE_X17Y98.D          Tilo                  0.094   gen_bee3mem/TC5x/PC[7]
                                                          gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12
    SLICE_X17Y98.A6         net (fanout=1)        0.438   gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12
    SLICE_X17Y98.A          Tilo                  0.094   gen_bee3mem/TC5x/PC[7]
                                                          gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17
    SLICE_X17Y98.C6         net (fanout=1)        0.292   gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17/O
    SLICE_X17Y98.C          Tilo                  0.094   gen_bee3mem/TC5x/PC[7]
                                                          gen_bee3mem/TC5x/un1_PC_1_ac0_5
    SLICE_X17Y98.B5         net (fanout=2)        0.378   gen_bee3mem/TC5x/un1_PC_1_c6
    SLICE_X17Y98.B          Tilo                  0.094   gen_bee3mem/TC5x/PC[7]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc7
    RAMB36_X1Y20.ADDRBU12   net (fanout=2)        0.725   gen_bee3mem/TC5x/un1_PC_1_axbxc7
    RAMB36_X1Y20.CLKBWRCLKU Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.267ns (4.660ns logic, 5.607ns route)
                                                          (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfB/RAMB18_rfb (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.222ns (Levels of Logic = 16)
  Clock Path Skew:      -0.080ns (1.503 - 1.583)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfB/RAMB18_rfb to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y18.DOADOU2    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfB/RAMB18_rfb
    SLICE_X7Y91.D3          net (fanout=4)        0.809   gen_bee3mem/TC5x/RFBout[2]
    SLICE_X7Y91.COUT        Topcyd                0.392   gen_bee3mem/TC5x/timer_0_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_2
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X7Y92.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X7Y92.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/rcvReadyd1
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X7Y93.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X7Y93.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/timer_1_[8]
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X7Y94.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X7Y94.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X7Y95.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X7Y95.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X7Y96.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
    SLICE_X7Y96.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_22
    SLICE_X7Y97.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
    SLICE_X7Y97.COUT        Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_26
    SLICE_X7Y98.CIN         net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
    SLICE_X7Y98.CMUX        Tcinc                 0.334   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_30
    SLICE_X8Y97.B6          net (fanout=1)        0.695   gen_bee3mem/TC5x/un8_ALUresult_s_29
    SLICE_X8Y97.B           Tilo                  0.094   gen_bee3mem/TC5x/N_1277
                                                          gen_bee3mem/TC5x/ALUresult_7_0_0[29]
    SLICE_X10Y97.B5         net (fanout=9)        0.709   gen_bee3mem/TC5x/ALUresult_7_0_0[29]
    SLICE_X10Y97.B          Tilo                  0.094   gen_bee3mem/TC5x/N_90
                                                          gen_bee3mem/TC5x/ALUresult_7_0_RNI2AOM[20]
    SLICE_X13Y96.B5         net (fanout=1)        0.381   gen_bee3mem/TC5x/ALUresult_7_0_RNI2AOM[20]
    SLICE_X13Y96.B          Tilo                  0.094   gen_bee3mem/TC5x/IM_0[9]
                                                          gen_bee3mem/TC5x/ALUresult_7_0_RNI0LO9D[20]
    SLICE_X14Y97.D6         net (fanout=6)        0.617   gen_bee3mem/TC5x/un9_doSkip_6
    SLICE_X14Y97.D          Tilo                  0.094   df_in.data[127]
                                                          gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12_N_7L14
    SLICE_X17Y98.D5         net (fanout=1)        0.549   gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12_N_7L14
    SLICE_X17Y98.D          Tilo                  0.094   gen_bee3mem/TC5x/PC[7]
                                                          gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12
    SLICE_X17Y98.A6         net (fanout=1)        0.438   gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17_N_6L12
    SLICE_X17Y98.A          Tilo                  0.094   gen_bee3mem/TC5x/PC[7]
                                                          gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17
    SLICE_X17Y98.C6         net (fanout=1)        0.292   gen_bee3mem/TC5x/un1_PC_1_ac0_5_N_8L17/O
    SLICE_X17Y98.C          Tilo                  0.094   gen_bee3mem/TC5x/PC[7]
                                                          gen_bee3mem/TC5x/un1_PC_1_ac0_5
    SLICE_X17Y98.B5         net (fanout=2)        0.378   gen_bee3mem/TC5x/un1_PC_1_c6
    SLICE_X17Y98.B          Tilo                  0.094   gen_bee3mem/TC5x/PC[7]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc7
    RAMB36_X1Y20.ADDRBU12   net (fanout=2)        0.725   gen_bee3mem/TC5x/un1_PC_1_axbxc7
    RAMB36_X1Y20.CLKBWRCLKU Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.222ns (4.629ns logic, 5.593ns route)
                                                          (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x"
        TS_clkin_p / 0.5625 HIGH 37.5%;
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/TC5x/CalFail (SLICE_X7Y88.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/ddr/CalFailed (FF)
  Destination:          gen_bee3mem/TC5x/CalFail (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.731ns (Levels of Logic = 0)
  Clock Path Skew:      0.252ns (3.698 - 3.446)
  Source Clock:         bufc rising at 16.888ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: gen_bee3mem/ddr/CalFailed to gen_bee3mem/TC5x/CalFail
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y86.AQ      Tcko                  0.414   gen_bee3mem/CalFailed
                                                       gen_bee3mem/ddr/CalFailed
    SLICE_X7Y88.BX       net (fanout=1)        0.548   gen_bee3mem/CalFailed
    SLICE_X7Y88.CLK      Tckdi       (-Th)     0.231   gen_bee3mem/TC5x/CalFail
                                                       gen_bee3mem/TC5x/CalFail
    -------------------------------------------------  ---------------------------
    Total                                      0.731ns (0.183ns logic, 0.548ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_TC5_2 (SLICE_X16Y96.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[0] (FF)
  Destination:          gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_TC5_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.235ns (3.678 - 3.443)
  Source Clock:         bufM rising at 16.888ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[0] to gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_TC5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y92.DQ      Tcko                  0.414   rst0_sync_r[0]
                                                       gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[0]
    SLICE_X16Y96.BX      net (fanout=8)        0.600   rst0_sync_r[0]
    SLICE_X16Y96.CLK     Tckdi       (-Th)     0.242   un1_gen_gclk_rst_1_2[2]
                                                       gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_TC5_2
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.172ns logic, 0.600ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/TC5x/receiver/sr[5] (SLICE_X10Y91.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/TC5x/receiver/sr[6] (FF)
  Destination:          gen_bee3mem/TC5x/receiver/sr[5] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.698 - 0.619)
  Source Clock:         p0buf rising at 0.000ns
  Destination Clock:    p0buf rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_bee3mem/TC5x/receiver/sr[6] to gen_bee3mem/TC5x/receiver/sr[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y91.AQ      Tcko                  0.414   gen_bee3mem/TC5x/rcvReady
                                                       gen_bee3mem/TC5x/receiver/sr[6]
    SLICE_X10Y91.D6      net (fanout=3)        0.284   gen_bee3mem/TC5x/sr[6]
    SLICE_X10Y91.CLK     Tah         (-Th)     0.195   gen_bee3mem/TC5x/sr[5]
                                                       gen_bee3mem/TC5x/receiver/sr_4_i[5]
                                                       gen_bee3mem/TC5x/receiver/sr[5]
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.219ns logic, 0.284ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x"
        TS_clkin_p / 0.5625 HIGH 37.5%;
--------------------------------------------------------------------------------
Slack: 14.221ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.888ns
  High pulse: 6.333ns
  High pulse limit: 1.000ns (Twph)
  Physical resource: gen_bee3mem/TC5x/timer[2]/CLK
  Logical resource: gen_bee3mem/TC5x/timer_I_1/RAM16X2S0/RAM16X1S1/CLK
  Location pin: SLICE_X0Y91.CLK
  Clock network: p0buf
--------------------------------------------------------------------------------
Slack: 14.221ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.888ns
  High pulse: 6.333ns
  High pulse limit: 1.000ns (Twph)
  Physical resource: gen_bee3mem/TC5x/timer[2]/CLK
  Logical resource: gen_bee3mem/TC5x/timer_I_1/RAM16X2S0/RAM16X1S0/CLK
  Location pin: SLICE_X0Y91.CLK
  Clock network: p0buf
--------------------------------------------------------------------------------
Slack: 14.221ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.888ns
  High pulse: 6.333ns
  High pulse limit: 1.000ns (Twph)
  Physical resource: gen_bee3mem/TC5x/timer[4]/CLK
  Logical resource: gen_bee3mem/TC5x/timer_I_5/RAM16X1S1/CLK
  Location pin: SLICE_X4Y93.CLK
  Clock network: p0buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_C
LKx         = PERIOD TIMEGRP         
"gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLK
x"         TS_clkin_p / 1.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7396 paths analyzed, 907 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.236ns.
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/r_RBfull (SLICE_X10Y78.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP (RAM)
  Destination:          gen_bee3mem/ddr/r_RBfull (FF)
  Requirement:          3.167ns
  Data Path Delay:      2.491ns (Levels of Logic = 0)
  Clock Path Skew:      -0.395ns (3.458 - 3.853)
  Source Clock:         bufM90 rising at 5.277ns
  Destination Clock:    bufc rising at 8.444ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP to gen_bee3mem/ddr/r_RBfull
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y12.ALMOSTFULL Trcko_AFULL           1.020   gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP
                                                          gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP
    SLICE_X10Y78.CX         net (fanout=1)        1.467   gen_bee3mem/ddr/RBfullx
    SLICE_X10Y78.CLK        Tdick                 0.004   gen_bee3mem/ddr/r_RBfull
                                                          gen_bee3mem/ddr/r_RBfull
    ----------------------------------------------------  ---------------------------
    Total                                         2.491ns (1.024ns logic, 1.467ns route)
                                                          (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/OB/valid[13] (SLICE_X10Y109.C1), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/AFpipe[25] (FF)
  Destination:          gen_bee3mem/ddr/OB/valid[13] (FF)
  Requirement:          8.444ns
  Data Path Delay:      7.127ns (Levels of Logic = 7)
  Clock Path Skew:      -0.044ns (0.646 - 0.690)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufc rising at 8.444ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/AFpipe[25] to gen_bee3mem/ddr/OB/valid[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.AQ      Tcko                  0.471   gen_bee3mem/ddr/AFpipe[24]
                                                       gen_bee3mem/ddr/AFpipe[25]
    SLICE_X14Y104.D1     net (fanout=28)       1.283   gen_bee3mem/ddr/AFpipe[25]
    SLICE_X14Y104.D      Tilo                  0.094   gen_bee3mem/ddr/act_cnt_1_[2]
                                                       gen_bee3mem/ddr/Stall_RNO_0
    SLICE_X15Y103.C4     net (fanout=1)        0.509   gen_bee3mem/ddr/Stall_RNO_0
    SLICE_X15Y103.C      Tilo                  0.094   gen_bee3mem/ddr/faw_win[1][3]
                                                       gen_bee3mem/ddr/Stall_RNO
    SLICE_X13Y104.C5     net (fanout=1)        0.371   gen_bee3mem/ddr/Stall
    SLICE_X13Y104.CMUX   Tilo                  0.251   gen_bee3mem/ddr/TlrZ
                                                       gen_bee3mem/ddr/un1_LoadTread_0_lut6_2_o5
    SLICE_X13Y104.B1     net (fanout=18)       0.942   gen_bee3mem/ddr/StartOp
    SLICE_X13Y104.B      Tilo                  0.094   gen_bee3mem/ddr/TlrZ
                                                       gen_bee3mem/ddr/GetNext_RNO
    SLICE_X13Y107.C2     net (fanout=3)        0.899   gen_bee3mem/ddr/GetNext
    SLICE_X13Y107.CMUX   Tilo                  0.250   gen_bee3mem/ddr/OB/N_1917
                                                       gen_bee3mem/ddr/WriteAFpipe_lut6_2_o5
    SLICE_X13Y107.D1     net (fanout=17)       0.875   gen_bee3mem/ddr/WriteAFpipe_2
    SLICE_X13Y107.D      Tilo                  0.094   gen_bee3mem/ddr/OB/N_1917
                                                       gen_bee3mem/ddr/OB/valid_12_f0_0_a2_1[13]
    SLICE_X10Y109.C1     net (fanout=1)        0.871   gen_bee3mem/ddr/OB/N_1917
    SLICE_X10Y109.CLK    Tas                   0.029   gen_bee3mem/ddr/OB/valid[13]
                                                       gen_bee3mem/ddr/OB/valid_RNO[13]
                                                       gen_bee3mem/ddr/OB/valid[13]
    -------------------------------------------------  ---------------------------
    Total                                      7.127ns (1.377ns logic, 5.750ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/OB/numOps[2] (FF)
  Destination:          gen_bee3mem/ddr/OB/valid[13] (FF)
  Requirement:          8.444ns
  Data Path Delay:      7.092ns (Levels of Logic = 7)
  Clock Path Skew:      -0.025ns (0.140 - 0.165)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufc rising at 8.444ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/OB/numOps[2] to gen_bee3mem/ddr/OB/valid[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y107.AQ     Tcko                  0.450   gen_bee3mem/ddr/numOps[1]
                                                       gen_bee3mem/ddr/OB/numOps[2]
    SLICE_X15Y103.B1     net (fanout=3)        1.346   gen_bee3mem/ddr/numOps[2]
    SLICE_X15Y103.B      Tilo                  0.094   gen_bee3mem/ddr/faw_win[1][3]
                                                       gen_bee3mem/ddr/Stall_1_i_a2
    SLICE_X15Y103.C3     net (fanout=1)        0.432   gen_bee3mem/ddr/N_1716
    SLICE_X15Y103.C      Tilo                  0.094   gen_bee3mem/ddr/faw_win[1][3]
                                                       gen_bee3mem/ddr/Stall_RNO
    SLICE_X13Y104.C5     net (fanout=1)        0.371   gen_bee3mem/ddr/Stall
    SLICE_X13Y104.CMUX   Tilo                  0.251   gen_bee3mem/ddr/TlrZ
                                                       gen_bee3mem/ddr/un1_LoadTread_0_lut6_2_o5
    SLICE_X13Y104.B1     net (fanout=18)       0.942   gen_bee3mem/ddr/StartOp
    SLICE_X13Y104.B      Tilo                  0.094   gen_bee3mem/ddr/TlrZ
                                                       gen_bee3mem/ddr/GetNext_RNO
    SLICE_X13Y107.C2     net (fanout=3)        0.899   gen_bee3mem/ddr/GetNext
    SLICE_X13Y107.CMUX   Tilo                  0.250   gen_bee3mem/ddr/OB/N_1917
                                                       gen_bee3mem/ddr/WriteAFpipe_lut6_2_o5
    SLICE_X13Y107.D1     net (fanout=17)       0.875   gen_bee3mem/ddr/WriteAFpipe_2
    SLICE_X13Y107.D      Tilo                  0.094   gen_bee3mem/ddr/OB/N_1917
                                                       gen_bee3mem/ddr/OB/valid_12_f0_0_a2_1[13]
    SLICE_X10Y109.C1     net (fanout=1)        0.871   gen_bee3mem/ddr/OB/N_1917
    SLICE_X10Y109.CLK    Tas                   0.029   gen_bee3mem/ddr/OB/valid[13]
                                                       gen_bee3mem/ddr/OB/valid_RNO[13]
                                                       gen_bee3mem/ddr/OB/valid[13]
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (1.356ns logic, 5.736ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/AFpipe[25] (FF)
  Destination:          gen_bee3mem/ddr/OB/valid[13] (FF)
  Requirement:          8.444ns
  Data Path Delay:      6.908ns (Levels of Logic = 8)
  Clock Path Skew:      -0.044ns (0.646 - 0.690)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufc rising at 8.444ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/AFpipe[25] to gen_bee3mem/ddr/OB/valid[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.AQ      Tcko                  0.471   gen_bee3mem/ddr/AFpipe[24]
                                                       gen_bee3mem/ddr/AFpipe[25]
    SLICE_X15Y103.A4     net (fanout=28)       0.912   gen_bee3mem/ddr/AFpipe[25]
    SLICE_X15Y103.A      Tilo                  0.094   gen_bee3mem/ddr/faw_win[1][3]
                                                       gen_bee3mem/ddr/Stall_1_i_o2_0
    SLICE_X15Y103.B6     net (fanout=1)        0.135   gen_bee3mem/ddr/Stall_1_i_o2_0/O
    SLICE_X15Y103.B      Tilo                  0.094   gen_bee3mem/ddr/faw_win[1][3]
                                                       gen_bee3mem/ddr/Stall_1_i_a2
    SLICE_X15Y103.C3     net (fanout=1)        0.432   gen_bee3mem/ddr/N_1716
    SLICE_X15Y103.C      Tilo                  0.094   gen_bee3mem/ddr/faw_win[1][3]
                                                       gen_bee3mem/ddr/Stall_RNO
    SLICE_X13Y104.C5     net (fanout=1)        0.371   gen_bee3mem/ddr/Stall
    SLICE_X13Y104.CMUX   Tilo                  0.251   gen_bee3mem/ddr/TlrZ
                                                       gen_bee3mem/ddr/un1_LoadTread_0_lut6_2_o5
    SLICE_X13Y104.B1     net (fanout=18)       0.942   gen_bee3mem/ddr/StartOp
    SLICE_X13Y104.B      Tilo                  0.094   gen_bee3mem/ddr/TlrZ
                                                       gen_bee3mem/ddr/GetNext_RNO
    SLICE_X13Y107.C2     net (fanout=3)        0.899   gen_bee3mem/ddr/GetNext
    SLICE_X13Y107.CMUX   Tilo                  0.250   gen_bee3mem/ddr/OB/N_1917
                                                       gen_bee3mem/ddr/WriteAFpipe_lut6_2_o5
    SLICE_X13Y107.D1     net (fanout=17)       0.875   gen_bee3mem/ddr/WriteAFpipe_2
    SLICE_X13Y107.D      Tilo                  0.094   gen_bee3mem/ddr/OB/N_1917
                                                       gen_bee3mem/ddr/OB/valid_12_f0_0_a2_1[13]
    SLICE_X10Y109.C1     net (fanout=1)        0.871   gen_bee3mem/ddr/OB/N_1917
    SLICE_X10Y109.CLK    Tas                   0.029   gen_bee3mem/ddr/OB/valid[13]
                                                       gen_bee3mem/ddr/OB/valid_RNO[13]
                                                       gen_bee3mem/ddr/OB/valid[13]
    -------------------------------------------------  ---------------------------
    Total                                      6.908ns (1.471ns logic, 5.437ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/OB/valid[6] (SLICE_X13Y108.A1), 41 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/AFpipe[25] (FF)
  Destination:          gen_bee3mem/ddr/OB/valid[6] (FF)
  Requirement:          8.444ns
  Data Path Delay:      7.102ns (Levels of Logic = 7)
  Clock Path Skew:      -0.067ns (0.623 - 0.690)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufc rising at 8.444ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/AFpipe[25] to gen_bee3mem/ddr/OB/valid[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.AQ      Tcko                  0.471   gen_bee3mem/ddr/AFpipe[24]
                                                       gen_bee3mem/ddr/AFpipe[25]
    SLICE_X14Y104.D1     net (fanout=28)       1.283   gen_bee3mem/ddr/AFpipe[25]
    SLICE_X14Y104.D      Tilo                  0.094   gen_bee3mem/ddr/act_cnt_1_[2]
                                                       gen_bee3mem/ddr/Stall_RNO_0
    SLICE_X15Y103.C4     net (fanout=1)        0.509   gen_bee3mem/ddr/Stall_RNO_0
    SLICE_X15Y103.C      Tilo                  0.094   gen_bee3mem/ddr/faw_win[1][3]
                                                       gen_bee3mem/ddr/Stall_RNO
    SLICE_X13Y104.C5     net (fanout=1)        0.371   gen_bee3mem/ddr/Stall
    SLICE_X13Y104.CMUX   Tilo                  0.251   gen_bee3mem/ddr/TlrZ
                                                       gen_bee3mem/ddr/un1_LoadTread_0_lut6_2_o5
    SLICE_X13Y104.B1     net (fanout=18)       0.942   gen_bee3mem/ddr/StartOp
    SLICE_X13Y104.B      Tilo                  0.094   gen_bee3mem/ddr/TlrZ
                                                       gen_bee3mem/ddr/GetNext_RNO
    SLICE_X13Y107.C2     net (fanout=3)        0.899   gen_bee3mem/ddr/GetNext
    SLICE_X13Y107.CMUX   Tilo                  0.250   gen_bee3mem/ddr/OB/N_1917
                                                       gen_bee3mem/ddr/WriteAFpipe_lut6_2_o5
    SLICE_X12Y108.D2     net (fanout=17)       0.878   gen_bee3mem/ddr/WriteAFpipe_2
    SLICE_X12Y108.D      Tilo                  0.094   gen_bee3mem/ddr/OB/N_1899
                                                       gen_bee3mem/ddr/OB/valid_12_f0_0_a2_1[6]
    SLICE_X13Y108.A1     net (fanout=1)        0.846   gen_bee3mem/ddr/OB/N_1899
    SLICE_X13Y108.CLK    Tas                   0.026   gen_bee3mem/ddr/OB/valid[7]
                                                       gen_bee3mem/ddr/OB/valid_RNO[6]
                                                       gen_bee3mem/ddr/OB/valid[6]
    -------------------------------------------------  ---------------------------
    Total                                      7.102ns (1.374ns logic, 5.728ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/OB/numOps[2] (FF)
  Destination:          gen_bee3mem/ddr/OB/valid[6] (FF)
  Requirement:          8.444ns
  Data Path Delay:      7.067ns (Levels of Logic = 7)
  Clock Path Skew:      -0.087ns (0.623 - 0.710)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufc rising at 8.444ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/OB/numOps[2] to gen_bee3mem/ddr/OB/valid[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y107.AQ     Tcko                  0.450   gen_bee3mem/ddr/numOps[1]
                                                       gen_bee3mem/ddr/OB/numOps[2]
    SLICE_X15Y103.B1     net (fanout=3)        1.346   gen_bee3mem/ddr/numOps[2]
    SLICE_X15Y103.B      Tilo                  0.094   gen_bee3mem/ddr/faw_win[1][3]
                                                       gen_bee3mem/ddr/Stall_1_i_a2
    SLICE_X15Y103.C3     net (fanout=1)        0.432   gen_bee3mem/ddr/N_1716
    SLICE_X15Y103.C      Tilo                  0.094   gen_bee3mem/ddr/faw_win[1][3]
                                                       gen_bee3mem/ddr/Stall_RNO
    SLICE_X13Y104.C5     net (fanout=1)        0.371   gen_bee3mem/ddr/Stall
    SLICE_X13Y104.CMUX   Tilo                  0.251   gen_bee3mem/ddr/TlrZ
                                                       gen_bee3mem/ddr/un1_LoadTread_0_lut6_2_o5
    SLICE_X13Y104.B1     net (fanout=18)       0.942   gen_bee3mem/ddr/StartOp
    SLICE_X13Y104.B      Tilo                  0.094   gen_bee3mem/ddr/TlrZ
                                                       gen_bee3mem/ddr/GetNext_RNO
    SLICE_X13Y107.C2     net (fanout=3)        0.899   gen_bee3mem/ddr/GetNext
    SLICE_X13Y107.CMUX   Tilo                  0.250   gen_bee3mem/ddr/OB/N_1917
                                                       gen_bee3mem/ddr/WriteAFpipe_lut6_2_o5
    SLICE_X12Y108.D2     net (fanout=17)       0.878   gen_bee3mem/ddr/WriteAFpipe_2
    SLICE_X12Y108.D      Tilo                  0.094   gen_bee3mem/ddr/OB/N_1899
                                                       gen_bee3mem/ddr/OB/valid_12_f0_0_a2_1[6]
    SLICE_X13Y108.A1     net (fanout=1)        0.846   gen_bee3mem/ddr/OB/N_1899
    SLICE_X13Y108.CLK    Tas                   0.026   gen_bee3mem/ddr/OB/valid[7]
                                                       gen_bee3mem/ddr/OB/valid_RNO[6]
                                                       gen_bee3mem/ddr/OB/valid[6]
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (1.353ns logic, 5.714ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/AFpipe[25] (FF)
  Destination:          gen_bee3mem/ddr/OB/valid[6] (FF)
  Requirement:          8.444ns
  Data Path Delay:      6.883ns (Levels of Logic = 8)
  Clock Path Skew:      -0.067ns (0.623 - 0.690)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufc rising at 8.444ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/AFpipe[25] to gen_bee3mem/ddr/OB/valid[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.AQ      Tcko                  0.471   gen_bee3mem/ddr/AFpipe[24]
                                                       gen_bee3mem/ddr/AFpipe[25]
    SLICE_X15Y103.A4     net (fanout=28)       0.912   gen_bee3mem/ddr/AFpipe[25]
    SLICE_X15Y103.A      Tilo                  0.094   gen_bee3mem/ddr/faw_win[1][3]
                                                       gen_bee3mem/ddr/Stall_1_i_o2_0
    SLICE_X15Y103.B6     net (fanout=1)        0.135   gen_bee3mem/ddr/Stall_1_i_o2_0/O
    SLICE_X15Y103.B      Tilo                  0.094   gen_bee3mem/ddr/faw_win[1][3]
                                                       gen_bee3mem/ddr/Stall_1_i_a2
    SLICE_X15Y103.C3     net (fanout=1)        0.432   gen_bee3mem/ddr/N_1716
    SLICE_X15Y103.C      Tilo                  0.094   gen_bee3mem/ddr/faw_win[1][3]
                                                       gen_bee3mem/ddr/Stall_RNO
    SLICE_X13Y104.C5     net (fanout=1)        0.371   gen_bee3mem/ddr/Stall
    SLICE_X13Y104.CMUX   Tilo                  0.251   gen_bee3mem/ddr/TlrZ
                                                       gen_bee3mem/ddr/un1_LoadTread_0_lut6_2_o5
    SLICE_X13Y104.B1     net (fanout=18)       0.942   gen_bee3mem/ddr/StartOp
    SLICE_X13Y104.B      Tilo                  0.094   gen_bee3mem/ddr/TlrZ
                                                       gen_bee3mem/ddr/GetNext_RNO
    SLICE_X13Y107.C2     net (fanout=3)        0.899   gen_bee3mem/ddr/GetNext
    SLICE_X13Y107.CMUX   Tilo                  0.250   gen_bee3mem/ddr/OB/N_1917
                                                       gen_bee3mem/ddr/WriteAFpipe_lut6_2_o5
    SLICE_X12Y108.D2     net (fanout=17)       0.878   gen_bee3mem/ddr/WriteAFpipe_2
    SLICE_X12Y108.D      Tilo                  0.094   gen_bee3mem/ddr/OB/N_1899
                                                       gen_bee3mem/ddr/OB/valid_12_f0_0_a2_1[6]
    SLICE_X13Y108.A1     net (fanout=1)        0.846   gen_bee3mem/ddr/OB/N_1899
    SLICE_X13Y108.CLK    Tas                   0.026   gen_bee3mem/ddr/OB/valid[7]
                                                       gen_bee3mem/ddr/OB/valid_RNO[6]
                                                       gen_bee3mem/ddr/OB/valid[6]
    -------------------------------------------------  ---------------------------
    Total                                      6.883ns (1.468ns logic, 5.415ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx"
        TS_clkin_p / 1.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/Force0 (SLICE_X6Y81.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/TC5x/Force (FF)
  Destination:          gen_bee3mem/ddr/Force0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.280ns (3.741 - 3.461)
  Source Clock:         p0buf rising at 0.000ns
  Destination Clock:    bufc rising at 0.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: gen_bee3mem/TC5x/Force to gen_bee3mem/ddr/Force0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y81.AQ       Tcko                  0.414   gen_bee3mem/Force
                                                       gen_bee3mem/TC5x/Force
    SLICE_X6Y81.AX       net (fanout=1)        0.311   gen_bee3mem/Force
    SLICE_X6Y81.CLK      Tckdi       (-Th)     0.229   gen_bee3mem/ddr/Force0
                                                       gen_bee3mem/ddr/Force0
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.185ns logic, 0.311ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/CReset_3 (SLICE_X13Y100.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/TC5x/ResetDDR (FF)
  Destination:          gen_bee3mem/ddr/CReset_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.361ns (3.800 - 3.439)
  Source Clock:         p0buf rising at 0.000ns
  Destination Clock:    bufc rising at 0.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: gen_bee3mem/TC5x/ResetDDR to gen_bee3mem/ddr/CReset_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y99.AQ      Tcko                  0.414   gen_bee3mem/ResetDDR
                                                       gen_bee3mem/TC5x/ResetDDR
    SLICE_X13Y100.C5     net (fanout=5)        0.366   gen_bee3mem/ResetDDR
    SLICE_X13Y100.CLK    Tah         (-Th)     0.195   gen_bee3mem/ddr/CReset_4
                                                       gen_bee3mem/ddr/CReset_3_RNO
                                                       gen_bee3mem/ddr/CReset_3
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.219ns logic, 0.366ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/CReset_4 (SLICE_X13Y100.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/TC5x/ResetDDR (FF)
  Destination:          gen_bee3mem/ddr/CReset_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.589ns (Levels of Logic = 1)
  Clock Path Skew:      0.361ns (3.800 - 3.439)
  Source Clock:         p0buf rising at 0.000ns
  Destination Clock:    bufc rising at 0.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: gen_bee3mem/TC5x/ResetDDR to gen_bee3mem/ddr/CReset_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y99.AQ      Tcko                  0.414   gen_bee3mem/ResetDDR
                                                       gen_bee3mem/TC5x/ResetDDR
    SLICE_X13Y100.D5     net (fanout=5)        0.370   gen_bee3mem/ResetDDR
    SLICE_X13Y100.CLK    Tah         (-Th)     0.195   gen_bee3mem/ddr/CReset_4
                                                       gen_bee3mem/ddr/CReset_4_RNO
                                                       gen_bee3mem/ddr/CReset_4
    -------------------------------------------------  ---------------------------
    Total                                      0.589ns (0.219ns logic, 0.370ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx"
        TS_clkin_p / 1.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.222ns (period - min period limit)
  Period: 8.444ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: gen_bee3mem/ddr/addrFifo/FIFO18_36_inst/RDCLK
  Logical resource: gen_bee3mem/ddr/addrFifo/FIFO18_36_inst/RDCLK
  Location pin: RAMB36_X0Y22.CLKARDCLKL
  Clock network: bufc
--------------------------------------------------------------------------------
Slack: 6.444ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.444ns
  Low pulse: 4.222ns
  Low pulse limit: 1.000ns (Twpl)
  Physical resource: gen_bee3mem/ddr/OB/rowOut[13]/CLK
  Logical resource: gen_bee3mem/ddr/OB/genblk27.rowMem[13].rowElement/rbx/DP/CLK
  Location pin: SLICE_X8Y110.CLK
  Clock network: bufc
--------------------------------------------------------------------------------
Slack: 6.444ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.444ns
  High pulse: 4.222ns
  High pulse limit: 1.000ns (Twph)
  Physical resource: gen_bee3mem/ddr/OB/rowOut[13]/CLK
  Logical resource: gen_bee3mem/ddr/OB/genblk27.rowMem[13].rowElement/rbx/DP/CLK
  Location pin: SLICE_X8Y110.CLK
  Clock network: bufc
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx = PERIOD      
   TIMEGRP         
"gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx" 7.6         ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 440 paths analyzed, 93 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.492ns.
--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6] (OLOGIC_X2Y41.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (CPU)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6] (FF)
  Requirement:          7.600ns
  Data Path Delay:      7.173ns (Levels of Logic = 0)
  Clock Path Skew:      -0.190ns (1.539 - 1.729)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 0.000ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.187ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6]
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0PHYTXD6 Tmaccko_TXD           2.200   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    OLOGIC_X2Y41.D1         net (fanout=1)        4.539   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/TXD_FROM_MAC[6]
    OLOGIC_X2Y41.CLK        Todck                 0.434   PHY_TXD_c[6]
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6]
    ----------------------------------------------------  ---------------------------
    Total                                         7.173ns (2.634ns logic, 4.539ns route)
                                                          (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2] (OLOGIC_X2Y45.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (CPU)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2] (FF)
  Requirement:          7.600ns
  Data Path Delay:      6.997ns (Levels of Logic = 0)
  Clock Path Skew:      -0.192ns (1.537 - 1.729)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 0.000ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.187ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2]
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0PHYTXD2 Tmaccko_TXD           2.200   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    OLOGIC_X2Y45.D1         net (fanout=1)        4.363   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/TXD_FROM_MAC[2]
    OLOGIC_X2Y45.CLK        Todck                 0.434   PHY_TXD_c[2]
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2]
    ----------------------------------------------------  ---------------------------
    Total                                         6.997ns (2.634ns logic, 4.363ns route)
                                                          (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[3] (OLOGIC_X2Y44.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (CPU)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[3] (FF)
  Requirement:          7.600ns
  Data Path Delay:      6.992ns (Levels of Logic = 0)
  Clock Path Skew:      -0.192ns (1.537 - 1.729)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 0.000ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.187ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[3]
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0PHYTXD3 Tmaccko_TXD           2.200   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    OLOGIC_X2Y44.D1         net (fanout=1)        4.358   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/TXD_FROM_MAC[3]
    OLOGIC_X2Y44.CLK        Todck                 0.434   PHY_TXD_c[3]
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[3]
    ----------------------------------------------------  ---------------------------
    Total                                         6.992ns (2.634ns logic, 4.358ns route)
                                                          (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx = PERIOD
        TIMEGRP
        "gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx" 7.6
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[3] (SLICE_X102Y106.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[3] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y106.CQ    Tcko                  0.414   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[3]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]
    SLICE_X102Y106.D6    net (fanout=3)        0.287   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]
    SLICE_X102Y106.CLK   Tah         (-Th)     0.195   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[3]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/svbl_2167.tx_byte_count_3[3]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[3]
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.219ns logic, 0.287ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[0] (SLICE_X103Y106.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[1] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[0] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.495ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.139 - 0.151)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[1] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y107.BQ    Tcko                  0.414   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[1]
    SLICE_X103Y106.A6    net (fanout=16)       0.278   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[1]
    SLICE_X103Y106.CLK   Tah         (-Th)     0.197   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[1]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/svbl_2167.tx_byte_count_3[0]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[0]
    -------------------------------------------------  ---------------------------
    Total                                      0.495ns (0.217ns logic, 0.278ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3] (SLICE_X103Y107.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.509ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y107.AQ    Tcko                  0.414   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]
    SLICE_X103Y107.A6    net (fanout=16)       0.292   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]
    SLICE_X103Y107.CLK   Tah         (-Th)     0.197   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state_RNO[3]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.217ns logic, 0.292ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx = PERIOD
        TIMEGRP
        "gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx" 7.6
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.600ns
  High pulse: 3.800ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: PHY_GTXCLK_c/SR
  Logical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMIIoddr/SR
  Location pin: OLOGIC_X1Y211.SR
  Clock network: eth_rst
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.600ns
  High pulse: 3.800ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: PHY_TXEN_c/SR
  Logical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TX_EN/SR
  Location pin: OLOGIC_X2Y48.SR
  Clock network: eth_rst
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.600ns
  High pulse: 3.800ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: PHY_TXER_c/SR
  Logical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TX_ER/SR
  Location pin: OLOGIC_X2Y49.SR
  Clock network: eth_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD      
   TIMEGRP         
"gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0"         
TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_w
rapper_i_gt_refclk_out_0_         / 2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 995 paths analyzed, 751 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.MIMDLLBRDATA31), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst (RAM)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.541 - 1.475)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOADOU15    Trcko_DO              0.818   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst
                                                           gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA31 net (fanout=1)        3.213   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/DEBUG[215]
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.079   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                           gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    -----------------------------------------------------  ---------------------------
    Total                                          3.952ns (0.739ns logic, 3.213ns route)
                                                           (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.MIMDLLBRDATA45), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst (RAM)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.951ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.541 - 1.475)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOU6     Trcko_DO              0.818   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst
                                                           gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA45 net (fanout=1)        3.146   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/DEBUG[229]
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY      -0.013   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                           gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    -----------------------------------------------------  ---------------------------
    Total                                          3.951ns (0.805ns logic, 3.146ns route)
                                                           (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.MIMDLLBRDATA43), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst (RAM)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.541 - 1.475)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    RAMB36_X3Y13.DOBDOU5     Trcko_DO              0.818   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst
                                                           gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/genblk197.generate_sdp.ram_sdp_inst
    PCIE_X0Y0.MIMDLLBRDATA43 net (fanout=1)        3.062   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/DEBUG[227]
    PCIE_X0Y0.CRMCORECLK     Tpcidck_DLRETRY       0.029   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                           gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    -----------------------------------------------------  ---------------------------
    Total                                          3.909ns (0.847ns logic, 3.062ns route)
                                                           (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD
        TIMEGRP
        "gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0"
        TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
        / 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.PIPERXVALIDL0), 10 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_1 (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.318ns (1.657 - 1.339)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_1 to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X101Y72.AQ        Tcko                  0.414   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_r_reto
                                                          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_1
    SLICE_X101Y73.A3        net (fanout=2)        0.543   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l0_r_reto
    SLICE_X101Y73.A         Tilo                  0.087   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_valid_out[2]
                                                          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_7_f0[0]
    PCIE_X0Y0.PIPERXVALIDL0 net (fanout=1)        0.631   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_7_f0[0]/O
    PCIE_X0Y0.CRMCORECLK    Tpcickc_MGT (-Th)     1.253   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    ----------------------------------------------------  ---------------------------
    Total                                         0.422ns (-0.752ns logic, 1.174ns route)
                                                          (-178.2% logic, 278.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_8 (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 2)
  Clock Path Skew:      0.303ns (1.657 - 1.354)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_8 to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X100Y77.AQ        Tcko                  0.433   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/l0_ltssm_state_d_reto[3]
                                                          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_8
    SLICE_X101Y73.B6        net (fanout=1)        0.435   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_8
    SLICE_X101Y73.B         Tilo                  0.087   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_valid_out[2]
                                                          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_0_sqmuxa
    SLICE_X101Y73.A5        net (fanout=8)        0.224   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_valid_out[2]
    SLICE_X101Y73.A         Tilo                  0.087   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_valid_out[2]
                                                          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_7_f0[0]
    PCIE_X0Y0.PIPERXVALIDL0 net (fanout=1)        0.631   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_7_f0[0]/O
    PCIE_X0Y0.CRMCORECLK    Tpcickc_MGT (-Th)     1.253   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    ----------------------------------------------------  ---------------------------
    Total                                         0.644ns (-0.646ns logic, 1.290ns route)
                                                          (-100.3% logic, 200.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_2 (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.666ns (Levels of Logic = 1)
  Clock Path Skew:      0.303ns (1.657 - 1.354)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_2 to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X100Y77.CQ        Tcko                  0.433   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/l0_ltssm_state_d_reto[3]
                                                          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_ret_2
    SLICE_X101Y73.A4        net (fanout=2)        0.768   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/dllp_ack_l04_reto
    SLICE_X101Y73.A         Tilo                  0.087   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_valid_out[2]
                                                          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_7_f0[0]
    PCIE_X0Y0.PIPERXVALIDL0 net (fanout=1)        0.631   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/prod_fixes_I/pipe_rx_valid_out_7_f0[0]/O
    PCIE_X0Y0.CRMCORECLK    Tpcickc_MGT (-Th)     1.253   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    ----------------------------------------------------  ---------------------------
    Total                                         0.666ns (-0.733ns logic, 1.399ns route)
                                                          (-110.1% logic, 210.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk210.GTD[0].GT_i (GTP_DUAL_X0Y4.TXDETECTRX0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk207.flop[0].tx_detect_rx_loopback (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk210.GTD[0].GT_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.380ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.766 - 0.677)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk207.flop[0].tx_detect_rx_loopback to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk210.GTD[0].GT_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X106Y89.CQ          Tcko                  0.414   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg[0]
                                                            gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk207.flop[0].tx_detect_rx_loopback
    GTP_DUAL_X0Y4.TXDETECTRX0 net (fanout=1)        1.893   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg[0]
    GTP_DUAL_X0Y4.TXUSRCLK20  Tgtpckc_PCI (-Th)     1.927   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk210.GTD[0].GT_i
                                                            gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/SIO/genblk215.genblk216.pcie_gt_wrapper_i/genblk210.GTD[0].GT_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.380ns (-1.513ns logic, 1.893ns route)
                                                            (-398.2% logic, 498.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.PIPERXSTATUSL02), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[1] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.665ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (1.657 - 1.395)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[1] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X106Y83.BQ          Tcko                  0.414   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2]
                                                            gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[1]
    SLICE_X106Y80.B4          net (fanout=2)        0.638   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[1]
    SLICE_X106Y80.BMUX        Tilo                  0.220   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_phy_status_q[0]
                                                            gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_mod_i_lut6_2_o5[0]
    PCIE_X0Y0.PIPERXSTATUSL02 net (fanout=1)        0.721   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_mod[2]
    PCIE_X0Y0.CRMCORECLK      Tpcickc_MGT (-Th)     1.328   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                            gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    ------------------------------------------------------  ---------------------------
    Total                                           0.665ns (-0.694ns logic, 1.359ns route)
                                                            (-104.4% logic, 204.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[0] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.668ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (1.657 - 1.395)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[0] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X106Y83.AQ          Tcko                  0.414   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2]
                                                            gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[0]
    SLICE_X106Y80.B5          net (fanout=2)        0.634   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[0]
    SLICE_X106Y80.BMUX        Tilo                  0.227   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_phy_status_q[0]
                                                            gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_mod_i_lut6_2_o5[0]
    PCIE_X0Y0.PIPERXSTATUSL02 net (fanout=1)        0.721   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_mod[2]
    PCIE_X0Y0.CRMCORECLK      Tpcickc_MGT (-Th)     1.328   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                            gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    ------------------------------------------------------  ---------------------------
    Total                                           0.668ns (-0.687ns logic, 1.355ns route)
                                                            (-102.8% logic, 202.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.262ns (1.657 - 1.395)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X106Y83.CQ          Tcko                  0.414   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2]
                                                            gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2]
    SLICE_X106Y80.B3          net (fanout=2)        0.845   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_q[2]
    SLICE_X106Y80.BMUX        Tilo                  0.211   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_phy_status_q[0]
                                                            gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_mod_i_lut6_2_o5[0]
    PCIE_X0Y0.PIPERXSTATUSL02 net (fanout=1)        0.721   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pipe_rx_status_mod[2]
    PCIE_X0Y0.CRMCORECLK      Tpcickc_MGT (-Th)     1.328   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                            gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    ------------------------------------------------------  ---------------------------
    Total                                           0.863ns (-0.703ns logic, 1.566ns route)
                                                            (-81.5% logic, 181.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD
        TIMEGRP
        "gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout0"
        TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
        / 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLK
  Logical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLK
  Location pin: PCIE_X0Y0.CRMCORECLK
  Clock network: gen_cpu/pcie_interface/ep/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLKDLO
  Logical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLKDLO
  Location pin: PCIE_X0Y0.CRMCORECLKDLO
  Clock network: gen_cpu/pcie_interface/ep/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLKRXO
  Logical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLKRXO
  Location pin: PCIE_X0Y0.CRMCORECLKRXO
  Clock network: gen_cpu/pcie_interface/ep/pcie_ep0/core_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD      
   TIMEGRP         
"gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1"         
TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_w
rapper_i_gt_refclk_out_0_         / 0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 67716 paths analyzed, 21694 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.916ns.
--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[0] (SLICE_X100Y67.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[0] (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.803ns (Levels of Logic = 1)
  Clock Path Skew:      -0.463ns (3.456 - 3.919)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    gen_cpu/pcie_interface/trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[0]
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR0 Tpcicko_CFG           1.763   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                              gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    SLICE_X100Y67.A6            net (fanout=2)        1.033   gen_cpu/pcie_interface/ep/pcie_ep0/fe_l0_dll_error_vector[0]
    SLICE_X100Y67.CLK           Tas                   0.007   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[3]
                                                              gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0_i[0]
                                                              gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[0]
    --------------------------------------------------------  ---------------------------
    Total                                             2.803ns (1.770ns logic, 1.033ns route)
                                                              (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/genblk243.use_reset_logic.reset_i/softreset_wait_for_cpl (SLICE_X107Y63.A1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/genblk243.use_reset_logic.reset_i/softreset_wait_for_cpl (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.753ns (Levels of Logic = 1)
  Clock Path Skew:      -0.448ns (3.471 - 3.919)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    gen_cpu/pcie_interface/trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/genblk243.use_reset_logic.reset_i/softreset_wait_for_cpl
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.CRMPWRSOFTRESETN Tpcicko_CRM           1.310   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                             gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    SLICE_X107Y63.A1           net (fanout=3)        1.417   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep_CRMPWRSOFTRESETN
    SLICE_X107Y63.CLK          Tas                   0.026   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/genblk243.use_reset_logic.reset_i/l0statscfgtransmitted_d
                                                             gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/genblk243.use_reset_logic.reset_i/softreset_wait_for_cpl_e
                                                             gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/genblk243.use_reset_logic.reset_i/softreset_wait_for_cpl
    -------------------------------------------------------  ---------------------------
    Total                                            2.753ns (1.336ns logic, 1.417ns route)
                                                             (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[3] (SLICE_X100Y67.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[3] (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.709ns (Levels of Logic = 1)
  Clock Path Skew:      -0.463ns (3.456 - 3.919)
  Source Clock:         gen_cpu/pcie_interface/ep/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    gen_cpu/pcie_interface/trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[3]
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR3 Tpcicko_CFG           1.641   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                              gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    SLICE_X100Y67.D6            net (fanout=2)        1.058   gen_cpu/pcie_interface/ep/pcie_ep0/fe_l0_dll_error_vector[3]
    SLICE_X100Y67.CLK           Tas                   0.010   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[3]
                                                              gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0_i[3]
                                                              gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d[3]
    --------------------------------------------------------  ---------------------------
    Total                                             2.709ns (1.651ns logic, 1.058ns route)
                                                              (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD
        TIMEGRP
        "gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1"
        TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
        / 0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.MGMTWDATA24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.074ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata[24] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (1.657 - 1.365)
  Source Clock:         gen_cpu/pcie_interface/trn_clk_c rising at 16.000ns
  Destination Clock:    gen_cpu/pcie_interface/trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata[24] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y70.DQ     Tcko                  0.414   gen_cpu/pcie_interface/ep/pcie_ep0/bridge_mgmt_wdata[24]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_wdata[24]
    PCIE_X0Y0.MGMTWDATA24net (fanout=2)        1.875   gen_cpu/pcie_interface/ep/pcie_ep0/bridge_mgmt_wdata[24]
    PCIE_X0Y0.CRMUSERCLK Tpcickd_MGMT(-Th)     1.923   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (-1.509ns logic, 1.875ns route)
                                                       (-412.3% logic, 512.3% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem (RAMB36_X1Y11.DIBDIU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/post_wr_data[25] (FF)
  Destination:          gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 0)
  Clock Path Skew:      0.342ns (1.645 - 1.303)
  Source Clock:         gen_cpu/pcie_interface/trn_clk_c rising at 16.000ns
  Destination Clock:    gen_cpu/pcie_interface/trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/post_wr_data[25] to gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X27Y60.AQ         Tcko                  0.414   gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/post_wr_data[28]
                                                          gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/post_wr_data[25]
    RAMB36_X1Y11.DIBDIU12   net (fanout=4)        0.304   gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/post_wr_data[25]
    RAMB36_X1Y11.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem
                                                          gen_cpu/pcie_interface/app/PIO/PIO_EP/EP_MEM/EP_MEM/ep_io_mem
    ----------------------------------------------------  ---------------------------
    Total                                         0.432ns (0.128ns logic, 0.304ns route)
                                                          (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (PCIE_X0Y0.MGMTADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_1[6] (FF)
  Destination:          gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (1.657 - 1.346)
  Source Clock:         gen_cpu/pcie_interface/trn_clk_c rising at 16.000ns
  Destination Clock:    gen_cpu/pcie_interface/trn_clk_c rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_1[6] to gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y70.DQ     Tcko                  0.433   gen_cpu/pcie_interface/ep/pcie_ep0/bridge_mgmt_addr[6]
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_1[6]
    PCIE_X0Y0.MGMTADDR6  net (fanout=2)        1.752   gen_cpu/pcie_interface/ep/pcie_ep0/bridge_mgmt_addr[6]
    PCIE_X0Y0.CRMUSERCLK Tpcickc_MGMT(-Th)     1.772   gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
                                                       gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (-1.339ns logic, 1.752ns route)
                                                       (-324.2% logic, 424.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD
        TIMEGRP
        "gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_clocking_i_clkout1"
        TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
        / 0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLK
  Logical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLK
  Location pin: PCIE_X0Y0.CRMUSERCLK
  Clock network: gen_cpu/pcie_interface/trn_clk_c
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLKRXO
  Logical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLKRXO
  Location pin: PCIE_X0Y0.CRMUSERCLKRXO
  Clock network: gen_cpu/pcie_interface/trn_clk_c
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLKTXO
  Logical resource: gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLKTXO
  Location pin: PCIE_X0Y0.CRMUSERCLKTXO
  Clock network: gen_cpu/pcie_interface/trn_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD        
 TIMEGRP "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0"         
TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7734678 paths analyzed, 23651 endpoints analyzed, 16 failing endpoints
 16 timing errors detected. (16 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.660ns.
--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_de/regr.ts.inst[15] (SLICE_X54Y111.SR), 263 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1 (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[15] (FF)
  Requirement:          5.278ns
  Data Path Delay:      5.167ns (Levels of Logic = 4)
  Clock Path Skew:      -0.287ns (3.342 - 3.629)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1 to gen_cpu/gen_de/regr.ts.inst[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y110.AQ     Tcko                  0.471   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1
    SLICE_X75Y110.B4     net (fanout=18)       0.576   gen_cpu/gen_immu/valid_1_0
    SLICE_X75Y110.B      Tilo                  0.094   gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/t_wdata[23]
                                                       gen_cpu/gen_immu/un1_icache_de_in.paddr_0_a3
    SLICE_X72Y110.A5     net (fanout=8)        0.452   gen_cpu/gen_immu/paddr
    SLICE_X72Y110.A      Tilo                  0.094   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/delr_de.pte.ppn_RNIHI5L[21]
    SLICE_X70Y111.B4     net (fanout=3)        0.923   gen_cpu/ppn_RNIHI5L[21]
    SLICE_X70Y111.DMUX   Topbd                 0.727   gen_cpu/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_66
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X59Y112.D6     net (fanout=6)        0.713   gen_cpu/cache_hit
    SLICE_X59Y112.D      Tilo                  0.094   gen_cpu/inst_0[18]
                                                       gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.SR     net (fanout=5)        0.476   gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.CLK    Tsrck                 0.547   gen_cpu/inst_0[17]
                                                       gen_cpu/gen_de/regr.ts.inst[15]
    -------------------------------------------------  ---------------------------
    Total                                      5.167ns (2.027ns logic, 3.140ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[15] (FF)
  Requirement:          5.278ns
  Data Path Delay:      5.163ns (Levels of Logic = 5)
  Clock Path Skew:      -0.287ns (3.342 - 3.629)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid to gen_cpu/gen_de/regr.ts.inst[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y110.BQ     Tcko                  0.471   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid
    SLICE_X75Y109.D5     net (fanout=14)       0.598   gen_cpu/valid_10
    SLICE_X75Y109.DMUX   Tilo                  0.245   gen_cpu/l[9]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_o5[1]
    SLICE_X72Y110.D4     net (fanout=2)        0.536   gen_cpu/N_133
    SLICE_X72Y110.D      Tilo                  0.094   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_RNIMCDF[1]
    SLICE_X70Y110.C4     net (fanout=2)        0.636   gen_cpu/N_41_i
    SLICE_X70Y110.COUT   Topcyc                0.423   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_33
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45
    SLICE_X70Y111.CIN    net (fanout=1)        0.000   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
    SLICE_X70Y111.DMUX   Tcind                 0.330   gen_cpu/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X59Y112.D6     net (fanout=6)        0.713   gen_cpu/cache_hit
    SLICE_X59Y112.D      Tilo                  0.094   gen_cpu/inst_0[18]
                                                       gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.SR     net (fanout=5)        0.476   gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.CLK    Tsrck                 0.547   gen_cpu/inst_0[17]
                                                       gen_cpu/gen_de/regr.ts.inst[15]
    -------------------------------------------------  ---------------------------
    Total                                      5.163ns (2.204ns logic, 2.959ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[15] (FF)
  Requirement:          5.278ns
  Data Path Delay:      5.160ns (Levels of Logic = 5)
  Clock Path Skew:      -0.287ns (3.342 - 3.629)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid to gen_cpu/gen_de/regr.ts.inst[15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y110.BQ     Tcko                  0.471   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid
    SLICE_X75Y109.D5     net (fanout=14)       0.598   gen_cpu/valid_10
    SLICE_X75Y109.D      Tilo                  0.094   gen_cpu/l[9]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_o6[1]
    SLICE_X73Y109.A2     net (fanout=8)        0.790   gen_cpu/lvl_i_m2_lut6_2_O6[1]
    SLICE_X73Y109.A      Tilo                  0.094   gen_cpu/gen_immu/lvl[1]
                                                       gen_cpu/gen_immu/ppn_6_1_0[15]
    SLICE_X70Y110.D6     net (fanout=3)        0.561   gen_cpu/ppn_6_1_0[15]
    SLICE_X70Y110.COUT   Topcyd                0.392   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_55
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45
    SLICE_X70Y111.CIN    net (fanout=1)        0.000   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
    SLICE_X70Y111.DMUX   Tcind                 0.330   gen_cpu/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X59Y112.D6     net (fanout=6)        0.713   gen_cpu/cache_hit
    SLICE_X59Y112.D      Tilo                  0.094   gen_cpu/inst_0[18]
                                                       gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.SR     net (fanout=5)        0.476   gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.CLK    Tsrck                 0.547   gen_cpu/inst_0[17]
                                                       gen_cpu/gen_de/regr.ts.inst[15]
    -------------------------------------------------  ---------------------------
    Total                                      5.160ns (2.022ns logic, 3.138ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_de/regr.ts.inst[16] (SLICE_X54Y111.SR), 263 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1 (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[16] (FF)
  Requirement:          5.278ns
  Data Path Delay:      5.167ns (Levels of Logic = 4)
  Clock Path Skew:      -0.287ns (3.342 - 3.629)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1 to gen_cpu/gen_de/regr.ts.inst[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y110.AQ     Tcko                  0.471   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1
    SLICE_X75Y110.B4     net (fanout=18)       0.576   gen_cpu/gen_immu/valid_1_0
    SLICE_X75Y110.B      Tilo                  0.094   gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/t_wdata[23]
                                                       gen_cpu/gen_immu/un1_icache_de_in.paddr_0_a3
    SLICE_X72Y110.A5     net (fanout=8)        0.452   gen_cpu/gen_immu/paddr
    SLICE_X72Y110.A      Tilo                  0.094   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/delr_de.pte.ppn_RNIHI5L[21]
    SLICE_X70Y111.B4     net (fanout=3)        0.923   gen_cpu/ppn_RNIHI5L[21]
    SLICE_X70Y111.DMUX   Topbd                 0.727   gen_cpu/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_66
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X59Y112.D6     net (fanout=6)        0.713   gen_cpu/cache_hit
    SLICE_X59Y112.D      Tilo                  0.094   gen_cpu/inst_0[18]
                                                       gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.SR     net (fanout=5)        0.476   gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.CLK    Tsrck                 0.547   gen_cpu/inst_0[17]
                                                       gen_cpu/gen_de/regr.ts.inst[16]
    -------------------------------------------------  ---------------------------
    Total                                      5.167ns (2.027ns logic, 3.140ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[16] (FF)
  Requirement:          5.278ns
  Data Path Delay:      5.163ns (Levels of Logic = 5)
  Clock Path Skew:      -0.287ns (3.342 - 3.629)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid to gen_cpu/gen_de/regr.ts.inst[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y110.BQ     Tcko                  0.471   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid
    SLICE_X75Y109.D5     net (fanout=14)       0.598   gen_cpu/valid_10
    SLICE_X75Y109.DMUX   Tilo                  0.245   gen_cpu/l[9]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_o5[1]
    SLICE_X72Y110.D4     net (fanout=2)        0.536   gen_cpu/N_133
    SLICE_X72Y110.D      Tilo                  0.094   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_RNIMCDF[1]
    SLICE_X70Y110.C4     net (fanout=2)        0.636   gen_cpu/N_41_i
    SLICE_X70Y110.COUT   Topcyc                0.423   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_33
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45
    SLICE_X70Y111.CIN    net (fanout=1)        0.000   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
    SLICE_X70Y111.DMUX   Tcind                 0.330   gen_cpu/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X59Y112.D6     net (fanout=6)        0.713   gen_cpu/cache_hit
    SLICE_X59Y112.D      Tilo                  0.094   gen_cpu/inst_0[18]
                                                       gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.SR     net (fanout=5)        0.476   gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.CLK    Tsrck                 0.547   gen_cpu/inst_0[17]
                                                       gen_cpu/gen_de/regr.ts.inst[16]
    -------------------------------------------------  ---------------------------
    Total                                      5.163ns (2.204ns logic, 2.959ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[16] (FF)
  Requirement:          5.278ns
  Data Path Delay:      5.160ns (Levels of Logic = 5)
  Clock Path Skew:      -0.287ns (3.342 - 3.629)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid to gen_cpu/gen_de/regr.ts.inst[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y110.BQ     Tcko                  0.471   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid
    SLICE_X75Y109.D5     net (fanout=14)       0.598   gen_cpu/valid_10
    SLICE_X75Y109.D      Tilo                  0.094   gen_cpu/l[9]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_o6[1]
    SLICE_X73Y109.A2     net (fanout=8)        0.790   gen_cpu/lvl_i_m2_lut6_2_O6[1]
    SLICE_X73Y109.A      Tilo                  0.094   gen_cpu/gen_immu/lvl[1]
                                                       gen_cpu/gen_immu/ppn_6_1_0[15]
    SLICE_X70Y110.D6     net (fanout=3)        0.561   gen_cpu/ppn_6_1_0[15]
    SLICE_X70Y110.COUT   Topcyd                0.392   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_55
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45
    SLICE_X70Y111.CIN    net (fanout=1)        0.000   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
    SLICE_X70Y111.DMUX   Tcind                 0.330   gen_cpu/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X59Y112.D6     net (fanout=6)        0.713   gen_cpu/cache_hit
    SLICE_X59Y112.D      Tilo                  0.094   gen_cpu/inst_0[18]
                                                       gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.SR     net (fanout=5)        0.476   gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.CLK    Tsrck                 0.547   gen_cpu/inst_0[17]
                                                       gen_cpu/gen_de/regr.ts.inst[16]
    -------------------------------------------------  ---------------------------
    Total                                      5.160ns (2.022ns logic, 3.138ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_de/regr.ts.inst[17] (SLICE_X54Y111.SR), 263 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1 (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[17] (FF)
  Requirement:          5.278ns
  Data Path Delay:      5.167ns (Levels of Logic = 4)
  Clock Path Skew:      -0.287ns (3.342 - 3.629)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1 to gen_cpu/gen_de/regr.ts.inst[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y110.AQ     Tcko                  0.471   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_1
    SLICE_X75Y110.B4     net (fanout=18)       0.576   gen_cpu/gen_immu/valid_1_0
    SLICE_X75Y110.B      Tilo                  0.094   gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/t_wdata[23]
                                                       gen_cpu/gen_immu/un1_icache_de_in.paddr_0_a3
    SLICE_X72Y110.A5     net (fanout=8)        0.452   gen_cpu/gen_immu/paddr
    SLICE_X72Y110.A      Tilo                  0.094   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/delr_de.pte.ppn_RNIHI5L[21]
    SLICE_X70Y111.B4     net (fanout=3)        0.923   gen_cpu/ppn_RNIHI5L[21]
    SLICE_X70Y111.DMUX   Topbd                 0.727   gen_cpu/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_66
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X59Y112.D6     net (fanout=6)        0.713   gen_cpu/cache_hit
    SLICE_X59Y112.D      Tilo                  0.094   gen_cpu/inst_0[18]
                                                       gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.SR     net (fanout=5)        0.476   gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.CLK    Tsrck                 0.547   gen_cpu/inst_0[17]
                                                       gen_cpu/gen_de/regr.ts.inst[17]
    -------------------------------------------------  ---------------------------
    Total                                      5.167ns (2.027ns logic, 3.140ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[17] (FF)
  Requirement:          5.278ns
  Data Path Delay:      5.163ns (Levels of Logic = 5)
  Clock Path Skew:      -0.287ns (3.342 - 3.629)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid to gen_cpu/gen_de/regr.ts.inst[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y110.BQ     Tcko                  0.471   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid
    SLICE_X75Y109.D5     net (fanout=14)       0.598   gen_cpu/valid_10
    SLICE_X75Y109.DMUX   Tilo                  0.245   gen_cpu/l[9]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_o5[1]
    SLICE_X72Y110.D4     net (fanout=2)        0.536   gen_cpu/N_133
    SLICE_X72Y110.D      Tilo                  0.094   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_RNIMCDF[1]
    SLICE_X70Y110.C4     net (fanout=2)        0.636   gen_cpu/N_41_i
    SLICE_X70Y110.COUT   Topcyc                0.423   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_33
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45
    SLICE_X70Y111.CIN    net (fanout=1)        0.000   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
    SLICE_X70Y111.DMUX   Tcind                 0.330   gen_cpu/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X59Y112.D6     net (fanout=6)        0.713   gen_cpu/cache_hit
    SLICE_X59Y112.D      Tilo                  0.094   gen_cpu/inst_0[18]
                                                       gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.SR     net (fanout=5)        0.476   gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.CLK    Tsrck                 0.547   gen_cpu/inst_0[17]
                                                       gen_cpu/gen_de/regr.ts.inst[17]
    -------------------------------------------------  ---------------------------
    Total                                      5.163ns (2.204ns logic, 2.959ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[17] (FF)
  Requirement:          5.278ns
  Data Path Delay:      5.160ns (Levels of Logic = 5)
  Clock Path Skew:      -0.287ns (3.342 - 3.629)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid to gen_cpu/gen_de/regr.ts.inst[17]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y110.BQ     Tcko                  0.471   gen_cpu/valid_10
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid
    SLICE_X75Y109.D5     net (fanout=14)       0.598   gen_cpu/valid_10
    SLICE_X75Y109.D      Tilo                  0.094   gen_cpu/l[9]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2_lut6_2_o6[1]
    SLICE_X73Y109.A2     net (fanout=8)        0.790   gen_cpu/lvl_i_m2_lut6_2_O6[1]
    SLICE_X73Y109.A      Tilo                  0.094   gen_cpu/gen_immu/lvl[1]
                                                       gen_cpu/gen_immu/ppn_6_1_0[15]
    SLICE_X70Y110.D6     net (fanout=3)        0.561   gen_cpu/ppn_6_1_0[15]
    SLICE_X70Y110.COUT   Topcyd                0.392   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_55
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45
    SLICE_X70Y111.CIN    net (fanout=1)        0.000   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
    SLICE_X70Y111.DMUX   Tcind                 0.330   gen_cpu/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X59Y112.D6     net (fanout=6)        0.713   gen_cpu/cache_hit
    SLICE_X59Y112.D      Tilo                  0.094   gen_cpu/inst_0[18]
                                                       gen_cpu/gen_de/svbl_561.get_regr_0.svbl_558.un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.SR     net (fanout=5)        0.476   gen_cpu/gen_de/un65_regr_0_a2_RNIBCOU1
    SLICE_X54Y111.CLK    Tsrck                 0.547   gen_cpu/inst_0[17]
                                                       gen_cpu/gen_de/regr.ts.inst[17]
    -------------------------------------------------  ---------------------------
    Total                                      5.160ns (2.022ns logic, 3.138ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD
        TIMEGRP "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0"
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[13] (SLICE_X16Y114.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/div_ififo/dout.op2[13] (FF)
  Destination:          gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[13] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.666ns (Levels of Logic = 0)
  Clock Path Skew:      0.289ns (3.777 - 3.488)
  Source Clock:         dll_clk2x_buf rising at 10.555ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Minimum Data Path: gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/div_ififo/dout.op2[13] to gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[13]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y109.DQ     Tcko                  0.433   gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/op2_0[13]
                                                       gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/div_ififo/dout.op2[13]
    SLICE_X16Y114.DX     net (fanout=1)        0.463   gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/op2_0[13]
    SLICE_X16Y114.CLK    Tckdi       (-Th)     0.230   gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/d[13]
                                                       gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[13]
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (0.203ns logic, 0.463ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[9] (SLICE_X23Y110.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/div_ififo/dout.op2[9] (FF)
  Destination:          gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[9] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 0)
  Clock Path Skew:      0.259ns (3.738 - 3.479)
  Source Clock:         dll_clk2x_buf rising at 10.555ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Minimum Data Path: gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/div_ififo/dout.op2[9] to gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[9]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y107.AQ     Tcko                  0.433   gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/tid[2]
                                                       gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/div_ififo/dout.op2[9]
    SLICE_X23Y110.DX     net (fanout=1)        0.426   gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/op2_0[9]
    SLICE_X23Y110.CLK    Tckdi       (-Th)     0.219   gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/d[9]
                                                       gen_cpu/gen_ex/genblk100.genblk101.xalu_mul_div/gen_div/genblk61.genblk62.idiv/rd.d[9]
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.214ns logic, 0.426ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_ex/r_mrin.fp_ex_res[12] (SLICE_X45Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fpop_out_buf/genblk170.genblk171.dout.result[12] (FF)
  Destination:          gen_cpu/gen_ex/r_mrin.fp_ex_res[12] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 0)
  Clock Path Skew:      0.240ns (3.622 - 3.382)
  Source Clock:         dll_clk2x_buf rising at 10.555ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Minimum Data Path: gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fpop_out_buf/genblk170.genblk171.dout.result[12] to gen_cpu/gen_ex/r_mrin.fp_ex_res[12]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y52.AQ      Tcko                  0.433   gen_cpu/gen_ex/un1_gen_fpu_if[22]
                                                       gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fpop_out_buf/genblk170.genblk171.dout.result[12]
    SLICE_X45Y55.AX      net (fanout=1)        0.417   gen_cpu/gen_ex/un1_gen_fpu_if[20]
    SLICE_X45Y55.CLK     Tckdi       (-Th)     0.229   gen_cpu/fp_ex_res[15]
                                                       gen_cpu/gen_ex/r_mrin.fp_ex_res[12]
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.204ns logic, 0.417ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD
        TIMEGRP "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0"
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 7.490ns (period - min period limit)
  Period: 10.555ns
  Min period limit: 3.065ns (326.264MHz) (Trper_CLKA)
  Physical resource: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKL
  Logical resource: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKL
  Location pin: RAMB36_X3Y15.CLKARDCLKL
  Clock network: dll_clk0_buf
--------------------------------------------------------------------------------
Slack: 7.490ns (period - min period limit)
  Period: 10.555ns
  Min period limit: 3.065ns (326.264MHz) (Trper_CLKA)
  Physical resource: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKU
  Logical resource: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKU
  Location pin: RAMB36_X3Y15.CLKARDCLKU
  Clock network: dll_clk0_buf
--------------------------------------------------------------------------------
Slack: 7.490ns (period - min period limit)
  Period: 10.555ns
  Min period limit: 3.065ns (326.264MHz) (Trper_CLKA)
  Physical resource: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDRCLKL
  Logical resource: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDRCLKL
  Location pin: RAMB36_X3Y15.REGCLKARDRCLKL
  Clock network: dll_clk0_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD       
  TIMEGRP         
"gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x"         
TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 94998 paths analyzed, 21674 endpoints analyzed, 120 failing endpoints
 120 timing errors detected. (120 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.702ns.
--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAMB36_X2Y18.ADDRAL14), 595 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAM)
  Requirement:          5.277ns
  Data Path Delay:      6.924ns (Levels of Logic = 6)
  Clock Path Skew:      -0.360ns (3.405 - 3.765)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU6    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.C1         net (fanout=2)        1.265   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[45]
    SLICE_X87Y79.COUT       Topcyc                0.423   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_33
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34
    SLICE_X87Y80.CIN        net (fanout=1)        0.000   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
    SLICE_X87Y80.BMUX       Tcinb                 0.262   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56
    SLICE_X86Y80.A1         net (fanout=25)       0.827   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
    SLICE_X86Y80.A          Tilo                  0.094   gen_cpu/gen_dmmu/ppn_0_sqmuxa_0
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1
    SLICE_X78Y79.D6         net (fanout=5)        0.540   gen_cpu/gen_dmmu/N_293_1
    SLICE_X78Y79.D          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y79.B5         net (fanout=6)        0.377   gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y79.B          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/new_pte.ppn_m[9]
    SLICE_X74Y85.D6         net (fanout=2)        0.651   gen_cpu/ppn_1[9]
    SLICE_X74Y85.D          Tilo                  0.094   gen_cpu/gen_dmmu/mmuat_0[2]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]
    RAMB36_X2Y18.ADDRAL14   net (fanout=9)        0.934   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]
    RAMB36_X2Y18.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    ----------------------------------------------------  ---------------------------
    Total                                         6.924ns (2.330ns logic, 4.594ns route)
                                                          (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAM)
  Requirement:          5.277ns
  Data Path Delay:      6.881ns (Levels of Logic = 5)
  Clock Path Skew:      -0.364ns (3.405 - 3.769)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y15.DOBDOL7    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X86Y77.C1         net (fanout=2)        1.113   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_3[46]
    SLICE_X86Y77.COUT       Topcyc                0.423   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_34/O
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_33
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_34
    SLICE_X86Y78.CIN        net (fanout=1)        0.000   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_34/O
    SLICE_X86Y78.BMUX       Tcinb                 0.262   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_small_we_i_i[1]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_56
    SLICE_X83Y80.C2         net (fanout=3)        0.942   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un9_tlb_small_hit
    SLICE_X83Y80.CMUX       Tilo                  0.250   gen_cpu/gen_dmmu/exception_valid_0
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_0_lut6_2/LUT5
    SLICE_X78Y79.B2         net (fanout=23)       0.849   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/N_30750_i
    SLICE_X78Y79.B          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/new_pte.ppn_m[9]
    SLICE_X74Y85.D6         net (fanout=2)        0.651   gen_cpu/ppn_1[9]
    SLICE_X74Y85.D          Tilo                  0.094   gen_cpu/gen_dmmu/mmuat_0[2]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]
    RAMB36_X2Y18.ADDRAL14   net (fanout=9)        0.934   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]
    RAMB36_X2Y18.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    ----------------------------------------------------  ---------------------------
    Total                                         6.881ns (2.392ns logic, 4.489ns route)
                                                          (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAM)
  Requirement:          5.277ns
  Data Path Delay:      6.877ns (Levels of Logic = 6)
  Clock Path Skew:      -0.360ns (3.405 - 3.765)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU7    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.C2         net (fanout=2)        1.218   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[47]
    SLICE_X87Y79.COUT       Topcyc                0.423   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_33
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34
    SLICE_X87Y80.CIN        net (fanout=1)        0.000   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
    SLICE_X87Y80.BMUX       Tcinb                 0.262   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56
    SLICE_X86Y80.A1         net (fanout=25)       0.827   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
    SLICE_X86Y80.A          Tilo                  0.094   gen_cpu/gen_dmmu/ppn_0_sqmuxa_0
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1
    SLICE_X78Y79.D6         net (fanout=5)        0.540   gen_cpu/gen_dmmu/N_293_1
    SLICE_X78Y79.D          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y79.B5         net (fanout=6)        0.377   gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y79.B          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/new_pte.ppn_m[9]
    SLICE_X74Y85.D6         net (fanout=2)        0.651   gen_cpu/ppn_1[9]
    SLICE_X74Y85.D          Tilo                  0.094   gen_cpu/gen_dmmu/mmuat_0[2]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]
    RAMB36_X2Y18.ADDRAL14   net (fanout=9)        0.934   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]
    RAMB36_X2Y18.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    ----------------------------------------------------  ---------------------------
    Total                                         6.877ns (2.330ns logic, 4.547ns route)
                                                          (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAMB36_X2Y18.ADDRAU14), 595 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAM)
  Requirement:          5.277ns
  Data Path Delay:      6.924ns (Levels of Logic = 6)
  Clock Path Skew:      -0.349ns (3.416 - 3.765)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU6    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.C1         net (fanout=2)        1.265   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[45]
    SLICE_X87Y79.COUT       Topcyc                0.423   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_33
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34
    SLICE_X87Y80.CIN        net (fanout=1)        0.000   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
    SLICE_X87Y80.BMUX       Tcinb                 0.262   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56
    SLICE_X86Y80.A1         net (fanout=25)       0.827   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
    SLICE_X86Y80.A          Tilo                  0.094   gen_cpu/gen_dmmu/ppn_0_sqmuxa_0
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1
    SLICE_X78Y79.D6         net (fanout=5)        0.540   gen_cpu/gen_dmmu/N_293_1
    SLICE_X78Y79.D          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y79.B5         net (fanout=6)        0.377   gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y79.B          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/new_pte.ppn_m[9]
    SLICE_X74Y85.D6         net (fanout=2)        0.651   gen_cpu/ppn_1[9]
    SLICE_X74Y85.D          Tilo                  0.094   gen_cpu/gen_dmmu/mmuat_0[2]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]
    RAMB36_X2Y18.ADDRAU14   net (fanout=9)        0.934   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]
    RAMB36_X2Y18.CLKARDCLKU Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    ----------------------------------------------------  ---------------------------
    Total                                         6.924ns (2.330ns logic, 4.594ns route)
                                                          (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAM)
  Requirement:          5.277ns
  Data Path Delay:      6.881ns (Levels of Logic = 5)
  Clock Path Skew:      -0.353ns (3.416 - 3.769)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y15.DOBDOL7    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X86Y77.C1         net (fanout=2)        1.113   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_3[46]
    SLICE_X86Y77.COUT       Topcyc                0.423   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_34/O
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_33
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_34
    SLICE_X86Y78.CIN        net (fanout=1)        0.000   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_34/O
    SLICE_X86Y78.BMUX       Tcinb                 0.262   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_small_we_i_i[1]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un9_tlb_small_hit_0_I_56
    SLICE_X83Y80.C2         net (fanout=3)        0.942   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un9_tlb_small_hit
    SLICE_X83Y80.CMUX       Tilo                  0.250   gen_cpu/gen_dmmu/exception_valid_0
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_0_lut6_2/LUT5
    SLICE_X78Y79.B2         net (fanout=23)       0.849   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/N_30750_i
    SLICE_X78Y79.B          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/new_pte.ppn_m[9]
    SLICE_X74Y85.D6         net (fanout=2)        0.651   gen_cpu/ppn_1[9]
    SLICE_X74Y85.D          Tilo                  0.094   gen_cpu/gen_dmmu/mmuat_0[2]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]
    RAMB36_X2Y18.ADDRAU14   net (fanout=9)        0.934   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]
    RAMB36_X2Y18.CLKARDCLKU Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    ----------------------------------------------------  ---------------------------
    Total                                         6.881ns (2.392ns logic, 4.489ns route)
                                                          (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAM)
  Requirement:          5.277ns
  Data Path Delay:      6.877ns (Levels of Logic = 6)
  Clock Path Skew:      -0.349ns (3.416 - 3.765)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU7    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.C2         net (fanout=2)        1.218   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[47]
    SLICE_X87Y79.COUT       Topcyc                0.423   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_33
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34
    SLICE_X87Y80.CIN        net (fanout=1)        0.000   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
    SLICE_X87Y80.BMUX       Tcinb                 0.262   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56
    SLICE_X86Y80.A1         net (fanout=25)       0.827   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
    SLICE_X86Y80.A          Tilo                  0.094   gen_cpu/gen_dmmu/ppn_0_sqmuxa_0
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1
    SLICE_X78Y79.D6         net (fanout=5)        0.540   gen_cpu/gen_dmmu/N_293_1
    SLICE_X78Y79.D          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y79.B5         net (fanout=6)        0.377   gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y79.B          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/new_pte.ppn_m[9]
    SLICE_X74Y85.D6         net (fanout=2)        0.651   gen_cpu/ppn_1[9]
    SLICE_X74Y85.D          Tilo                  0.094   gen_cpu/gen_dmmu/mmuat_0[2]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]
    RAMB36_X2Y18.ADDRAU14   net (fanout=9)        0.934   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[8]
    RAMB36_X2Y18.CLKARDCLKU Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    ----------------------------------------------------  ---------------------------
    Total                                         6.877ns (2.330ns logic, 4.547ns route)
                                                          (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAMB36_X2Y18.ADDRAL13), 595 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAM)
  Requirement:          5.277ns
  Data Path Delay:      6.799ns (Levels of Logic = 6)
  Clock Path Skew:      -0.360ns (3.405 - 3.765)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU6    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.C1         net (fanout=2)        1.265   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[45]
    SLICE_X87Y79.COUT       Topcyc                0.423   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_33
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34
    SLICE_X87Y80.CIN        net (fanout=1)        0.000   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
    SLICE_X87Y80.BMUX       Tcinb                 0.262   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56
    SLICE_X86Y80.A1         net (fanout=25)       0.827   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
    SLICE_X86Y80.A          Tilo                  0.094   gen_cpu/gen_dmmu/ppn_0_sqmuxa_0
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1
    SLICE_X78Y79.D6         net (fanout=5)        0.540   gen_cpu/gen_dmmu/N_293_1
    SLICE_X78Y79.D          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y80.B4         net (fanout=6)        0.534   gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y80.B          Tilo                  0.094   gen_cpu/delr_m2_new_tag[11]
                                                          gen_cpu/gen_dmmu/new_pte.ppn_m[8]
    SLICE_X75Y83.A6         net (fanout=2)        0.462   gen_cpu/ppn_1[8]
    SLICE_X75Y83.A          Tilo                  0.094   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[3]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[7]
    RAMB36_X2Y18.ADDRAL13   net (fanout=9)        0.841   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[7]
    RAMB36_X2Y18.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    ----------------------------------------------------  ---------------------------
    Total                                         6.799ns (2.330ns logic, 4.469ns route)
                                                          (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAM)
  Requirement:          5.277ns
  Data Path Delay:      6.752ns (Levels of Logic = 6)
  Clock Path Skew:      -0.360ns (3.405 - 3.765)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU7    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.C2         net (fanout=2)        1.218   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[47]
    SLICE_X87Y79.COUT       Topcyc                0.423   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_33
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34
    SLICE_X87Y80.CIN        net (fanout=1)        0.000   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
    SLICE_X87Y80.BMUX       Tcinb                 0.262   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56
    SLICE_X86Y80.A1         net (fanout=25)       0.827   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
    SLICE_X86Y80.A          Tilo                  0.094   gen_cpu/gen_dmmu/ppn_0_sqmuxa_0
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1
    SLICE_X78Y79.D6         net (fanout=5)        0.540   gen_cpu/gen_dmmu/N_293_1
    SLICE_X78Y79.D          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y80.B4         net (fanout=6)        0.534   gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y80.B          Tilo                  0.094   gen_cpu/delr_m2_new_tag[11]
                                                          gen_cpu/gen_dmmu/new_pte.ppn_m[8]
    SLICE_X75Y83.A6         net (fanout=2)        0.462   gen_cpu/ppn_1[8]
    SLICE_X75Y83.A          Tilo                  0.094   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[3]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[7]
    RAMB36_X2Y18.ADDRAL13   net (fanout=9)        0.841   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[7]
    RAMB36_X2Y18.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    ----------------------------------------------------  ---------------------------
    Total                                         6.752ns (2.330ns logic, 4.422ns route)
                                                          (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data (RAM)
  Requirement:          5.277ns
  Data Path Delay:      6.673ns (Levels of Logic = 6)
  Clock Path Skew:      -0.360ns (3.405 - 3.765)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU5    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.B3         net (fanout=2)        1.061   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_4[43]
    SLICE_X87Y79.COUT       Topcyb                0.501   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_22
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34
    SLICE_X87Y80.CIN        net (fanout=1)        0.000   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_34/O
    SLICE_X87Y80.BMUX       Tcinb                 0.262   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un1_tlb_small_hit_0_I_56
    SLICE_X86Y80.A1         net (fanout=25)       0.827   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/un1_tlb_small_hit
    SLICE_X86Y80.A          Tilo                  0.094   gen_cpu/gen_dmmu/ppn_0_sqmuxa_0
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlbram2iu.valid_1
    SLICE_X78Y79.D6         net (fanout=5)        0.540   gen_cpu/gen_dmmu/N_293_1
    SLICE_X78Y79.D          Tilo                  0.094   gen_cpu/new_tag[13]
                                                          gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y80.B4         net (fanout=6)        0.534   gen_cpu/gen_dmmu/ppn_3_sqmuxa_0
    SLICE_X78Y80.B          Tilo                  0.094   gen_cpu/delr_m2_new_tag[11]
                                                          gen_cpu/gen_dmmu/new_pte.ppn_m[8]
    SLICE_X75Y83.A6         net (fanout=2)        0.462   gen_cpu/ppn_1[8]
    SLICE_X75Y83.A          Tilo                  0.094   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[3]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[7]
    RAMB36_X2Y18.ADDRAL13   net (fanout=9)        0.841   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[7]
    RAMB36_X2Y18.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/genblk5.genblk8.genblk9[3].dc_data
    ----------------------------------------------------  ---------------------------
    Total                                         6.673ns (2.408ns logic, 4.265ns route)
                                                          (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD
        TIMEGRP
        "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x"
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][16] (SLICE_X21Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/gen_regacc/exr.fpudata.op2[16] (FF)
  Destination:          gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][16] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.397ns (3.812 - 3.415)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 0.000ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Minimum Data Path: gen_cpu/gen_regacc/exr.fpudata.op2[16] to gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y64.AQ      Tcko                  0.433   gen_cpu/op2_0[19]
                                                       gen_cpu/gen_regacc/exr.fpudata.op2[16]
    SLICE_X21Y58.AX      net (fanout=1)        0.612   gen_cpu/op2_0[16]
    SLICE_X21Y58.CLK     Tckdi       (-Th)     0.229   gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][19]
                                                       gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][16]
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.204ns logic, 0.612ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][15] (SLICE_X23Y59.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/gen_regacc/exr.fpudata.op2[15] (FF)
  Destination:          gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][15] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.801ns (Levels of Logic = 0)
  Clock Path Skew:      0.382ns (3.796 - 3.414)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 0.000ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Minimum Data Path: gen_cpu/gen_regacc/exr.fpudata.op2[15] to gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][15]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y66.DQ      Tcko                  0.414   gen_cpu/op2_0[15]
                                                       gen_cpu/gen_regacc/exr.fpudata.op2[15]
    SLICE_X23Y59.DX      net (fanout=1)        0.606   gen_cpu/op2_0[15]
    SLICE_X23Y59.CLK     Tckdi       (-Th)     0.219   gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][15]
                                                       gen_cpu/gen_ex/genblk103.genblk104.gen_fpu_if/fp_op_delay_reg/data[0][15]
    -------------------------------------------------  ---------------------------
    Total                                      0.801ns (0.195ns logic, 0.606ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data (RAMB36_X2Y24.DIADIU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[217] (FF)
  Destination:          gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.419ns (3.867 - 3.448)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 0.000ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Minimum Data Path: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[217] to gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y120.AQ        Tcko                  0.414   gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[220]
                                                          gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[217]
    RAMB36_X2Y24.DIADIU12   net (fanout=1)        0.783   gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[217]
    RAMB36_X2Y24.CLKBWRCLKU Trckd_DI_ECC(-Th)     0.358   gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data
                                                          gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data
    ----------------------------------------------------  ---------------------------
    Total                                         0.839ns (0.056ns logic, 0.783ns route)
                                                          (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD
        TIMEGRP
        "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x"
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.212ns (period - min period limit)
  Period: 5.277ns
  Min period limit: 3.065ns (326.264MHz) (Trper_CLKA)
  Physical resource: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKL
  Logical resource: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKL
  Location pin: RAMB36_X2Y27.CLKARDCLKL
  Clock network: dll_clk2x_buf
--------------------------------------------------------------------------------
Slack: 2.212ns (period - min period limit)
  Period: 5.277ns
  Min period limit: 3.065ns (326.264MHz) (Trper_CLKA)
  Physical resource: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKU
  Logical resource: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKU
  Location pin: RAMB36_X2Y27.CLKARDCLKU
  Clock network: dll_clk2x_buf
--------------------------------------------------------------------------------
Slack: 2.212ns (period - min period limit)
  Period: 5.277ns
  Min period limit: 3.065ns (326.264MHz) (Trper_CLKA)
  Physical resource: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDRCLKL
  Logical resource: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDRCLKL
  Location pin: RAMB36_X2Y27.REGCLKARDRCLKL
  Clock network: dll_clk2x_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 3 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.341ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.919ns gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLK
  Arrival 2:            3.645ns gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.341ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.918ns gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLKTXO
  Arrival 2:            3.644ns gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLKTXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------
Slack:                  0.343ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.888ns gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMCORECLKRXO
  Arrival 2:            3.616ns gen_cpu/pcie_interface/ep/pcie_ep0/pcie_blk/pcie_ep/PCIE_INTERNAL_1_1/CRMUSERCLKRXO
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkin_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkin_p                     |      9.500ns|      8.332ns|     13.864ns|            0|          136|            3|      8381108|
| TS_gen_gclk_rst_gen_clk_genblk|     10.556ns|      6.000ns|     15.404ns|            0|          136|            3|      7829676|
| 47_genblk48_xcv5_gen_clk_dfs_c|             |             |             |             |             |             |             |
| lkfx                          |             |             |             |             |             |             |             |
|  TS_gen_gclk_rst_gen_clk_genbl|     10.556ns|     11.660ns|          N/A|           16|            0|      7734678|            0|
|  k47_genblk48_xcv5_gen_clk_dll|             |             |             |             |             |             |             |
|  _clk0                        |             |             |             |             |             |             |             |
|  TS_gen_gclk_rst_gen_clk_genbl|      5.278ns|      7.702ns|          N/A|          120|            0|        94998|            0|
|  k47_genblk48_xcv5_gen_clk_dll|             |             |             |             |             |             |             |
|  _clk2x                       |             |             |             |             |             |             |             |
| TS_gen_gclk_rst_gen_dram_clk_g|      4.222ns|      3.560ns|          N/A|            0|            0|          169|            0|
| enblk49_genblk50_genblk51_xcv5|             |             |             |             |             |             |             |
| _gen_dram_clk_bee3_MCLKx      |             |             |             |             |             |             |             |
| TS_gen_gclk_rst_gen_dram_clk_g|      4.222ns|      4.045ns|          N/A|            0|            0|        10345|            0|
| enblk49_genblk50_genblk51_xcv5|             |             |             |             |             |             |             |
| _gen_dram_clk_bee3_MCLK90x    |             |             |             |             |             |             |             |
| TS_gen_gclk_rst_gen_dram_clk_g|     16.889ns|     16.753ns|          N/A|            0|            0|       533519|            0|
| enblk49_genblk50_genblk51_xcv5|             |             |             |             |             |             |             |
| _gen_dram_clk_bee3_Ph0x       |             |             |             |             |             |             |             |
| TS_gen_gclk_rst_gen_dram_clk_g|      8.444ns|      8.236ns|          N/A|            0|            0|         7396|            0|
| enblk49_genblk50_genblk51_xcv5|             |             |             |             |             |             |             |
| _gen_dram_clk_bee3_CLKx       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_gen_cpu_pcie_interface_ep_pcie_ep0_pcie_blk_SIO_genblk215_genblk216_pcie_gt_wrapper_i_gt_refclk_out_0_
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_gen_cpu_pcie_interface_ep_pc|     10.000ns|      4.000ns|     10.000ns|            0|            0|          299|        68711|
|ie_ep0_pcie_blk_SIO_genblk215_g|             |             |             |             |             |             |             |
|enblk216_pcie_gt_wrapper_i_gt_r|             |             |             |             |             |             |             |
|efclk_out_0_                   |             |             |             |             |             |             |             |
| TS_gen_cpu_pcie_interface_ep_p|      4.000ns|      4.000ns|          N/A|            0|            0|          995|            0|
| cie_ep0_pcie_blk_clocking_i_cl|             |             |             |             |             |             |             |
| kout0                         |             |             |             |             |             |             |             |
| TS_gen_cpu_pcie_interface_ep_p|     16.000ns|     13.916ns|          N/A|            0|            0|        67716|            0|
| cie_ep0_pcie_blk_clocking_i_cl|             |             |             |             |             |             |             |
| kout1                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock PHY_RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY_RXCLK      |    7.372|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkin_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin_p        |   14.186|   10.471|    6.021|    4.365|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    8.893|         |         |         |
sys_clk_p      |    8.893|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    8.893|         |         |         |
sys_clk_p      |    8.893|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 136  Score: 180580  (Setup/Max: 180580, Hold: 0)

Constraints cover 8450713 paths, 0 nets, and 86550 connections

Design statistics:
   Minimum period:  16.753ns{1}   (Maximum frequency:  59.691MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jul 26 01:53:03 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 977 MB



