---
course_id: 6-896-theory-of-parallel-hardware-sma-5511-spring-2004
layout: course_section
menu:
  leftnav:
    identifier: 2de3b4561af3e8a7c2da606a9b4aad24
    name: Lecture Notes
    weight: 30
title: Lecture Notes
type: course
uid: 2de3b4561af3e8a7c2da606a9b4aad24

---

This section contains the instructors' handwritten notes. These notes were distibuted to students in the class, who found them to be useful study aids.

| LEC # | TOPICS | SUPPORTING FILES |
| --- | --- | --- |
| 1 | Systolic Computation ([PDF]({{< baseurl >}}/sections/lecture-notes/lect1)) | &nbsp; |
| 2 | Fast Addition ([PDF]({{< baseurl >}}/sections/lecture-notes/lect2)) | &nbsp; |
| 3 | Fast Multiplication ([PDF]({{< baseurl >}}/sections/lecture-notes/lect3)) | &nbsp; |
| 4 | Fast Division ([PDF]({{< baseurl >}}/sections/lecture-notes/lect4)) | &nbsp; |
| 5 | Matrix Computations ([PDF]({{< baseurl >}}/sections/lecture-notes/lect5)) | &nbsp; |
| 6 | Retiming ([PDF]({{< baseurl >}}/sections/lecture-notes/lect6)) | &nbsp; |
| 7 | Retiming II ([PDF]({{< baseurl >}}/sections/lecture-notes/lect7)) | &nbsp; |
| 8 | Clock Period ([PDF]({{< baseurl >}}/sections/lecture-notes/lect8)) | &nbsp; |
| 9 | Clock Period II ([PDF]({{< baseurl >}}/sections/lecture-notes/lect9)) | &nbsp; |
| 10 | Sorting on 1D and 2D Arrays ([PDF]({{< baseurl >}}/sections/lecture-notes/lect10)) | &nbsp; |
| 11 | Comparison Networks ([PDF]({{< baseurl >}}/sections/lecture-notes/lect11)) | &nbsp; |
| 12 | Interconnection Networks ([PDF]({{< baseurl >}}/sections/lecture-notes/lect12)) | Accompanying Slides ([PDF]({{< baseurl >}}/sections/lecture-notes/interconnection)) |
| 13 | Interconnection Networks II ([PDF]({{< baseurl >}}/sections/lecture-notes/lect13)) | &nbsp; |
| 14 | Routing ([PDF]({{< baseurl >}}/sections/lecture-notes/lect14)) | &nbsp; |
| 15 | VLSI ([PDF]({{< baseurl >}}/sections/lecture-notes/lect15)) | &nbsp; |
| 16 | VLSI II ([PDF]({{< baseurl >}}/sections/lecture-notes/lect16)) | &nbsp; |
| 17 | VLSI III ([PDF]({{< baseurl >}}/sections/lecture-notes/lect17)) | &nbsp; |
| 18 | VLSI IV ([PDF]({{< baseurl >}}/sections/lecture-notes/lect18)) | &nbsp; |
| 19 | VLSI Lowerbounds ([PDF]({{< baseurl >}}/sections/lecture-notes/lect19)) | &nbsp; |
| 20 | VLSI Layout ([PDF]({{< baseurl >}}/sections/lecture-notes/lect20)) | &nbsp; |
| 21 | VLSI Wrapup ([PDF]({{< baseurl >}}/sections/lecture-notes/lect21)) | &nbsp; |
| 22 | Area Universal Networks ([PDF]({{< baseurl >}}/sections/lecture-notes/lect22)) | Accompanying Slides ([PDF]({{< baseurl >}}/sections/lecture-notes/area_universal))