#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 28 16:39:59 2022
# Process ID: 28896
# Current directory: D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.runs/synth_1
# Command line: vivado.exe -log OExp01_muxctrl.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OExp01_muxctrl.tcl
# Log file: D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.runs/synth_1/OExp01_muxctrl.vds
# Journal file: D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source OExp01_muxctrl.tcl -notrace
Command: synth_design -top OExp01_muxctrl -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 387.246 ; gain = 97.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'OExp01_muxctrl' [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/sources_1/new/OExp01_muxctrl.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX2T1_5' [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/sources_1/imports/new/MUX2T1_5.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX2T1_5' (1#1) [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/sources_1/imports/new/MUX2T1_5.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX4T1_5' [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/sources_1/imports/new/MUX4T1_5.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX4T1_5' (2#1) [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/sources_1/imports/new/MUX4T1_5.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'I0' does not match port width (5) of module 'MUX4T1_5' [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/sources_1/new/OExp01_muxctrl.v:44]
INFO: [Synth 8-638] synthesizing module 'MUX8T1_8' [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/sources_1/imports/new/MUX8T1_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX8T1_8' (3#1) [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/sources_1/imports/new/MUX8T1_32.v:23]
INFO: [Synth 8-256] done synthesizing module 'OExp01_muxctrl' (4#1) [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/sources_1/new/OExp01_muxctrl.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 439.418 ; gain = 149.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 439.418 ; gain = 149.227
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc]
WARNING: [Vivado 12-584] No ports matched 'o_0[5]'. [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_0[5]'. [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_0[6]'. [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_0[6]'. [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_0[7]'. [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_0[7]'. [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/constrs_1/imports/reference muxctrl/muxctrl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OExp01_muxctrl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OExp01_muxctrl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 759.305 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 759.305 ; gain = 469.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 759.305 ; gain = 469.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 759.305 ; gain = 469.113
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'O_reg' [D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.srcs/sources_1/imports/new/MUX4T1_5.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 759.305 ; gain = 469.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX2T1_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module MUX4T1_5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design OExp01_muxctrl has unconnected port I0[4]
WARNING: [Synth 8-3331] design OExp01_muxctrl has unconnected port I1[4]
WARNING: [Synth 8-3332] Sequential element (MUX4T1_5_1/O_reg[4]) is unused and will be removed from module OExp01_muxctrl.
WARNING: [Synth 8-3332] Sequential element (MUX4T1_5_1/O_reg[3]) is unused and will be removed from module OExp01_muxctrl.
WARNING: [Synth 8-3332] Sequential element (MUX4T1_5_1/O_reg[2]) is unused and will be removed from module OExp01_muxctrl.
WARNING: [Synth 8-3332] Sequential element (MUX4T1_5_1/O_reg[1]) is unused and will be removed from module OExp01_muxctrl.
WARNING: [Synth 8-3332] Sequential element (MUX4T1_5_1/O_reg[0]) is unused and will be removed from module OExp01_muxctrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 759.305 ; gain = 469.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 790.242 ; gain = 500.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 790.242 ; gain = 500.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 800.301 ; gain = 510.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 800.301 ; gain = 510.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 800.301 ; gain = 510.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 800.301 ; gain = 510.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 800.301 ; gain = 510.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 800.301 ; gain = 510.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 800.301 ; gain = 510.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT4 |     2|
|3     |LUT5 |     1|
|4     |LUT6 |     4|
|5     |IBUF |    14|
|6     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    27|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 800.301 ; gain = 510.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 800.301 ; gain = 190.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 800.301 ; gain = 510.109
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 15 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 815.695 ; gain = 538.336
INFO: [Common 17-1381] The checkpoint 'D:/1My Vault/2022 spring/Lab of COAD/project0/OExp01-muxctrl/OExp01-muxctrl.runs/synth_1/OExp01_muxctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OExp01_muxctrl_utilization_synth.rpt -pb OExp01_muxctrl_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 815.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 28 16:40:47 2022...
