(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "/home/user/FPGA/Boards/GateMate/gatemate_ila/p_r_out/ila_top_24-07-11_21-25-39_00")
  (DATE "2024-07-11 21:26:30")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_MX4a/D///    Pos: x38y43
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (391:450:510)(383:435:488))
          (PORT IN4 (1017:1151:1289)(989:1098:1210))
          (PORT IN6 (899:1010:1124)(890:986:1085))
          (PORT IN7 (2600:2846:3094)(2760:3000:3245))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (380:381:383)(298:305:314))  // in 3 out 1
          (IOPATH IN4 OUT (361:361:363)(290:297:305))  // in 4 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2409:2653:2900)(2478:2687:2901))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x37y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (756:866:978)(787:896:1006))
          (PORT IN4 (918:1016:1116)(928:1016:1107))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D///    Pos: x33y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1210:1389:1572)(1202:1357:1517))
          (PORT IN3 (1433:1629:1831)(1480:1669:1861))
          (PORT IN4 (1263:1441:1621)(1301:1474:1651))
          (PORT IN5 (588:683:779)(584:663:745))
          (PORT IN6 (922:1043:1166)(954:1068:1185))
          (PORT IN7 (1239:1396:1556)(1279:1430:1583))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a4_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2308:2532:2761)(2396:2598:2805))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x35y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1079:1241:1407)(1129:1282:1438))
          (PORT IN7 (1336:1493:1652)(1365:1510:1659))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1557:1681:1807)(1583:1691:1800))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (575:656:738)(577:655:735))
          (PORT IN2 (550:626:704)(543:614:686))
          (PORT IN3 (1142:1274:1407)(1152:1269:1389))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a6_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1557:1681:1807)(1583:1691:1800))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x34y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2495:2751:3010)(2602:2828:3061))
          (PORT IN8 (1108:1249:1394)(1105:1229:1356))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a8_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2171:2404:2638)(2282:2514:2749))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2318:2551:2787)(2404:2603:2809))
          (PORT IN4 (1248:1414:1584)(1268:1429:1594))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a8_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2171:2404:2638)(2282:2514:2749))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x37y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2466:2729:2995)(2586:2828:3072))
          (PORT IN8 (1207:1387:1570)(1231:1398:1568))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a10_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2144:2344:2547)(2226:2417:2612))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2290:2530:2773)(2390:2605:2822))
          (PORT IN4 (1085:1229:1378)(1116:1259:1403))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a10_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2144:2344:2547)(2226:2417:2612))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x40y55
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a11_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2690:2975:3263)(2846:3113:3385))
          (PORT IN7 (747:855:966)(751:849:949))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a11_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1937:2107:2280)(1991:2147:2304))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a11_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2502:2763:3027)(2635:2874:3118))
          (PORT IN3 (737:848:961)(740:840:941))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a11_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1937:2107:2280)(1991:2147:2304))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x38y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2081:2282:2485)(2173:2362:2557))
          (PORT IN7 (2480:2740:3005)(2603:2853:3109))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a12_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2607:2874:3147)(2684:2916:3155))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2265:2503:2746)(2381:2605:2837))
          (PORT IN3 (1455:1659:1863)(1525:1714:1907))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a12_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2607:2874:3147)(2684:2916:3155))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x34y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2285:2512:2745)(2410:2640:2876))
          (PORT IN8 (1416:1590:1767)(1476:1645:1817))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a13_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2242:2462:2685)(2286:2475:2668))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a13_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2063:2263:2468)(2181:2379:2581))
          (PORT IN3 (643:734:826)(643:725:809))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a13_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2242:2462:2685)(2286:2475:2668))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//ICOMP/D    Pos: x35y35
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a14_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1236:1398:1564)(1266:1420:1578))
          (PORT IN7 (2271:2497:2728)(2378:2584:2795))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a14_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2024:2244:2471)(2119:2312:2511))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a14_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1433:1620:1811)(1483:1665:1852))
          (PORT IN2 (574:660:747)(576:657:739))
          (PORT IN3 (2077:2278:2483)(2165:2343:2525))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a14_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2024:2244:2471)(2119:2312:2511))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x38y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a15_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1277:1438:1604)(1298:1440:1584))
          (PORT IN3 (407:464:522)(399:449:501))
          (PORT IN4 (554:631:709)(553:622:692))
          (PORT IN5 (1071:1204:1338)(1084:1203:1326))
          (PORT IN6 (1536:1753:1974)(1573:1780:1991))
          (PORT IN7 (724:839:956)(732:836:942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a15_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2704:2952:3205)(2812:3053:3296))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x35y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2960:3279:3607)(3073:3364:3661))
          (PORT IN8 (683:788:895)(683:772:863))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a17_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2142:2357:2574)(2207:2402:2601))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2776:3072:3376)(2869:3132:3401))
          (PORT IN4 (707:819:932)(703:797:895))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a17_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2142:2357:2574)(2207:2402:2601))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x37y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a19_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (545:628:713)(530:600:672))
          (PORT IN6 (540:619:700)(557:632:708))
          (PORT IN7 (2431:2675:2926)(2535:2775:3021))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a19_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2322:2537:2758)(2391:2580:2774))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x37y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a20_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (546:626:708)(541:614:687))
          (PORT IN5 (375:430:486)(352:397:442))
          (PORT IN7 (416:475:536)(401:452:504))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND/D///    Pos: x42y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a21_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1090:1240:1393)(1151:1298:1447))
          (PORT IN8 (1711:1918:2128)(1774:1975:2185))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a21_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1456:1557:1659)(1476:1566:1658))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x43y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1466:1647:1833)(1523:1703:1886))
          (PORT IN7 (852:958:1066)(834:921:1011))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a22_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1959:2100:2246)(1996:2122:2252))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a22_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1077:1225:1375)(1117:1256:1396))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a22_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1959:2100:2246)(1996:2122:2252))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x42y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a23_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (711:821:933)(702:797:894))
          (PORT IN6 (1463:1643:1826)(1511:1688:1867))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a23_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1523:1618)(1463:1542:1624))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a23_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1270:1426:1585)(1296:1444:1594))
          (PORT IN3 (922:1053:1189)(950:1075:1203))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a23_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1523:1618)(1463:1542:1624))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x46y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a25_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (577:659:743)(591:670:751))
          (PORT IN8 (1026:1158:1292)(1016:1128:1243))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a25_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1756:1888:2024)(1801:1916:2034))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a25_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (395:454:514)(388:439:492))
          (PORT IN3 (801:912:1024)(827:937:1049))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a25_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1756:1888:2024)(1801:1916:2034))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x35y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a28_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2737:3049:3363)(2883:3179:3477))
          (PORT IN7 (1502:1687:1878)(1501:1667:1839))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a28_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1844:2007:2173)(1918:2072:2230))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a28_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2550:2838:3128)(2674:2942:3212))
          (PORT IN3 (1627:1832:2041)(1716:1923:2134))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a28_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1844:2007:2173)(1918:2072:2230))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x35y56
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a29_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2692:2972:3256)(2823:3076:3337))
          (PORT IN7 (730:845:962)(723:820:920))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a29_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2005:2215:2426)(2105:2311:2519))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a29_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2501:2757:3017)(2611:2836:3069))
          (PORT IN3 (720:827:935)(716:809:904))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a29_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2005:2215:2426)(2105:2311:2519))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x35y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a32_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2747:3054:3367)(2879:3172:3471))
          (PORT IN8 (1212:1372:1535)(1253:1405:1559))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a32_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1998:2186:2378)(2094:2274:2459))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a32_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2570:2855:3145)(2682:2948:3219))
          (PORT IN4 (1116:1249:1384)(1158:1289:1423))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a32_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1998:2186:2378)(2094:2274:2459))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x35y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2663:2943:3228)(2781:3034:3294))
          (PORT IN8 (579:657:735)(584:652:721))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a33_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1840:2015:2195)(1926:2091:2258))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a33_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2488:2745:3007)(2584:2810:3043))
          (PORT IN4 (578:653:729)(583:650:719))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a33_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1840:2015:2195)(1926:2091:2258))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x39y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a34_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2672:2940:3209)(2795:3037:3285))
          (PORT IN7 (1284:1436:1594)(1325:1475:1629))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a34_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2303:2523:2747)(2380:2584:2796))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a34_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2488:2732:2977)(2589:2803:3023))
          (PORT IN3 (1118:1271:1427)(1177:1321:1467))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a34_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2303:2523:2747)(2380:2584:2796))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x35y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a35_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2824:3140:3465)(2986:3285:3590))
          (PORT IN8 (1141:1262:1385)(1165:1277:1393))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a35_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2318:2557:2798)(2400:2623:2850))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a35_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1253:1409:1568)(1288:1440:1595))
          (PORT IN2 (2628:2920:3220)(2767:3038:3315))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a35_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2318:2557:2798)(2400:2623:2850))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//ORAND/D    Pos: x39y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1074:1227:1383)(1136:1280:1426))
          (PORT IN8 (1694:1900:2111)(1759:1958:2162))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a36_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2100:2325:2554)(2198:2394:2594))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a36_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1266:1443:1624)(1347:1519:1694))
          (PORT IN2 (1487:1664:1842)(1545:1715:1891))
          (PORT IN3 (935:1036:1140)(981:1078:1178))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a36_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2100:2325:2554)(2198:2394:2594))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ICOMP/D///    Pos: x33y44
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a37_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (580:664:749)(585:664:744))
          (PORT IN6 (752:846:940)(740:824:912))
          (PORT IN7 (1564:1784:2009)(1640:1858:2082))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a37_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2283:2531:2785)(2353:2576:2803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x31y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a38_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (930:1054:1178)(950:1065:1182))
          (PORT IN7 (721:832:945)(705:798:891))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND/D///    Pos: x40y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a39_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1104:1241:1381)(1096:1214:1335))
          (PORT IN3 (1223:1389:1558)(1236:1382:1532))
          (PORT IN7 (413:472:532)(391:443:496))
          (PORT IN8 (1542:1734:1930)(1562:1746:1933))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a39_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2287:2500:2717)(2354:2537:2723))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ICOMP/D//AND/D    Pos: x40y45
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a43_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1564:1756:1955)(1677:1872:2071))
          (PORT IN7 (774:862:954)(780:867:955))
          (PORT IN8 (875:1005:1138)(877:996:1118))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a43_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1830:1993:2161)(1864:2017:2176))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a43_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:663:749)(593:671:750))
          (PORT IN2 (1375:1543:1717)(1463:1630:1800))
          (PORT IN3 (768:859:954)(764:843:922))
          (PORT IN4 (1079:1204:1332)(1114:1238:1366))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a43_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1830:1993:2161)(1864:2017:2176))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x44y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a44_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (586:673:761)(597:678:761))
          (PORT IN7 (1852:2062:2275)(1917:2127:2340))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a44_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1523:1620)(1472:1554:1640))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a44_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (406:469:533)(393:447:502))
          (PORT IN3 (1318:1487:1659)(1387:1555:1725))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a44_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1430:1523:1620)(1472:1554:1640))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x34y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a45_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1666:1867:2073)(1721:1909:2104))
          (PORT IN7 (1389:1584:1784)(1450:1643:1841))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a45_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2286:2495:2708)(2403:2591:2783))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND////    Pos: x39y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1513:1716:1923)(1561:1752:1948))
          (PORT IN6 (1279:1444:1613)(1311:1475:1640))
          (PORT IN7 (394:451:510)(387:438:490))
          (PORT IN8 (1378:1567:1758)(1445:1638:1836))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ICOMP/D//ORAND/D    Pos: x38y42
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a48_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1197:1345:1498)(1267:1410:1556))
          (PORT IN7 (399:457:516)(388:437:488))
          (PORT IN8 (1438:1633:1832)(1519:1716:1916))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a48_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1450:1555:1664)(1476:1568:1663))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a48_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1015:1140:1269)(1064:1179:1297))
          (PORT IN3 (1220:1374:1531)(1279:1419:1561))
          (PORT IN4 (1257:1429:1605)(1317:1487:1660))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a48_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1450:1555:1664)(1476:1568:1663))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x39y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a49_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1185:1344:1506)(1184:1327:1473))
          (PORT IN3 (767:879:992)(766:864:965))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a49_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1721:1862:2007)(1795:1926:2060))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x35y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a50_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (554:630:709)(553:622:692))
          (PORT IN3 (571:661:753)(554:629:707))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a50_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2627:2884:3144)(2736:2972:3210))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x35y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a51_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (575:656:738)(577:655:735))
          (PORT IN2 (365:418:473)(337:379:422))
          (PORT IN3 (747:861:977)(755:859:965))
          (PORT IN4 (1204:1347:1494)(1209:1341:1475))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND/D//AND/D    Pos: x40y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a52_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1572:1753:1936)(1642:1819:1998))
          (PORT IN8 (1118:1265:1415)(1128:1267:1410))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a52_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1424:1521:1619)(1443:1524:1606))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a52_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1384:1541:1700)(1431:1580:1731))
          (PORT IN4 (434:492:552)(417:467:518))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a52_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1424:1521:1619)(1443:1524:1606))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x34y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a53_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (938:1077:1219)(953:1084:1219))
          (PORT IN8 (916:1030:1146)(969:1081:1197))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a53_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2479:2707:2940)(2532:2734:2940))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x33y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a55_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (535:616:698)(522:596:671))
          (PORT IN3 (1373:1568:1768)(1426:1616:1812))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a55_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2283:2531:2785)(2353:2576:2803))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x39y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a56_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (738:835:934)(742:825:912))
          (PORT IN6 (1377:1545:1719)(1466:1634:1805))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a56_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1367:1477:1590)(1398:1504:1612))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a56_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1193:1338:1489)(1262:1403:1546))
          (PORT IN4 (1154:1294:1437)(1215:1343:1473))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a56_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1367:1477:1590)(1398:1504:1612))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4a/D///    Pos: x33y43
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a57_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1090:1234:1379)(1103:1233:1367))
          (PORT IN2 (572:653:736)(566:637:709))
          (PORT IN5 (406:470:535)(387:443:499))
          (PORT IN7 (1594:1815:2042)(1668:1889:2116))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (376:376:378)(305:312:321))  // in 1 out 1
          (IOPATH IN2 OUT (364:364:366)(303:310:318))  // in 2 out 1
          (IOPATH IN5 OUT (333:356:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(281:313:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a57_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2169:2358:2551)(2230:2399:2570))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x34y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a58_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2315:2550:2789)(2392:2593:2800))
          (PORT IN4 (1178:1324:1472)(1202:1333:1467))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a58_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1915:2096:2279)(1978:2148:2322))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x34y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a59_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2491:2749:3012)(2589:2817:3052))
          (PORT IN7 (1310:1476:1648)(1346:1509:1676))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a59_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2088:2291:2498)(2172:2367:2567))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a59_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2310:2545:2784)(2388:2588:2795))
          (PORT IN3 (1338:1495:1656)(1388:1541:1698))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a59_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2088:2291:2498)(2172:2367:2567))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x38y47
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a60_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2350:2570:2791)(2443:2632:2824))
          (PORT IN3 (358:411:465)(341:385:430))
          (PORT IN7 (372:431:491)(345:393:441))
          (PORT IN8 (906:1037:1169)(929:1053:1180))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a60_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1544:1662:1782)(1567:1665:1765))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x41y37
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (735:833:931)(730:819:908))
          (PORT IN3 (2403:2652:2907)(2546:2791:3042))
          (PORT IN5 (1086:1255:1427)(1081:1223:1369))
          (PORT IN6 (938:1057:1177)(928:1041:1155))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN3 OUT (323:356:390)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a61_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2105:2326:2550)(2186:2380:2579))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x33y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1246:1414:1586)(1269:1433:1600))
          (PORT IN5 (972:1098:1226)(1017:1137:1259))
          (PORT IN7 (1010:1149:1291)(1040:1177:1317))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND/D///    Pos: x36y38
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a64_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (752:864:979)(746:849:953))
          (PORT IN7 (842:951:1060)(817:907:999))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a64_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2203:2426:2653)(2245:2440:2640))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x38y44
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1220:1378:1539)(1269:1421:1577))
          (PORT IN3 (2406:2634:2867)(2548:2767:2992))
          (PORT IN7 (578:660:743)(598:676:757))
          (PORT IN8 (1560:1752:1948)(1615:1811:2010))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN3 OUT (323:356:390)(323:367:412))  // in 3 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a65_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2439:2704:2976)(2527:2765:3007))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x35y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a66_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1539:1730:1926)(1546:1721:1900))
          (PORT IN3 (2568:2808:3051)(2700:2917:3139))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a66_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2267:2510:2758)(2360:2581:2804))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x35y33
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a67_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1198:1364:1534)(1239:1406:1576))
          (PORT IN3 (2267:2501:2742)(2396:2629:2868))
          (PORT IN5 (1251:1420:1595)(1280:1439:1603))
          (PORT IN6 (1278:1450:1625)(1306:1473:1642))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN3 OUT (323:356:390)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a67_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1879:2072:2271)(1971:2141:2318))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b////    Pos: x37y36
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a68_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1254:1433:1614)(1316:1483:1654))
          (PORT IN5 (1220:1389:1561)(1255:1420:1589))
          (PORT IN6 (915:1022:1130)(909:1006:1106))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND/D///    Pos: x37y35
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a69_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1017:1164:1314)(1032:1163:1298))
          (PORT IN2 (853:972:1094)(863:973:1085))
          (PORT IN4 (917:1023:1133)(925:1022:1121))
          (PORT IN7 (2098:2307:2522)(2215:2421:2632))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a69_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2259:2505:2756)(2394:2619:2849))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/    Pos: x39y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a71_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (585:667:752)(582:658:735))
          (PORT IN3 (412:477:543)(400:457:514))
          (PORT IN4 (556:638:720)(540:611:685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x43y44
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a72_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (742:849:958)(749:846:944))
          (PORT IN7 (874:1008:1146)(873:986:1100))
          (PORT IN8 (1319:1489:1661)(1346:1496:1651))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b/D///    Pos: x33y41
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a73_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1722:1916:2114)(1802:1987:2177))
          (PORT IN3 (2701:2948:3199)(2817:3034:3255))
          (PORT IN5 (1217:1395:1577)(1248:1418:1593))
          (PORT IN6 (384:444:504)(364:411:460))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN3 OUT (323:356:390)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a73_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1993:2210:2430)(2071:2258:2449))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b/D///    Pos: x39y43
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a74_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1106:1230:1358)(1131:1251:1374))
          (PORT IN3 (2382:2606:2833)(2506:2715:2928))
          (PORT IN5 (1220:1390:1563)(1241:1404:1568))
          (PORT IN6 (377:434:491)(359:405:452))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN3 OUT (323:356:390)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a74_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2415:2659:2907)(2483:2693:2908))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x35y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a78_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1175:1319:1467)(1213:1348:1488))
          (PORT IN7 (566:645:726)(574:649:724))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a78_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2274:2495:2720)(2324:2512:2706))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x33y51
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a80_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (547:626:706)(537:607:678))
          (PORT IN5 (601:690:779)(619:708:798))
          (PORT IN6 (1516:1694:1874)(1543:1712:1885))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a80_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1362:1458:1556)(1384:1469:1555))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//ORAND/D    Pos: x48y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a81_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1453:1621:1795)(1492:1653:1819))
          (PORT IN6 (782:884:989)(807:909:1013))
          (PORT IN8 (1420:1591:1763)(1460:1628:1801))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a81_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1624:1740:1861)(1663:1763:1866))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a81_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (593:671:751)(593:667:742))
          (PORT IN3 (390:448:507)(362:406:450))
          (PORT IN4 (548:636:724)(532:605:681))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a81_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1624:1740:1861)(1663:1763:1866))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x44y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a82_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1241:1424:1610)(1278:1449:1625))
          (PORT IN7 (585:677:771)(576:654:733))
          (PORT IN8 (1126:1260:1394)(1167:1300:1435))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a82_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1894:2034:2178)(1942:2063:2189))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a82_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (397:454:512)(388:438:489))
          (PORT IN2 (1056:1216:1379)(1073:1216:1364))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a82_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1894:2034:2178)(1942:2063:2189))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x33y52
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a83_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (400:462:525)(378:426:474))
          (PORT IN6 (380:434:488)(359:403:447))
          (PORT IN7 (902:1044:1188)(947:1078:1213))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a83_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1861:2011:2164)(1892:2024:2158))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a83_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:650:742)(555:632:712))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a83_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1861:2011:2164)(1892:2024:2158))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x40y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a87_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (884:1011:1139)(883:998:1114))
          (PORT IN7 (910:1046:1183)(924:1054:1185))
          (PORT IN8 (1094:1243:1396)(1140:1275:1412))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN7 OUT (445:445:447)(345:354:364))  // in 7 out 1
          (IOPATH IN8 OUT (438:439:441)(343:352:362))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a87_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2535:2792:3050)(2651:2879:3111))
          (PORT EN (810:921:1034)(799:900:1001))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x43y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a88_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1176:1349:1523)(1182:1332:1487))
          (PORT IN5 (402:462:524)(386:440:494))
          (PORT IN6 (408:467:528)(398:450:502))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a88_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2023:2227:2434)(2125:2307:2492))
          (PORT EN (582:659:736)(566:634:703))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x45y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a89_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1505:1689:1879)(1537:1715:1897))
          (PORT IN5 (1031:1177:1325)(1046:1180:1318))
          (PORT IN6 (403:467:532)(394:451:509))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a89_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2686:2946:3213)(2839:3083:3332))
          (PORT EN (580:653:727)(561:629:697))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x46y44
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a90_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1333:1494:1660)(1352:1504:1659))
          (PORT IN5 (374:439:505)(342:393:446))
          (PORT IN6 (816:918:1024)(799:885:974))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a90_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2535:2769:3007)(2659:2878:3100))
          (PORT EN (770:867:966)(772:868:964))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x43y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a91_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1457:1653:1854)(1494:1676:1862))
          (PORT IN5 (575:652:730)(556:621:686))
          (PORT IN6 (1073:1217:1365)(1143:1284:1428))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a91_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2856:3118:3388)(2977:3217:3462))
          (PORT EN (775:888:1002)(764:855:949))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x46y45
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a92_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1152:1291:1433)(1157:1282:1409))
          (PORT IN5 (935:1054:1176)(965:1078:1191))
          (PORT IN6 (384:441:500)(357:399:443))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a92_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2362:2572:2786)(2467:2658:2853))
          (PORT EN (926:1051:1178)(954:1079:1206))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x39y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1039:1183:1330)(1054:1190:1329))
          (PORT IN5 (1098:1253:1410)(1127:1276:1426))
          (PORT IN6 (879:989:1104)(870:965:1063))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a93_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2843:3118:3400)(2951:3213:3480))
          (PORT EN (1662:1892:2125)(1709:1925:2146))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x43y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1232:1369:1510)(1224:1340:1459))
          (PORT IN5 (1354:1506:1661)(1376:1517:1663))
          (PORT IN6 (929:1053:1177)(971:1084:1200))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a94_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (3059:3341:3630)(3207:3468:3736))
          (PORT EN (778:865:953)(784:863:942))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x41y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a95_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1257:1432:1610)(1292:1446:1605))
          (PORT IN5 (1608:1824:2044)(1696:1909:2127))
          (PORT IN6 (759:860:963)(762:845:929))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a95_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2754:2997:3244)(2849:3065:3287))
          (PORT EN (1251:1383:1520)(1291:1426:1561))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x39y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a96_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1192:1363:1538)(1194:1348:1504))
          (PORT IN5 (962:1099:1239)(981:1111:1242))
          (PORT IN6 (1617:1820:2025)(1663:1840:2023))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a96_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2851:3134:3422)(2959:3222:3488))
          (PORT EN (1659:1871:2088)(1668:1857:2051))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x39y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a97_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1052:1176:1302)(1030:1133:1240))
          (PORT IN5 (923:1060:1199)(935:1057:1182))
          (PORT IN6 (738:834:931)(753:840:930))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a97_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2650:2906:3165)(2752:2987:3224))
          (PORT EN (1612:1794:1981)(1682:1871:2061))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX2b/D///    Pos: x41y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a98_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (994:1130:1268)(967:1078:1190))
          (PORT IN5 (614:688:765)(597:657:719))
          (PORT IN6 (1184:1342:1501)(1188:1330:1477))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:439:494))  // in 2 out 1
          (IOPATH IN5 OUT (436:439:443)(352:362:373))  // in 5 out 1
          (IOPATH IN6 OUT (429:430:432)(352:361:371))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a98_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2833:3122:3414)(2931:3193:3456))
          (PORT EN (1297:1478:1660)(1318:1479:1645))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///ORAND/D    Pos: x45y44
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a99_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1490:1699:1911)(1566:1764:1965))
          (PORT IN2 (382:442:504)(370:423:476))
          (PORT IN3 (1557:1769:1986)(1584:1776:1974))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a99_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2535:2768:3006)(2655:2874:3097))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x44y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1292:1449:1610)(1334:1487:1644))
          (PORT IN7 (1205:1364:1529)(1208:1355:1506))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a100_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1794:1940:2089)(1862:1995:2132))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a100_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1097:1230:1366)(1115:1240:1368))
          (PORT IN4 (603:685:768)(612:691:771))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a100_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1794:1940:2089)(1862:1995:2132))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x37y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3014:3339:3670)(3172:3478:3792))
          (PORT IN7 (1042:1174:1312)(1067:1188:1315))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a101_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2178:2392:2610)(2266:2464:2668))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a101_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2836:3138:3446)(2969:3248:3534))
          (PORT IN3 (1323:1480:1641)(1386:1545:1707))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a101_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2178:2392:2610)(2266:2464:2668))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x33y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a102_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1148:1272:1399)(1180:1301:1425))
          (PORT IN3 (587:667:748)(582:659:736))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a102_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2071:2253:2441)(2106:2264:2427))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x32y53
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2655:2933:3216)(2767:3019:3278))
          (PORT IN3 (1731:1943:2161)(1796:1998:2204))
          (PORT IN7 (372:433:496)(347:393:440))
          (PORT IN8 (721:827:936)(710:804:898))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (391:429:468)(385:434:485))  // in 2 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a104_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1536:1662:1790)(1579:1694:1813))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x34y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1742:1921:2105)(1788:1959:2135))
          (PORT IN8 (1596:1805:2019)(1643:1841:2044))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a105_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2637:2873:3114)(2738:2955:3174))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND/D///    Pos: x35y40
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (773:871:972)(789:881:976))
          (PORT IN3 (1438:1625:1816)(1480:1652:1828))
          (PORT IN5 (1126:1290:1456)(1165:1314:1466))
          (PORT IN6 (379:432:487)(352:394:438))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a106_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1935:2128:2325)(2028:2197:2373))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x40y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (786:881:977)(803:893:985))
          (PORT IN8 (1301:1478:1657)(1378:1550:1728))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a108_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1378:1489:1603)(1406:1513:1622))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a108_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (599:671:744)(596:659:723))
          (PORT IN3 (1784:2017:2257)(1860:2093:2334))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a108_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1378:1489:1603)(1406:1513:1622))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x38y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1030:1177:1327)(1027:1157:1292))
          (PORT IN3 (392:448:505)(383:432:482))
          (PORT IN4 (897:1016:1138)(918:1027:1136))
          (PORT IN5 (1380:1577:1780)(1441:1636:1836))
          (PORT IN6 (1041:1185:1332)(1056:1195:1336))
          (PORT IN7 (729:846:966)(737:842:950))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (363:400:439)(356:403:452))  // in 1 out 1
          (IOPATH IN3 OUT (323:344:366)(323:367:412))  // in 3 out 1
          (IOPATH IN4 OUT (346:374:403)(361:405:450))  // in 4 out 1
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a110_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2301:2513:2728)(2406:2597:2791))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x44y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1247:1433:1622)(1285:1461:1641))
          (PORT IN7 (563:644:727)(573:650:729))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a114_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1890:2031:2176)(1942:2063:2189))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a114_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1061:1223:1387)(1077:1224:1375))
          (PORT IN4 (587:670:756)(589:668:749))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a114_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1890:2031:2176)(1942:2063:2189))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_OR/D///    Pos: x46y47
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (772:890:1010)(784:903:1022))
          (PORT IN6 (1401:1579:1761)(1446:1619:1797))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a116_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1833:1970:2110)(1880:1992:2108))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x40y40
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1459:1657:1859)(1550:1750:1954))
          (PORT IN8 (424:486:548)(402:456:512))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a117_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1819:1968:2121)(1876:2016:2157))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a117_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (412:471:531)(394:444:496))
          (PORT IN2 (1267:1441:1619)(1336:1509:1685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a117_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1819:1968:2121)(1876:2016:2157))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x42y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1292:1457:1625)(1376:1537:1700))
          (PORT IN8 (924:1029:1136)(915:1009:1106))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a119_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1589:1706:1825)(1627:1723:1823))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a119_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (784:880:978)(799:890:982))
          (PORT IN2 (1115:1257:1402)(1178:1312:1448))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a119_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1589:1706:1825)(1627:1723:1823))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x44y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a120_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (862:971:1081)(844:937:1033))
          (PORT IN4 (570:653:738)(580:659:739))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a120_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1889:2035:2185)(1933:2056:2183))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x44y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1068:1229:1393)(1109:1259:1414))
          (PORT IN6 (1049:1208:1369)(1059:1202:1348))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (355:367:381)(328:373:420))  // in 5 out 1
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a121_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1651:1776:1904)(1675:1780:1889))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (767:871:977)(787:886:986))
          (PORT IN2 (1196:1349:1504)(1230:1368:1508))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a121_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1651:1776:1904)(1675:1780:1889))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x48y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1107:1261:1417)(1166:1316:1469))
          (PORT IN7 (882:1014:1149)(885:1003:1124))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a123_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1815:1960:2109)(1884:2003:2124))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a123_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (915:1044:1175)(951:1072:1195))
          (PORT IN4 (584:662:742)(597:673:750))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a123_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1815:1960:2109)(1884:2003:2124))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D//AND/D    Pos: x43y51
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1397:1574:1756)(1478:1653:1829))
          (PORT IN7 (1442:1631:1826)(1489:1673:1862))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a125_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1609:1727:1846)(1630:1729:1830))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a125_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1212:1366:1524)(1271:1418:1566))
          (PORT IN4 (1924:2138:2356)(1976:2181:2392))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN4 OUT (412:471:532)(427:484:542))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a125_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1609:1727:1846)(1630:1729:1830))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x44y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1044:1176:1310)(1050:1172:1297))
          (PORT IN7 (1081:1239:1400)(1124:1278:1433))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a126_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1889:2035:2185)(1933:2056:2183))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x34y49
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a127_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1146:1280:1417)(1165:1296:1430))
          (PORT IN3 (1060:1224:1392)(1103:1251:1403))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a127_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1336:1435:1535)(1383:1465:1549))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x33y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a128_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2991:3258:3532)(3176:3413:3657))
          (PORT IN3 (405:460:516)(388:436:484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a128_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1355:1456:1559)(1382:1470:1562))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x36y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a129_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1686:1828:1972)(1775:1912:2050))
          (PORT IN3 (1571:1742:1917)(1594:1746:1902))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a129_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1510:1630:1752)(1539:1637:1738))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x33y53
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3269:3545:3825)(3473:3736:4005))
          (PORT IN7 (782:891:1002)(802:908:1017))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a130_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1907:2066:2229)(1943:2081:2223))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x39y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1641:1807:1979)(1685:1839:1995))
          (PORT IN8 (1097:1252:1409)(1112:1254:1399))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (353:380:408)(345:394:445))  // in 6 out 1
          (IOPATH IN8 OUT (290:319:349)(287:329:373))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a132_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1345:1460:1576)(1375:1485:1598))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ORAND////    Pos: x43y43
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1359:1554:1752)(1379:1556:1737))
          (PORT IN7 (1108:1239:1371)(1111:1222:1335))
          (PORT IN8 (927:1055:1185)(953:1072:1195))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x34y48
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1433:1620:1811)(1456:1622:1791))
          (PORT IN3 (603:690:777)(602:683:765))
          (PORT IN7 (567:647:729)(583:661:740))
          (PORT IN8 (378:433:490)(356:400:446))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_///ORAND/D    Pos: x37y49
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a139_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1217:1375:1538)(1233:1385:1540))
          (PORT IN2 (394:453:513)(365:410:455))
          (PORT IN3 (1369:1536:1707)(1379:1523:1671))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (428:486:545)(421:487:554))  // in 1 out 2
          (IOPATH IN2 OUT (456:514:574)(451:518:585))  // in 2 out 2
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a139_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1531:1655:1781)(1575:1679:1784))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_ADDF2///ADDF2/    Pos: x36y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1086:1225:1367)(1095:1215:1339))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a142_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1155:1290:1427)(1178:1309:1444))
          (PORT IN6 (1086:1225:1367)(1095:1215:1339))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1608:1810:2018)(1689:1891:2100))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (752:868:986)(766:867:971))
          (PORT IN6 (1608:1810:2018)(1689:1891:2100))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (589:662:738)(593:657:723))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a146_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1234:1391:1554)(1254:1395:1542))
          (PORT IN5 (589:662:738)(593:657:723))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1324:1493:1664)(1327:1485:1644))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a148_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1456:1621:1789)(1468:1620:1776))
          (PORT IN6 (1324:1493:1664)(1327:1485:1644))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (895:1015:1136)(941:1053:1167))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a150_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1130:1265:1405)(1164:1298:1436))
          (PORT IN6 (895:1015:1136)(941:1053:1167))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1332:1478:1627)(1373:1514:1658))
          (PORT IN8 (1234:1363:1494)(1240:1353:1467))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (745:865:988)(734:833:934))
          (PORT IN5 (1332:1478:1627)(1373:1514:1658))
          (PORT IN8 (1234:1363:1494)(1240:1353:1467))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (911:1040:1169)(958:1076:1197))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a153_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1363:1533:1707)(1367:1521:1682))
          (PORT IN7 (911:1040:1169)(958:1076:1197))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y53
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1023:1145:1271)(1019:1121:1227))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a155_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1030:1156:1285)(1024:1130:1240))
          (PORT IN7 (1023:1145:1271)(1019:1121:1227))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x36y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1591:1767:1947)(1650:1822:1995))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a158_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1264:1418:1576)(1315:1458:1604))
          (PORT IN7 (1591:1767:1947)(1650:1822:1995))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (724:829:936)(729:819:912))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a160_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1126:1283:1441)(1131:1266:1404))
          (PORT IN6 (724:829:936)(729:819:912))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1556:1744:1935)(1583:1755:1932))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a162_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1360:1554:1752)(1394:1581:1772))
          (PORT IN5 (1556:1744:1935)(1583:1755:1932))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x36y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (944:1084:1228)(963:1096:1231))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a164_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1694:1918:2146)(1789:2004:2221))
          (PORT IN5 (944:1084:1228)(963:1096:1231))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x42y49
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (878:1008:1141)(905:1025:1147))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (525:567:610)(522:562:603))  // in 2 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x42y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1245:1393:1544)(1247:1386:1529))
          (PORT IN8 (1479:1641:1807)(1525:1678:1834))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a168_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (561:644:729)(542:613:685))
          (PORT IN5 (1245:1393:1544)(1247:1386:1529))
          (PORT IN8 (1479:1641:1807)(1525:1678:1834))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x42y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1046:1199:1354)(1089:1232:1376))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a170_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (366:424:483)(340:388:436))
          (PORT IN8 (1046:1199:1354)(1089:1232:1376))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x42y46
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (767:868:972)(772:863:956))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a172_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (929:1043:1158)(935:1049:1165))
          (PORT IN7 (767:868:972)(772:863:956))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x42y47
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (777:873:972)(769:859:952))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a174_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (715:825:937)(727:826:927))
          (PORT IN6 (777:873:972)(769:859:952))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x42y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (569:645:724)(563:634:706))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a176_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (578:655:735)(588:661:736))
          (PORT IN5 (569:645:724)(563:634:706))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x41y46
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (880:997:1116)(880:989:1099))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (509:535:562)(492:530:568))  // in 1 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x41y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (396:455:514)(365:411:457))
          (PORT IN7 (560:645:733)(563:644:727))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a180_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (574:657:742)(580:660:741))
          (PORT IN5 (396:455:514)(365:411:457))
          (PORT IN7 (560:645:733)(563:644:727))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x41y42
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (715:815:917)(752:849:948))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a182_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1062:1197:1335)(1094:1229:1368))
          (PORT IN8 (715:815:917)(752:849:948))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x41y43
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (415:472:529)(396:444:493))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a184_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (888:1001:1117)(890:1001:1113))
          (PORT IN8 (415:472:529)(396:444:493))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x41y44
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (570:647:726)(569:643:718))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a186_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (958:1075:1195)(974:1091:1210))
          (PORT IN6 (570:647:726)(569:643:718))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (444:533:622)(466:548:630))  // in 2 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x41y45
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (744:840:938)(766:853:941))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a188_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1320:1491:1665)(1341:1508:1678))
          (PORT IN7 (744:840:938)(766:853:941))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x45y42
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1117:1250:1385)(1152:1281:1414))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x45y37
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (397:456:515)(369:413:458))
          (PORT IN8 (1440:1633:1829)(1489:1674:1861))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a192_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1087:1244:1405)(1123:1270:1419))
          (PORT IN6 (397:456:515)(369:413:458))
          (PORT IN8 (1440:1633:1829)(1489:1674:1861))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN6 COUTY1 (435:498:562)(428:503:578))  // in 6 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y38
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (566:656:748)(556:631:707))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a194_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1080:1211:1346)(1110:1238:1369))
          (PORT IN8 (566:656:748)(556:631:707))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y39
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1021:1155:1291)(1008:1125:1245))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a196_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1381:1548:1719)(1421:1590:1764))
          (PORT IN7 (1021:1155:1291)(1008:1125:1245))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y40
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (864:972:1082)(856:950:1047))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a198_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1080:1227:1377)(1106:1250:1397))
          (PORT IN5 (864:972:1082)(856:950:1047))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y41
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (867:985:1107)(847:949:1053))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a200_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1405:1588:1777)(1464:1647:1835))
          (PORT IN8 (867:985:1107)(847:949:1053))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x45y53
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (733:840:950)(752:852:953))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:487:528)(448:493:539))  // in 3 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x45y48
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (733:847:962)(737:832:929))
          (PORT IN7 (1244:1403:1566)(1248:1390:1536))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a204_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (717:830:943)(720:814:911))
          (PORT IN5 (733:847:962)(737:832:929))
          (PORT IN7 (1244:1403:1566)(1248:1390:1536))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (436:514:593)(436:515:594))  // in 1 out 4
          (IOPATH IN5 COUTY1 (421:484:547)(410:477:544))  // in 5 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y49
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (935:1042:1152)(925:1022:1121))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a206_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (791:886:982)(773:862:951))
          (PORT IN7 (935:1042:1152)(925:1022:1121))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN7 COUTY1 (390:432:475)(389:432:476))  // in 7 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y50
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1045:1194:1344)(1044:1178:1312))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a208_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (917:1045:1175)(931:1048:1167))
          (PORT IN8 (1045:1194:1344)(1044:1178:1312))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y51
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a210_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1279:1424:1573)(1321:1467:1616))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a210_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (745:856:968)(752:850:951))
          (PORT IN8 (1279:1424:1573)(1321:1467:1616))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (384:462:541)(393:472:551))  // in 3 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x45y52
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (689:785:882)(715:811:907))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a212_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (726:830:936)(747:847:951))
          (PORT IN8 (689:785:882)(715:811:907))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (407:493:579)(431:511:591))  // in 4 out 4
          (IOPATH IN8 COUTY1 (399:449:499)(411:460:509))  // in 8 out 4
          (IOPATH CINY1 OUT (413:417:421)(375:383:392))  // in 13 out 2
          (IOPATH CINY1 COUTY1 (67:68:69)(78:82:86))  // in 13 out 4
    )))
 // GLBOUT    Pos: x0y0
  (CELL (CELLTYPE "GLBOUT")
    (INSTANCE _a215)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_0 GLB0 (2479:2478:2477)(2539:2537:2536))
          (IOPATH CLK0_90 GLB0 (2503:2503:2503)(2563:2563:2564))
          (IOPATH CLK0_90 GLB1 (2385:2385:2385)(2394:2395:2397))
          (IOPATH CLK0_180 GLB0 (2584:2657:2731)(2636:2693:2750))
          (IOPATH CLK0_270 GLB0 (2613:2695:2778)(2670:2716:2762))
          (IOPATH CLK1_0 GLB0 (2042:2040:2039)(2024:2022:2021))
          (IOPATH CLK1_0 GLB1 (2685:2687:2689)(2710:2711:2713))
          (IOPATH CLK1_90 GLB1 (2546:2546:2547)(2530:2531:2532))
          (IOPATH CLK1_180 GLB1 (2651:2687:2724)(2636:2684:2732))
          (IOPATH CLK1_270 GLB1 (2666:2729:2792)(2649:2723:2797))
    )))
 // C_///AND/D    Pos: x34y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a234_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (802:916:1030)(808:918:1031))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a234_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (2637:2873:3114)(2738:2955:3174))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_AND/D///    Pos: x38y54
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1593:1792:1998)(1671:1871:2075))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (272:298:325)(266:305:346))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a235_2)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1505:1596:1689)(1526:1604:1683))
        // delay pathes of CPE part
          (IOPATH CLK OUT (491:505:519)(561:578:594))  // in 9 out 1
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_///AND/D    Pos: x44y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a285_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (578:663:751)(578:654:730))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (389:442:497)(389:446:504))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a285_5)
      (DELAY
        (ABSOLUTE
          (PORT CLK (1470:1565:1662)(1512:1593:1676))
        // delay pathes of CPE part
          (IOPATH CLK OUT (479:493:507)(552:568:584))  // in 9 out 2
    ))
     (TIMINGCHECK 
        (PERIOD (posedge CLK) (400:400:400))
        (WIDTH (negedge CLK) (200:200:200))
        (WIDTH (posedge CLK) (200:200:200))
        (WIDTH (negedge SR) (200:200:200))
        (WIDTH (posedge SR) (200:200:200))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (100:100:100))
        (RECREM (posedge SR) (posedge CLK) (200:200:200) (200:200:200))
     )
  )
 // C_MX4b////    Pos: x32y49
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (818:929:1042)(808:902:997))
          (PORT IN3 (811:933:1057)(811:924:1040))
          (PORT IN5 (776:888:1001)(787:887:988))
          (PORT IN6 (751:862:976)(765:864:966))
          (PORT IN7 (1423:1599:1778)(1485:1644:1807))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // IBF    Pos: x0y101
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a343)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x21y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a344)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x25y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a345)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // IBF    Pos: x23y0
  (CELL (CELLTYPE "CPE_IBF")
// internal delay pathes
    (INSTANCE _a346)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (863:864:866)(877:878:880))
    )))
 // OBF    Pos: x107y129
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a347)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // OBF    Pos: x19y0
  (CELL (CELLTYPE "CPE_OBF")
    (INSTANCE _a348)
      (DELAY
        (ABSOLUTE
          (PORT A (512:514:517)(526:536:547))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
 // CC_PLL    Pos: x33y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a349)
    )
 // CC_PLL    Pos: x34y128
  (CELL (CELLTYPE "CC_PLL")
    (INSTANCE _a350)
    )
 // FPGA_RAM    Pos: x33y33
  (CELL (CELLTYPE "FPGA_RAM")
// internal delay pathes
    (INSTANCE _a351)
      (DELAY
        (ABSOLUTE
          (IOPATH CLKB[2] DOB[22] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLKB[2] DOB[21] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLKB[2] DOB[20] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[22] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[21] (2362:2657:2953)(2338:2647:2957))
          (IOPATH CLOCK1 DOB[20] (2362:2657:2953)(2338:2647:2957))
    ))
        (TIMINGCHECK
          (SETUPHOLD (negedge CLKB[2]) (posedge CLOCK1) (24:146:269)(26:121:216)) // merged_entry: 5
          (SETUPHOLD (posedge CLKB[2]) (posedge CLOCK1) (24:146:269)(26:121:216)) // merged_entry: 5
          (SETUPHOLD (negedge GLWEA[2]) (negedge CLKB[2]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (negedge CLKB[2]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[2]) (posedge CLKB[2]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (posedge CLKB[2]) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[2]) (negedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (negedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge GLWEA[2]) (posedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (posedge GLWEA[2]) (posedge CLOCK1) (653:813:973)(-151:79:310)) // merged_entry: 10
          (SETUPHOLD (negedge ADDRA1[15]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRA1[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRA1[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[15]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[14]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[13]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[12]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[11]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[10]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[9]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[8]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[7]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[6]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[5]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[4]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[3]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[2]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[1]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (negedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (posedge CLKB[2]) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (negedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge ADDRB1[0]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (posedge ADDRB1[0]) (posedge CLOCK1) (99:724:1350)(-731:-111:508)) // merged_entry: 4
          (SETUPHOLD (negedge DIA[39]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[39]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[39]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[39]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[39]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[38]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[38]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[37]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[37]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[36]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[36]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[35]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[35]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[34]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[34]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[33]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[33]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[32]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[32]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[31]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[31]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[30]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[30]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[29]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[29]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[29]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[29]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[29]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[29]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[29]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[29]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[28]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[28]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[28]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[28]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[28]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[28]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[28]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[28]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[27]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[27]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[26]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[26]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[25]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[25]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[24]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[24]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[23]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[23]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[22]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[22]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[21]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[21]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (negedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (posedge CLKB[2]) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (negedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge DIA[20]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (posedge DIA[20]) (posedge CLOCK1) (262:718:1174)(-606:-41:524)) // merged_entry: 6
          (SETUPHOLD (negedge WEA[39]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[39]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[39]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[39]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[39]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[38]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[38]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[37]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[37]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[36]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[36]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[35]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[35]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[34]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[34]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[33]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[33]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[32]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[32]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[31]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[31]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[30]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[30]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[29]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[29]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[29]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[29]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[29]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[29]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[29]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[29]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[28]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[28]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[28]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[28]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[28]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[28]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[28]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[28]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[27]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[27]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[27]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[27]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[27]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[27]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[27]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[27]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[26]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[26]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[26]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[26]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[26]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[26]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[26]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[26]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[25]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[25]) (negedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[25]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[25]) (posedge CLKB[2]) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[25]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[25]) (negedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (negedge WEA[25]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (SETUPHOLD (posedge WEA[25]) (posedge CLOCK1) (104:730:1356)(-732:-39:654)) // merged_entry: 12
          (WIDTH (negedge CLKB[2]) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLKB[2]) (485:485:485)) // merged_entry: 14
          (WIDTH (negedge CLOCK1) (485:485:485)) // merged_entry: 14
          (WIDTH (posedge CLOCK1) (485:485:485)) // merged_entry: 14
        ))
 // C_MX2b////    Pos: x44y42
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (829:938:1050)(823:921:1020))
          (PORT IN5 (758:853:950)(746:833:921))
          (PORT IN6 (744:833:924)(738:818:900))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_/RAM_I1///    Pos: x45y128
 // C_AND////    Pos: x37y39
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (572:659:748)(551:626:702))
          (PORT IN6 (725:835:946)(730:829:928))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x46y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1047:1204:1362)(1048:1187:1331))
          (PORT IN6 (1593:1783:1976)(1626:1812:2002))
          (PORT IN8 (926:1059:1195)(935:1059:1186))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x48y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (774:865:958)(789:874:962))
          (PORT IN5 (943:1074:1208)(975:1097:1222))
          (PORT IN6 (584:663:743)(590:663:737))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x43y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1199:1362:1528)(1200:1341:1485))
          (PORT IN5 (1047:1188:1331)(1056:1184:1314))
          (PORT IN7 (1000:1122:1248)(1044:1163:1285))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x44y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1374:1559:1747)(1389:1555:1725))
          (PORT IN5 (390:450:511)(360:405:450))
          (PORT IN7 (1580:1762:1951)(1602:1778:1959))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x42y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1023:1155:1290)(1021:1134:1249))
          (PORT IN6 (971:1074:1180)(968:1060:1155))
          (PORT IN8 (1048:1188:1330)(1046:1162:1283))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x44y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1295:1456:1620)(1345:1492:1641))
          (PORT IN6 (554:636:720)(536:612:688))
          (PORT IN8 (740:853:969)(744:846:949))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // CLKIN    Pos: x0y0
  (CELL (CELLTYPE "CLKIN")
    (INSTANCE _a362)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (1619:1623:1627)(1515:1521:1528))
          (IOPATH CLK0 PCLK1 (1619:1623:1627)(1515:1521:1528))
    )))
 // C_////RAM_I2    Pos: x1y66
 // C_AND////    Pos: x35y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2027:2231:2441)(2118:2299:2484))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a364_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x42y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1016:1156:1298)(995:1108:1224))
          (PORT IN5 (735:851:968)(739:841:945))
          (PORT IN7 (1139:1265:1395)(1157:1278:1404))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x35y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2176:2431:2689)(2252:2493:2739))
          (PORT IN7 (1211:1367:1528)(1216:1365:1516))
          (PORT IN8 (1111:1267:1424)(1145:1294:1447))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x40y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1357:1533:1711)(1380:1543:1710))
          (PORT IN5 (617:692:768)(612:677:743))
          (PORT IN7 (785:900:1017)(785:888:992))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/    Pos: x27y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a368_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1228:1365:1506)(1243:1369:1497))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a368_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x40y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1198:1368:1540)(1182:1317:1456))
          (PORT IN5 (972:1090:1210)(1004:1119:1236))
          (PORT IN6 (427:486:546)(411:461:512))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x33y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1423:1578:1738)(1454:1591:1733))
          (PORT IN5 (747:866:988)(747:848:951))
          (PORT IN6 (764:865:968)(766:860:955))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x38y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1266:1456:1649)(1307:1470:1637))
          (PORT IN7 (611:696:782)(616:696:778))
          (PORT IN8 (1218:1388:1560)(1185:1323:1463))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x32y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1236:1360:1488)(1246:1355:1467))
          (PORT IN7 (1234:1413:1594)(1276:1450:1627))
          (PORT IN8 (1621:1816:2017)(1646:1822:2003))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x40y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1047:1170:1296)(1081:1201:1323))
          (PORT IN7 (1646:1846:2048)(1718:1920:2126))
          (PORT IN8 (1390:1570:1751)(1452:1618:1787))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x35y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (529:614:700)(522:596:672))
          (PORT IN5 (1406:1592:1780)(1428:1598:1770))
          (PORT IN6 (924:1031:1140)(949:1057:1168))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x39y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (724:831:941)(727:820:915))
          (PORT IN6 (745:857:971)(732:825:920))
          (PORT IN8 (1568:1773:1983)(1623:1830:2042))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x33y46
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a376_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (976:1125:1277)(1001:1139:1279))
          (PORT IN2 (925:1032:1141)(930:1028:1128))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x28y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a377_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1582:1770:1960)(1640:1822:2007))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a377_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y37
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1070:1223:1379)(1124:1269:1416))
          (PORT IN8 (568:648:730)(573:649:727))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x36y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (614:688:764)(611:674:740))
          (PORT IN5 (954:1101:1249)(958:1084:1212))
          (PORT IN6 (1045:1178:1317)(1063:1185:1311))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///OR/    Pos: x38y40
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a380_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1432:1610:1792)(1499:1673:1851))
          (PORT IN2 (1143:1274:1409)(1155:1266:1382))
          (PORT IN4 (372:428:485)(353:401:449))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x28y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1070:1196:1325)(1093:1205:1319))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a382_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x28y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a383_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1273:1415:1558)(1301:1431:1565))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a383_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x34y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1557:1746:1937)(1625:1805:1988))
          (PORT IN6 (869:1005:1143)(881:1002:1125))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x28y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1434:1600:1769)(1495:1648:1804))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a385_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x28y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1444:1619:1798)(1529:1706:1885))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a386_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x40y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (587:674:762)(581:662:744))
          (PORT IN5 (1131:1295:1462)(1160:1317:1475))
          (PORT IN6 (1118:1245:1374)(1147:1267:1391))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x28y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a388_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1427:1597:1771)(1474:1633:1793))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a388_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_MX2b////    Pos: x30y41
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1077:1216:1358)(1104:1240:1379))
          (PORT IN5 (995:1128:1264)(1025:1153:1282))
          (PORT IN7 (945:1075:1206)(967:1085:1208))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/    Pos: x28y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1454:1605:1760)(1512:1659:1811))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a390_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1397:1594:1794)(1427:1618:1813))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a391_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x35y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a392_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (905:1023:1145)(910:1023:1139))
          (PORT IN4 (356:410:464)(328:369:412))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x46y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1380:1563:1751)(1451:1626:1803))
          (PORT IN7 (1680:1886:2096)(1790:1991:2199))
          (PORT IN8 (1184:1349:1519)(1219:1377:1541))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x36y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (764:859:956)(773:862:954))
          (PORT IN7 (1246:1394:1546)(1239:1368:1502))
          (PORT IN8 (1253:1408:1565)(1281:1431:1585))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x28y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a395_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1584:1780:1981)(1669:1862:2059))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a395_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_MX2b////    Pos: x43y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a396_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1420:1619:1822)(1436:1615:1797))
          (PORT IN5 (760:866:974)(787:891:997))
          (PORT IN7 (1469:1635:1805)(1494:1653:1816))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x46y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1578:1810:2045)(1591:1795:2003))
          (PORT IN6 (918:1029:1143)(922:1022:1126))
          (PORT IN8 (781:880:981)(782:870:961))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x42y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a398_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1065:1211:1358)(1064:1195:1328))
          (PORT IN6 (916:1039:1166)(908:1026:1146))
          (PORT IN8 (525:600:677)(521:592:664))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x43y52
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1423:1619:1816)(1461:1642:1829))
          (PORT IN5 (541:627:716)(527:603:681))
          (PORT IN7 (1490:1664:1840)(1544:1712:1886))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x42y40
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a400_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1169:1324:1481)(1207:1351:1498))
          (PORT IN7 (402:461:520)(372:419:466))
          (PORT IN8 (383:441:501)(355:402:450))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x41y39
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a401_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (994:1127:1261)(1007:1125:1246))
          (PORT IN7 (1426:1589:1755)(1433:1589:1749))
          (PORT IN8 (405:463:522)(388:440:493))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x40y38
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a402_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (842:955:1069)(831:925:1021))
          (PORT IN7 (1074:1213:1353)(1075:1200:1328))
          (PORT IN8 (1335:1519:1706)(1407:1586:1768))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x46y50
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1276:1445:1616)(1287:1434:1584))
          (PORT IN5 (572:651:733)(562:633:706))
          (PORT IN7 (395:456:518)(384:437:492))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x45y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1092:1226:1363)(1099:1224:1353))
          (PORT IN6 (556:639:725)(545:616:688))
          (PORT IN8 (1363:1545:1731)(1378:1545:1713))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x41y49
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1247:1418:1591)(1260:1419:1580))
          (PORT IN6 (1060:1216:1375)(1057:1196:1337))
          (PORT IN8 (895:1008:1123)(862:954:1046))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x46y51
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a406_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1443:1629:1817)(1478:1648:1822))
          (PORT IN5 (364:419:475)(345:391:438))
          (PORT IN7 (1108:1242:1378)(1133:1262:1393))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x48y48
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1473:1657:1845)(1524:1706:1892))
          (PORT IN5 (775:888:1002)(775:877:979))
          (PORT IN7 (436:498:561)(421:474:529))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x48y47
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1398:1596:1798)(1413:1594:1777))
          (PORT IN6 (601:674:748)(581:640:700))
          (PORT IN8 (395:455:516)(368:412:458))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x46y43
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (992:1122:1255)(974:1081:1192))
          (PORT IN6 (543:619:697)(536:605:674))
          (PORT IN8 (1291:1446:1604)(1350:1506:1667))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x48y46
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1218:1392:1570)(1210:1365:1523))
          (PORT IN6 (924:1058:1194)(936:1059:1186))
          (PORT IN8 (753:850:949)(758:847:938))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x40y36
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1378:1558:1742)(1404:1571:1741))
          (PORT IN5 (753:864:977)(755:849:946))
          (PORT IN7 (436:494:554)(418:469:520))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x35y37
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a412_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1055:1194:1338)(1044:1165:1289))
          (PORT IN5 (1237:1412:1592)(1282:1449:1618))
          (PORT IN7 (1817:2020:2228)(1866:2073:2283))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///AND/    Pos: x28y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1476:1702:1931)(1557:1799:2042))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a414_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x39y50
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a415_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1779:1994:2215)(1880:2093:2309))
          (PORT IN8 (899:1032:1168)(924:1050:1178))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x107y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (4373:4725:5083)(4633:4969:5314))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a416_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x19y1
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a417_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2272:2493:2719)(2383:2584:2787))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a417_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x28y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a418_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1405:1568:1736)(1437:1592:1749))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a418_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x28y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a419_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1506:1725:1948)(1574:1807:2042))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a419_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x37y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a423_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (858:965:1075)(842:930:1020))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a423_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y48
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a424_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (597:673:750)(580:639:700))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a424_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (567:649:733)(544:617:692))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a425_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y47
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1099:1249:1403)(1165:1310:1458))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a426_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a427_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1120:1251:1384)(1143:1272:1404))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a427_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y46
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1049:1190:1337)(1027:1150:1275))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a428_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a429_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1358:1529:1703)(1429:1587:1748))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a429_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y45
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (713:821:931)(704:802:901))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a430_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y44
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a431_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (879:1009:1140)(872:980:1090))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a431_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x37y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a433_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1305:1471:1643)(1350:1505:1666))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a433_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x37y43
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1578:1790:2008)(1618:1822:2029))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a434_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x37y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a435_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (723:829:937)(731:829:927))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a435_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y42
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3380:3647:3922)(3513:3753:3995))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a456_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_///AND/    Pos: x32y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a457_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1492:1615:1742)(1528:1643:1760))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a457_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_AND////    Pos: x32y41
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a458_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3499:3759:4026)(3718:3971:4227))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a458_6)
      (DELAY
        (ABSOLUTE
          (IOPATH OUT1 RAM_O1 (184:186:189)(170:179:189))  // in 26 out 9
    )))
 // C_/RAM_I1///    Pos: x34y42
 // C_////RAM_I2    Pos: x34y41
 // C_/RAM_I1///    Pos: x34y41
 // C_////Bridge    Pos: x38y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a477_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1307:1462:1622)(1340:1489:1642))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x39y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a478_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1212:1377:1547)(1265:1428:1595))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x33y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a479_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1886:2115:2349)(1967:2181:2399))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x39y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a480_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1885:2103:2325)(1947:2158:2375))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x39y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a481_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1557:1744:1934)(1587:1760:1939))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x38y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a482_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (385:443:501)(357:400:445))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x37y36
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a483_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (571:648:727)(578:653:729))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x46y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a484_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (727:831:937)(746:848:950))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x40y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a485_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1202:1368:1537)(1206:1353:1505))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x44y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a486_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (429:488:547)(419:470:521))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x40y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a487_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (554:633:715)(548:616:685))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x38y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a488_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (973:1111:1251)(993:1123:1257))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x44y35
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a489_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (873:973:1077)(900:994:1090))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x42y35
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a490_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1177:1337:1501)(1169:1307:1448))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x32y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a491_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1530:1713:1899)(1550:1711:1876))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x37y37
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a492_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (580:668:757)(569:641:715))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x47y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a493_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1434:1605:1780)(1510:1676:1847))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x40y41
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a494_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (570:651:733)(552:619:687))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x39y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a495_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1089:1238:1390)(1134:1277:1422))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x41y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a496_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (868:997:1126)(868:985:1106))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x34y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a497_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1217:1389:1566)(1258:1423:1593))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x34y42
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a498_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1061:1215:1371)(1109:1254:1401))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (349:370:392)(348:365:382))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x50y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a499_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (404:463:524)(390:440:491))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x47y49
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a500_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1245:1410:1576)(1249:1392:1540))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (366:386:407)(362:379:396))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x41y38
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a501_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1042:1191:1346)(1061:1196:1333))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x43y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a502_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (931:1037:1145)(954:1057:1162))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x33y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a503_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1309:1481:1656)(1350:1508:1671))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x32y39
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a504_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (901:1037:1175)(906:1026:1148))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x46y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a505_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1088:1220:1354)(1113:1242:1374))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x50y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a506_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1196:1352:1514)(1189:1329:1472))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x50y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a507_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1188:1357:1529)(1159:1297:1439))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (365:386:407)(368:384:400))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x41y50
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a508_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1465:1651:1841)(1524:1699:1876))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x38y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a509_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1101:1242:1386)(1103:1225:1352))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (379:399:419)(381:396:412))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x43y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a510_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (858:964:1073)(855:947:1041))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x43y40
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a511_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1112:1245:1379)(1161:1292:1427))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x47y44
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a512_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1070:1213:1359)(1118:1250:1387))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x47y43
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a513_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1416:1616:1819)(1446:1636:1828))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (387:407:427)(389:405:422))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x45y45
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a514_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1129:1257:1390)(1142:1264:1391))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x47y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a515_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (539:621:705)(511:572:636))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x41y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a516_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (379:444:509)(350:397:446))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x45y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a517_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (559:627:697)(546:605:665))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x41y47
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a518_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1035:1169:1304)(1047:1166:1287))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (374:394:415)(378:394:411))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x39y46
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a519_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1402:1587:1777)(1441:1617:1801))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (360:381:402)(358:375:393))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x41y48
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a520_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (432:494:557)(413:466:519))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (373:393:413)(369:387:405))  // in 4 out 2
    )))
)
// 
// 
// Min/Max-Timing
//          416/10      1  min:  100  max:  100
//          417/10      1  min:  100  max:  100
