\hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def}{}\doxysection{RCC\+\_\+\+PLLI2\+SInit\+Type\+Def Struct Reference}
\label{struct_r_c_c___p_l_l_i2_s_init_type_def}\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}


PLLI2S Clock structure definition.  




{\ttfamily \#include $<$stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}{PLLI2\+SN}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}{PLLI2\+SR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}{PLLI2\+SQ}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
PLLI2S Clock structure definition. 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00074}{74}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_a3f65343166ee762c58ae1cc4685585b2}} 
\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}!PLLI2SN@{PLLI2SN}}
\index{PLLI2SN@{PLLI2SN}!RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLI2SN}{PLLI2SN}}
{\footnotesize\ttfamily uint32\+\_\+t PLLI2\+SN}

Specifies the multiplication factor for PLLI2S VCO output clock. This parameter must be a number between Min\+\_\+\+Data = 50 and Max\+\_\+\+Data = 432. This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00076}{76}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_a6a36b687ce68e3fde213fbd859b53087}} 
\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}!PLLI2SQ@{PLLI2SQ}}
\index{PLLI2SQ@{PLLI2SQ}!RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLI2SQ}{PLLI2SQ}}
{\footnotesize\ttfamily uint32\+\_\+t PLLI2\+SQ}

Specifies the division factor for SAI1 clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15. This parameter will be used only when PLLI2S is selected as Clock Source SAI 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00084}{84}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_aa41cb6b0bf6f8246cf6625c175705d6a}} 
\index{RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}!PLLI2SR@{PLLI2SR}}
\index{PLLI2SR@{PLLI2SR}!RCC\_PLLI2SInitTypeDef@{RCC\_PLLI2SInitTypeDef}}
\doxysubsubsection{\texorpdfstring{PLLI2SR}{PLLI2SR}}
{\footnotesize\ttfamily uint32\+\_\+t PLLI2\+SR}

Specifies the division factor for I2S clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7. This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00080}{80}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Autodrone32/\+Libraries/\+STM32\+F7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
