

================================================================
== Vitis HLS Report for 'chan_est_top_Pipeline_buf_loop'
================================================================
* Date:           Sat Feb 28 15:53:58 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        chan_est
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.652 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |     1026|     1026|  3.417 us|  3.417 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- buf_loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      43|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|      89|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      89|      97|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln228_fu_166_p2               |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln228_fu_160_p2              |      icmp|   0|  0|  19|          11|          12|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  43|          25|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_2     |   9|          2|   11|         22|
    |fft_in_0_TDATA_blk_n     |   9|          2|    1|          2|
    |fft_in_1_TDATA_blk_n     |   9|          2|    1|          2|
    |k_fu_72                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |k_2_reg_227              |  11|   0|   11|          0|
    |k_fu_72                  |  11|   0|   11|          0|
    |tmp_1_reg_250            |  16|   0|   16|          0|
    |tmp_s_reg_240            |  16|   0|   16|          0|
    |trunc_ln233_1_reg_245    |  16|   0|   16|          0|
    |trunc_ln233_reg_235      |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  89|   0|   89|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_buf_loop|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_buf_loop|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_buf_loop|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_buf_loop|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_buf_loop|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_buf_loop|  return value|
|fft_in_0_TVALID    |   in|    1|        axis|               fft_in_0_V_data_V|       pointer|
|fft_in_0_TDATA     |   in|   32|        axis|               fft_in_0_V_data_V|       pointer|
|fft_in_1_TVALID    |   in|    1|        axis|               fft_in_1_V_data_V|       pointer|
|fft_in_1_TDATA     |   in|   32|        axis|               fft_in_1_V_data_V|       pointer|
|fft_im_1_address0  |  out|   10|   ap_memory|                        fft_im_1|         array|
|fft_im_1_ce0       |  out|    1|   ap_memory|                        fft_im_1|         array|
|fft_im_1_we0       |  out|    1|   ap_memory|                        fft_im_1|         array|
|fft_im_1_d0        |  out|   16|   ap_memory|                        fft_im_1|         array|
|fft_im_address0    |  out|   10|   ap_memory|                          fft_im|         array|
|fft_im_ce0         |  out|    1|   ap_memory|                          fft_im|         array|
|fft_im_we0         |  out|    1|   ap_memory|                          fft_im|         array|
|fft_im_d0          |  out|   16|   ap_memory|                          fft_im|         array|
|fft_re_1_address0  |  out|   10|   ap_memory|                        fft_re_1|         array|
|fft_re_1_ce0       |  out|    1|   ap_memory|                        fft_re_1|         array|
|fft_re_1_we0       |  out|    1|   ap_memory|                        fft_re_1|         array|
|fft_re_1_d0        |  out|   16|   ap_memory|                        fft_re_1|         array|
|fft_re_address0    |  out|   10|   ap_memory|                          fft_re|         array|
|fft_re_ce0         |  out|    1|   ap_memory|                          fft_re|         array|
|fft_re_we0         |  out|    1|   ap_memory|                          fft_re|         array|
|fft_re_d0          |  out|   16|   ap_memory|                          fft_re|         array|
|fft_in_0_TREADY    |  out|    1|        axis|               fft_in_0_V_last_V|       pointer|
|fft_in_0_TLAST     |   in|    1|        axis|               fft_in_0_V_last_V|       pointer|
|fft_in_0_TKEEP     |   in|    4|        axis|               fft_in_0_V_keep_V|       pointer|
|fft_in_0_TSTRB     |   in|    4|        axis|               fft_in_0_V_strb_V|       pointer|
|fft_in_1_TREADY    |  out|    1|        axis|               fft_in_1_V_last_V|       pointer|
|fft_in_1_TLAST     |   in|    1|        axis|               fft_in_1_V_last_V|       pointer|
|fft_in_1_TKEEP     |   in|    4|        axis|               fft_in_1_V_keep_V|       pointer|
|fft_in_1_TSTRB     |   in|    4|        axis|               fft_in_1_V_strb_V|       pointer|
+-------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [chan_est.cpp:228]   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %fft_in_1_V_data_V, i4 %fft_in_1_V_keep_V, i4 %fft_in_1_V_strb_V, i1 0, i1 %fft_in_1_V_last_V, i1 0, i1 0, void @empty_1"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %fft_in_0_V_data_V, i4 %fft_in_0_V_keep_V, i4 %fft_in_0_V_strb_V, i1 0, i1 %fft_in_0_V_last_V, i1 0, i1 0, void @empty_0"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fft_in_1_V_last_V, i4 %fft_in_1_V_strb_V, i4 %fft_in_1_V_keep_V, i32 %fft_in_1_V_data_V, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fft_in_0_V_last_V, i4 %fft_in_0_V_strb_V, i4 %fft_in_0_V_keep_V, i32 %fft_in_0_V_data_V, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln228 = store i11 0, i11 %k" [chan_est.cpp:228]   --->   Operation 10 'store' 'store_ln228' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln228 = br void %VITIS_LOOP_230_1" [chan_est.cpp:228]   --->   Operation 11 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_2 = load i11 %k" [chan_est.cpp:228]   --->   Operation 12 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%icmp_ln228 = icmp_eq  i11 %k_2, i11 1024" [chan_est.cpp:228]   --->   Operation 13 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%add_ln228 = add i11 %k_2, i11 1" [chan_est.cpp:228]   --->   Operation 14 'add' 'add_ln228' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln228 = br i1 %icmp_ln228, void %VITIS_LOOP_230_1.split, void %for.end20.exitStub" [chan_est.cpp:228]   --->   Operation 15 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.07ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %fft_in_0_V_data_V, i4 %fft_in_0_V_keep_V, i4 %fft_in_0_V_strb_V, i1 %fft_in_0_V_last_V" [chan_est.cpp:232]   --->   Operation 16 'read' 'empty' <Predicate = (!icmp_ln228)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%s_data = extractvalue i41 %empty" [chan_est.cpp:232]   --->   Operation 17 'extractvalue' 's_data' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i32 %s_data" [chan_est.cpp:233]   --->   Operation 18 'trunc' 'trunc_ln233' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %s_data, i32 16, i32 31" [chan_est.cpp:234]   --->   Operation 19 'partselect' 'tmp_s' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.07ns)   --->   "%empty_21 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %fft_in_1_V_data_V, i4 %fft_in_1_V_keep_V, i4 %fft_in_1_V_strb_V, i1 %fft_in_1_V_last_V" [chan_est.cpp:232]   --->   Operation 20 'read' 'empty_21' <Predicate = (!icmp_ln228)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%s_data_1 = extractvalue i41 %empty_21" [chan_est.cpp:232]   --->   Operation 21 'extractvalue' 's_data_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln233_1 = trunc i32 %s_data_1" [chan_est.cpp:233]   --->   Operation 22 'trunc' 'trunc_ln233_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %s_data_1, i32 16, i32 31" [chan_est.cpp:234]   --->   Operation 23 'partselect' 'tmp_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln228 = store i11 %add_ln228, i11 %k" [chan_est.cpp:228]   --->   Operation 24 'store' 'store_ln228' <Predicate = (!icmp_ln228)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln228)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i11 %k_2" [chan_est.cpp:228]   --->   Operation 25 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln229 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [chan_est.cpp:229]   --->   Operation 26 'specpipeline' 'specpipeline_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln228 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [chan_est.cpp:228]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln228 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [chan_est.cpp:228]   --->   Operation 28 'specloopname' 'specloopname_ln228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%fft_re_addr = getelementptr i16 %fft_re, i64 0, i64 %zext_ln228" [chan_est.cpp:233]   --->   Operation 29 'getelementptr' 'fft_re_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%fft_im_addr = getelementptr i16 %fft_im, i64 0, i64 %zext_ln228" [chan_est.cpp:234]   --->   Operation 30 'getelementptr' 'fft_im_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%fft_re_1_addr = getelementptr i16 %fft_re_1, i64 0, i64 %zext_ln228" [chan_est.cpp:233]   --->   Operation 31 'getelementptr' 'fft_re_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%store_ln233 = store i16 %trunc_ln233, i10 %fft_re_addr" [chan_est.cpp:233]   --->   Operation 32 'store' 'store_ln233' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln233 = store i16 %trunc_ln233_1, i10 %fft_re_1_addr" [chan_est.cpp:233]   --->   Operation 33 'store' 'store_ln233' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%fft_im_1_addr = getelementptr i16 %fft_im_1, i64 0, i64 %zext_ln228" [chan_est.cpp:234]   --->   Operation 34 'getelementptr' 'fft_im_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.23ns)   --->   "%store_ln234 = store i16 %tmp_s, i10 %fft_im_addr" [chan_est.cpp:234]   --->   Operation 35 'store' 'store_ln234' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/1] (1.23ns)   --->   "%store_ln234 = store i16 %tmp_1, i10 %fft_im_1_addr" [chan_est.cpp:234]   --->   Operation 36 'store' 'store_ln234' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln228 = br void %VITIS_LOOP_230_1" [chan_est.cpp:228]   --->   Operation 37 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fft_im_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fft_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fft_re_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fft_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fft_in_0_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_0_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_0_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_0_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_1_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_1_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_1_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fft_in_1_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca             ) [ 010]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
store_ln228             (store              ) [ 000]
br_ln228                (br                 ) [ 000]
k_2                     (load               ) [ 011]
icmp_ln228              (icmp               ) [ 010]
add_ln228               (add                ) [ 000]
br_ln228                (br                 ) [ 000]
empty                   (read               ) [ 000]
s_data                  (extractvalue       ) [ 000]
trunc_ln233             (trunc              ) [ 011]
tmp_s                   (partselect         ) [ 011]
empty_21                (read               ) [ 000]
s_data_1                (extractvalue       ) [ 000]
trunc_ln233_1           (trunc              ) [ 011]
tmp_1                   (partselect         ) [ 011]
store_ln228             (store              ) [ 000]
zext_ln228              (zext               ) [ 000]
specpipeline_ln229      (specpipeline       ) [ 000]
speclooptripcount_ln228 (speclooptripcount  ) [ 000]
specloopname_ln228      (specloopname       ) [ 000]
fft_re_addr             (getelementptr      ) [ 000]
fft_im_addr             (getelementptr      ) [ 000]
fft_re_1_addr           (getelementptr      ) [ 000]
store_ln233             (store              ) [ 000]
store_ln233             (store              ) [ 000]
fft_im_1_addr           (getelementptr      ) [ 000]
store_ln234             (store              ) [ 000]
store_ln234             (store              ) [ 000]
br_ln228                (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fft_im_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_im_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fft_im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_im"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fft_re_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_re_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fft_re">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_re"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fft_in_0_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_0_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fft_in_0_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_0_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fft_in_0_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_0_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fft_in_0_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_0_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fft_in_1_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_1_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fft_in_1_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_1_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fft_in_1_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_1_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fft_in_1_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_in_1_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="k_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="empty_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="41" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="0" index="3" bw="4" slack="0"/>
<pin id="81" dir="0" index="4" bw="1" slack="0"/>
<pin id="82" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="empty_21_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="41" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="4" slack="0"/>
<pin id="93" dir="0" index="4" bw="1" slack="0"/>
<pin id="94" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="fft_re_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="11" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_re_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="fft_im_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_im_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="fft_re_1_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_re_1_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln233_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="10" slack="0"/>
<pin id="123" dir="0" index="1" bw="16" slack="1"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln233/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln233_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="1"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln233/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="fft_im_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fft_im_1_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln234_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="1"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln234/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln234_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="1"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln234/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln228_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="11" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln228/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="k_2_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln228_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="0"/>
<pin id="162" dir="0" index="1" bw="11" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln228/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln228_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln228/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="s_data_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="41" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="s_data/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln233_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln233/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_s_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="s_data_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="41" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="s_data_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln233_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln233_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="0" index="3" bw="6" slack="0"/>
<pin id="203" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln228_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="11" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln228/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln228_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="1"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln228/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="k_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="227" class="1005" name="k_2_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="1"/>
<pin id="229" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="trunc_ln233_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="1"/>
<pin id="237" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln233 "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_s_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="245" class="1005" name="trunc_ln233_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="1"/>
<pin id="247" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln233_1 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="1"/>
<pin id="252" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="52" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="76" pin=4"/></net>

<net id="95"><net_src comp="52" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="70" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="70" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="70" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="100" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="114" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="107" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="133" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="48" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="76" pin="5"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="172" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="88" pin="5"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="54" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="190" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="58" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="212"><net_src comp="166" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="223"><net_src comp="72" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="230"><net_src comp="157" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="238"><net_src comp="176" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="243"><net_src comp="180" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="248"><net_src comp="194" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="253"><net_src comp="198" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="146" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fft_im_1 | {2 }
	Port: fft_im | {2 }
	Port: fft_re_1 | {2 }
	Port: fft_re | {2 }
	Port: fft_in_0_V_data_V | {}
	Port: fft_in_0_V_keep_V | {}
	Port: fft_in_0_V_strb_V | {}
	Port: fft_in_0_V_last_V | {}
	Port: fft_in_1_V_data_V | {}
	Port: fft_in_1_V_keep_V | {}
	Port: fft_in_1_V_strb_V | {}
	Port: fft_in_1_V_last_V | {}
 - Input state : 
	Port: chan_est_top_Pipeline_buf_loop : fft_in_0_V_data_V | {1 }
	Port: chan_est_top_Pipeline_buf_loop : fft_in_0_V_keep_V | {1 }
	Port: chan_est_top_Pipeline_buf_loop : fft_in_0_V_strb_V | {1 }
	Port: chan_est_top_Pipeline_buf_loop : fft_in_0_V_last_V | {1 }
	Port: chan_est_top_Pipeline_buf_loop : fft_in_1_V_data_V | {1 }
	Port: chan_est_top_Pipeline_buf_loop : fft_in_1_V_keep_V | {1 }
	Port: chan_est_top_Pipeline_buf_loop : fft_in_1_V_strb_V | {1 }
	Port: chan_est_top_Pipeline_buf_loop : fft_in_1_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln228 : 1
		k_2 : 1
		icmp_ln228 : 2
		add_ln228 : 2
		br_ln228 : 3
		trunc_ln233 : 1
		tmp_s : 1
		trunc_ln233_1 : 1
		tmp_1 : 1
		store_ln228 : 3
	State 2
		fft_re_addr : 1
		fft_im_addr : 1
		fft_re_1_addr : 1
		store_ln233 : 2
		store_ln233 : 2
		fft_im_1_addr : 1
		store_ln234 : 2
		store_ln234 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln228_fu_160  |    0    |    18   |
|----------|----------------------|---------|---------|
|    add   |   add_ln228_fu_166   |    0    |    18   |
|----------|----------------------|---------|---------|
|   read   |   empty_read_fu_76   |    0    |    0    |
|          |  empty_21_read_fu_88 |    0    |    0    |
|----------|----------------------|---------|---------|
|extractvalue|     s_data_fu_172    |    0    |    0    |
|          |    s_data_1_fu_190   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln233_fu_176  |    0    |    0    |
|          | trunc_ln233_1_fu_194 |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_s_fu_180     |    0    |    0    |
|          |     tmp_1_fu_198     |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln228_fu_213  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    36   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     k_2_reg_227     |   11   |
|      k_reg_220      |   11   |
|    tmp_1_reg_250    |   16   |
|    tmp_s_reg_240    |   16   |
|trunc_ln233_1_reg_245|   16   |
| trunc_ln233_reg_235 |   16   |
+---------------------+--------+
|        Total        |   86   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   36   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   86   |    -   |
+-----------+--------+--------+
|   Total   |   86   |   36   |
+-----------+--------+--------+
