#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x140676b20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x140675d30 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x1406cc9e0_0 .net "active", 0 0, L_0x1406d5d60;  1 drivers
v0x1406cca90_0 .var "clk", 0 0;
v0x1406ccba0_0 .var "clk_enable", 0 0;
v0x1406ccc30_0 .net "data_address", 31 0, v0x1406ca7c0_0;  1 drivers
v0x1406cccc0_0 .net "data_read", 0 0, L_0x1406d54c0;  1 drivers
v0x1406ccd50_0 .var "data_readdata", 31 0;
v0x1406ccde0_0 .net "data_write", 0 0, L_0x1406d4e30;  1 drivers
v0x1406cce70_0 .net "data_writedata", 31 0, v0x1406c3460_0;  1 drivers
v0x1406ccf40_0 .net "instr_address", 31 0, L_0x1406d5e90;  1 drivers
v0x1406cd050_0 .var "instr_readdata", 31 0;
v0x1406cd0e0_0 .net "register_v0", 31 0, L_0x1406d3700;  1 drivers
v0x1406cd1b0_0 .var "reset", 0 0;
S_0x140678a30 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x140675d30;
 .timescale 0 0;
v0x1406292d0_0 .var "ex_imm", 31 0;
v0x1406c0120_0 .var "expected", 31 0;
v0x1406c01c0_0 .var "i", 4 0;
v0x1406c0270_0 .var "imm", 15 0;
v0x1406c0320_0 .var "imm_instr", 31 0;
v0x1406c0410_0 .var "opcode", 5 0;
v0x1406c04c0_0 .var "rs", 4 0;
v0x1406c0570_0 .var "rt", 4 0;
v0x1406c0620_0 .var "test", 31 0;
v0x1406c0730_0 .var "test_imm", 15 0;
E_0x1406a8750 .event posedge, v0x1406c37d0_0;
S_0x1406c07e0 .scope module, "dut" "mips_cpu_harvard" 3 138, 4 1 0, S_0x140675d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1406ce850 .functor OR 1, L_0x1406ce500, L_0x1406ce710, C4<0>, C4<0>;
L_0x1406ce940 .functor BUFZ 1, L_0x1406cdff0, C4<0>, C4<0>, C4<0>;
L_0x1406cecd0 .functor BUFZ 1, L_0x1406ce110, C4<0>, C4<0>, C4<0>;
L_0x1406cee20 .functor AND 1, L_0x1406cdff0, L_0x1406cef70, C4<1>, C4<1>;
L_0x1406cf110 .functor OR 1, L_0x1406cee20, L_0x1406cee90, C4<0>, C4<0>;
L_0x1406cf250 .functor OR 1, L_0x1406cf110, L_0x1406cebf0, C4<0>, C4<0>;
L_0x1406cf340 .functor OR 1, L_0x1406cf250, L_0x1406d05e0, C4<0>, C4<0>;
L_0x1406cf430 .functor OR 1, L_0x1406cf340, L_0x1406d00c0, C4<0>, C4<0>;
L_0x1406cff80 .functor AND 1, L_0x1406cfa90, L_0x1406cfbb0, C4<1>, C4<1>;
L_0x1406d00c0 .functor OR 1, L_0x1406cf830, L_0x1406cff80, C4<0>, C4<0>;
L_0x1406d05e0 .functor AND 1, L_0x1406cfd60, L_0x1406d0250, C4<1>, C4<1>;
L_0x1406d0b60 .functor OR 1, L_0x1406d0480, L_0x1406d0810, C4<0>, C4<0>;
L_0x1406cdda0 .functor OR 1, L_0x1406d0ef0, L_0x1406d11a0, C4<0>, C4<0>;
L_0x1406d1580 .functor AND 1, L_0x1406ceaf0, L_0x1406cdda0, C4<1>, C4<1>;
L_0x1406d1710 .functor OR 1, L_0x1406d1360, L_0x1406d1850, C4<0>, C4<0>;
L_0x1406d1510 .functor OR 1, L_0x1406d1710, L_0x1406d1b00, C4<0>, C4<0>;
L_0x1406d1c60 .functor AND 1, L_0x1406cdff0, L_0x1406d1510, C4<1>, C4<1>;
L_0x1406d1930 .functor AND 1, L_0x1406cdff0, L_0x1406d1e20, C4<1>, C4<1>;
L_0x1406cfea0 .functor AND 1, L_0x1406cdff0, L_0x1406d19a0, C4<1>, C4<1>;
L_0x1406d2870 .functor AND 1, v0x1406ca6a0_0, v0x1406cc6e0_0, C4<1>, C4<1>;
L_0x1406d28e0 .functor AND 1, L_0x1406d2870, L_0x1406cf430, C4<1>, C4<1>;
L_0x1406d2ac0 .functor OR 1, L_0x1406d00c0, L_0x1406d05e0, C4<0>, C4<0>;
L_0x1406d3770 .functor BUFZ 32, L_0x1406d33a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1406d3920 .functor BUFZ 32, L_0x1406d3650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1406d4780 .functor AND 1, v0x1406ccba0_0, L_0x1406d1c60, C4<1>, C4<1>;
L_0x1406d48c0 .functor AND 1, L_0x1406d4780, v0x1406ca6a0_0, C4<1>, C4<1>;
L_0x1406d3100 .functor AND 1, L_0x1406d48c0, L_0x1406d49d0, C4<1>, C4<1>;
L_0x1406d4dc0 .functor AND 1, v0x1406ca6a0_0, v0x1406cc6e0_0, C4<1>, C4<1>;
L_0x1406d4e30 .functor AND 1, L_0x1406d4dc0, L_0x1406cf5c0, C4<1>, C4<1>;
L_0x1406d4b10 .functor OR 1, L_0x1406d4ce0, L_0x1406d5010, C4<0>, C4<0>;
L_0x1406d5350 .functor AND 1, L_0x1406d4b10, L_0x1406d4c00, C4<1>, C4<1>;
L_0x1406d54c0 .functor OR 1, L_0x1406cebf0, L_0x1406d5350, C4<0>, C4<0>;
L_0x1406d5d60 .functor BUFZ 1, v0x1406ca6a0_0, C4<0>, C4<0>, C4<0>;
L_0x1406d5e90 .functor BUFZ 32, v0x1406ca730_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1406c5810_0 .net *"_ivl_102", 31 0, L_0x1406d01b0;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c58a0_0 .net *"_ivl_105", 25 0, L_0x1480884d8;  1 drivers
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c5930_0 .net/2u *"_ivl_106", 31 0, L_0x148088520;  1 drivers
v0x1406c59c0_0 .net *"_ivl_108", 0 0, L_0x1406cfd60;  1 drivers
v0x1406c5a50_0 .net *"_ivl_111", 5 0, L_0x1406d03e0;  1 drivers
L_0x148088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1406c5af0_0 .net/2u *"_ivl_112", 5 0, L_0x148088568;  1 drivers
v0x1406c5ba0_0 .net *"_ivl_114", 0 0, L_0x1406d0250;  1 drivers
v0x1406c5c40_0 .net *"_ivl_118", 31 0, L_0x1406d0770;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1406c5cf0_0 .net/2u *"_ivl_12", 5 0, L_0x1480880a0;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c5e00_0 .net *"_ivl_121", 25 0, L_0x1480885b0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1406c5eb0_0 .net/2u *"_ivl_122", 31 0, L_0x1480885f8;  1 drivers
v0x1406c5f60_0 .net *"_ivl_124", 0 0, L_0x1406d0480;  1 drivers
v0x1406c6000_0 .net *"_ivl_126", 31 0, L_0x1406d0940;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c60b0_0 .net *"_ivl_129", 25 0, L_0x148088640;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1406c6160_0 .net/2u *"_ivl_130", 31 0, L_0x148088688;  1 drivers
v0x1406c6210_0 .net *"_ivl_132", 0 0, L_0x1406d0810;  1 drivers
v0x1406c62b0_0 .net *"_ivl_136", 31 0, L_0x1406d0c50;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c6440_0 .net *"_ivl_139", 25 0, L_0x1480886d0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c64d0_0 .net/2u *"_ivl_140", 31 0, L_0x148088718;  1 drivers
v0x1406c6580_0 .net *"_ivl_142", 0 0, L_0x1406ceaf0;  1 drivers
v0x1406c6620_0 .net *"_ivl_145", 5 0, L_0x1406d1000;  1 drivers
L_0x148088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1406c66d0_0 .net/2u *"_ivl_146", 5 0, L_0x148088760;  1 drivers
v0x1406c6780_0 .net *"_ivl_148", 0 0, L_0x1406d0ef0;  1 drivers
v0x1406c6820_0 .net *"_ivl_151", 5 0, L_0x1406d12c0;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1406c68d0_0 .net/2u *"_ivl_152", 5 0, L_0x1480887a8;  1 drivers
v0x1406c6980_0 .net *"_ivl_154", 0 0, L_0x1406d11a0;  1 drivers
v0x1406c6a20_0 .net *"_ivl_157", 0 0, L_0x1406cdda0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1406c6ac0_0 .net/2u *"_ivl_16", 5 0, L_0x1480880e8;  1 drivers
v0x1406c6b70_0 .net *"_ivl_161", 1 0, L_0x1406d1630;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1406c6c20_0 .net/2u *"_ivl_162", 1 0, L_0x1480887f0;  1 drivers
v0x1406c6cd0_0 .net *"_ivl_164", 0 0, L_0x1406d1360;  1 drivers
L_0x148088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1406c6d70_0 .net/2u *"_ivl_166", 5 0, L_0x148088838;  1 drivers
v0x1406c6e20_0 .net *"_ivl_168", 0 0, L_0x1406d1850;  1 drivers
v0x1406c6350_0 .net *"_ivl_171", 0 0, L_0x1406d1710;  1 drivers
L_0x148088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1406c70b0_0 .net/2u *"_ivl_172", 5 0, L_0x148088880;  1 drivers
v0x1406c7140_0 .net *"_ivl_174", 0 0, L_0x1406d1b00;  1 drivers
v0x1406c71d0_0 .net *"_ivl_177", 0 0, L_0x1406d1510;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1406c7260_0 .net/2u *"_ivl_180", 5 0, L_0x1480888c8;  1 drivers
v0x1406c7300_0 .net *"_ivl_182", 0 0, L_0x1406d1e20;  1 drivers
L_0x148088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1406c73a0_0 .net/2u *"_ivl_186", 5 0, L_0x148088910;  1 drivers
v0x1406c7450_0 .net *"_ivl_188", 0 0, L_0x1406d19a0;  1 drivers
L_0x148088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1406c74f0_0 .net/2u *"_ivl_196", 4 0, L_0x148088958;  1 drivers
v0x1406c75a0_0 .net *"_ivl_199", 4 0, L_0x1406d1f60;  1 drivers
v0x1406c7650_0 .net *"_ivl_20", 31 0, L_0x1406ce360;  1 drivers
v0x1406c7700_0 .net *"_ivl_201", 4 0, L_0x1406d2520;  1 drivers
v0x1406c77b0_0 .net *"_ivl_202", 4 0, L_0x1406d25c0;  1 drivers
v0x1406c7860_0 .net *"_ivl_207", 0 0, L_0x1406d2870;  1 drivers
v0x1406c7900_0 .net *"_ivl_211", 0 0, L_0x1406d2ac0;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1406c79a0_0 .net/2u *"_ivl_212", 31 0, L_0x1480889a0;  1 drivers
v0x1406c7a50_0 .net *"_ivl_214", 31 0, L_0x1406d2b30;  1 drivers
v0x1406c7b00_0 .net *"_ivl_216", 31 0, L_0x1406d2660;  1 drivers
v0x1406c7bb0_0 .net *"_ivl_218", 31 0, L_0x1406d2dd0;  1 drivers
v0x1406c7c60_0 .net *"_ivl_220", 31 0, L_0x1406d2c90;  1 drivers
v0x1406c7d10_0 .net *"_ivl_229", 0 0, L_0x1406d4780;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c7db0_0 .net *"_ivl_23", 25 0, L_0x148088130;  1 drivers
v0x1406c7e60_0 .net *"_ivl_231", 0 0, L_0x1406d48c0;  1 drivers
v0x1406c7f00_0 .net *"_ivl_232", 31 0, L_0x1406d4930;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c7fb0_0 .net *"_ivl_235", 30 0, L_0x148088ac0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1406c8060_0 .net/2u *"_ivl_236", 31 0, L_0x148088b08;  1 drivers
v0x1406c8110_0 .net *"_ivl_238", 0 0, L_0x1406d49d0;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1406c81b0_0 .net/2u *"_ivl_24", 31 0, L_0x148088178;  1 drivers
v0x1406c8260_0 .net *"_ivl_243", 0 0, L_0x1406d4dc0;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1406c8300_0 .net/2u *"_ivl_246", 5 0, L_0x148088b50;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1406c83b0_0 .net/2u *"_ivl_250", 5 0, L_0x148088b98;  1 drivers
v0x1406c8460_0 .net *"_ivl_257", 0 0, L_0x1406d4c00;  1 drivers
v0x1406c6ec0_0 .net *"_ivl_259", 0 0, L_0x1406d5350;  1 drivers
v0x1406c6f60_0 .net *"_ivl_26", 0 0, L_0x1406ce500;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x1406c7000_0 .net/2u *"_ivl_262", 5 0, L_0x148088be0;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x1406c84f0_0 .net/2u *"_ivl_266", 5 0, L_0x148088c28;  1 drivers
v0x1406c85a0_0 .net *"_ivl_271", 15 0, L_0x1406d5a00;  1 drivers
v0x1406c8650_0 .net *"_ivl_272", 17 0, L_0x1406d55b0;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1406c8700_0 .net *"_ivl_275", 1 0, L_0x148088cb8;  1 drivers
v0x1406c87b0_0 .net *"_ivl_278", 15 0, L_0x1406d5cc0;  1 drivers
v0x1406c8860_0 .net *"_ivl_28", 31 0, L_0x1406ce620;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1406c8910_0 .net *"_ivl_280", 1 0, L_0x148088d00;  1 drivers
v0x1406c89c0_0 .net *"_ivl_283", 0 0, L_0x1406d5be0;  1 drivers
L_0x148088d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1406c8a70_0 .net/2u *"_ivl_284", 13 0, L_0x148088d48;  1 drivers
L_0x148088d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c8b20_0 .net/2u *"_ivl_286", 13 0, L_0x148088d90;  1 drivers
v0x1406c8bd0_0 .net *"_ivl_288", 13 0, L_0x1406d5f80;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c8c80_0 .net *"_ivl_31", 25 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1406c8d30_0 .net/2u *"_ivl_32", 31 0, L_0x148088208;  1 drivers
v0x1406c8de0_0 .net *"_ivl_34", 0 0, L_0x1406ce710;  1 drivers
v0x1406c8e80_0 .net *"_ivl_4", 31 0, L_0x1406cdec0;  1 drivers
v0x1406c8f30_0 .net *"_ivl_41", 2 0, L_0x1406ce9f0;  1 drivers
L_0x148088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1406c8fe0_0 .net/2u *"_ivl_42", 2 0, L_0x148088250;  1 drivers
v0x1406c9090_0 .net *"_ivl_49", 2 0, L_0x1406ced80;  1 drivers
L_0x148088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1406c9140_0 .net/2u *"_ivl_50", 2 0, L_0x148088298;  1 drivers
v0x1406c91f0_0 .net *"_ivl_55", 0 0, L_0x1406cef70;  1 drivers
v0x1406c9290_0 .net *"_ivl_57", 0 0, L_0x1406cee20;  1 drivers
v0x1406c9330_0 .net *"_ivl_59", 0 0, L_0x1406cf110;  1 drivers
v0x1406c93d0_0 .net *"_ivl_61", 0 0, L_0x1406cf250;  1 drivers
v0x1406c9470_0 .net *"_ivl_63", 0 0, L_0x1406cf340;  1 drivers
v0x1406c9510_0 .net *"_ivl_67", 2 0, L_0x1406cf500;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1406c95c0_0 .net/2u *"_ivl_68", 2 0, L_0x1480882e0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c9670_0 .net *"_ivl_7", 25 0, L_0x148088010;  1 drivers
v0x1406c9720_0 .net *"_ivl_72", 31 0, L_0x1406cf790;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c97d0_0 .net *"_ivl_75", 25 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1406c9880_0 .net/2u *"_ivl_76", 31 0, L_0x148088370;  1 drivers
v0x1406c9930_0 .net *"_ivl_78", 0 0, L_0x1406cf830;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c99d0_0 .net/2u *"_ivl_8", 31 0, L_0x148088058;  1 drivers
v0x1406c9a80_0 .net *"_ivl_80", 31 0, L_0x1406cf9f0;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c9b30_0 .net *"_ivl_83", 25 0, L_0x1480883b8;  1 drivers
L_0x148088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1406c9be0_0 .net/2u *"_ivl_84", 31 0, L_0x148088400;  1 drivers
v0x1406c9c90_0 .net *"_ivl_86", 0 0, L_0x1406cfa90;  1 drivers
v0x1406c9d30_0 .net *"_ivl_89", 0 0, L_0x1406cf950;  1 drivers
v0x1406c9de0_0 .net *"_ivl_90", 31 0, L_0x1406cfc60;  1 drivers
L_0x148088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c9e90_0 .net *"_ivl_93", 30 0, L_0x148088448;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1406c9f40_0 .net/2u *"_ivl_94", 31 0, L_0x148088490;  1 drivers
v0x1406c9ff0_0 .net *"_ivl_96", 0 0, L_0x1406cfbb0;  1 drivers
v0x1406ca090_0 .net *"_ivl_99", 0 0, L_0x1406cff80;  1 drivers
v0x1406ca130_0 .net "active", 0 0, L_0x1406d5d60;  alias, 1 drivers
v0x1406ca1d0_0 .net "alu_op1", 31 0, L_0x1406d3770;  1 drivers
v0x1406ca270_0 .net "alu_op2", 31 0, L_0x1406d3920;  1 drivers
v0x1406ca310_0 .net "alui_instr", 0 0, L_0x1406cee90;  1 drivers
v0x1406ca3b0_0 .net "b_flag", 0 0, v0x1406c1440_0;  1 drivers
v0x1406ca460_0 .net "b_imm", 17 0, L_0x1406d5ac0;  1 drivers
v0x1406ca4f0_0 .net "b_offset", 31 0, L_0x1406d6100;  1 drivers
v0x1406ca580_0 .net "clk", 0 0, v0x1406cca90_0;  1 drivers
v0x1406ca610_0 .net "clk_enable", 0 0, v0x1406ccba0_0;  1 drivers
v0x1406ca6a0_0 .var "cpu_active", 0 0;
v0x1406ca730_0 .var "curr_addr", 31 0;
v0x1406ca7c0_0 .var "data_address", 31 0;
v0x1406ca860_0 .net "data_read", 0 0, L_0x1406d54c0;  alias, 1 drivers
v0x1406ca900_0 .net "data_readdata", 31 0, v0x1406ccd50_0;  1 drivers
v0x1406ca9e0_0 .net "data_write", 0 0, L_0x1406d4e30;  alias, 1 drivers
v0x1406caa80_0 .net "data_writedata", 31 0, v0x1406c3460_0;  alias, 1 drivers
v0x1406cab20_0 .var "delay_slot", 31 0;
v0x1406cabc0_0 .net "effective_addr", 31 0, v0x1406c1800_0;  1 drivers
v0x1406cac60_0 .net "funct_code", 5 0, L_0x1406cde20;  1 drivers
v0x1406cad10_0 .net "hi_out", 31 0, v0x1406c3860_0;  1 drivers
v0x1406cadd0_0 .net "hl_reg_enable", 0 0, L_0x1406d3100;  1 drivers
v0x1406caea0_0 .net "instr_address", 31 0, L_0x1406d5e90;  alias, 1 drivers
v0x1406caf40_0 .net "instr_opcode", 5 0, L_0x1406cdcc0;  1 drivers
v0x1406cafe0_0 .net "instr_readdata", 31 0, v0x1406cd050_0;  1 drivers
v0x1406cb0b0_0 .net "j_imm", 0 0, L_0x1406d0b60;  1 drivers
v0x1406cb150_0 .net "j_reg", 0 0, L_0x1406d1580;  1 drivers
v0x1406cb1f0_0 .net "link_const", 0 0, L_0x1406d00c0;  1 drivers
v0x1406cb290_0 .net "link_reg", 0 0, L_0x1406d05e0;  1 drivers
v0x1406cb330_0 .net "lo_out", 31 0, v0x1406c3f70_0;  1 drivers
v0x1406cb3d0_0 .net "load_data", 31 0, v0x1406c28b0_0;  1 drivers
v0x1406cb480_0 .net "load_instr", 0 0, L_0x1406cebf0;  1 drivers
v0x1406cb510_0 .net "lw", 0 0, L_0x1406ce110;  1 drivers
v0x1406cb5b0_0 .net "lwl", 0 0, L_0x1406d4f60;  1 drivers
v0x1406cb650_0 .net "lwr", 0 0, L_0x1406d50f0;  1 drivers
v0x1406cb6f0_0 .net "mem_to_reg", 0 0, L_0x1406cecd0;  1 drivers
v0x1406cb790_0 .net "mfhi", 0 0, L_0x1406d1930;  1 drivers
v0x1406cb830_0 .net "mflo", 0 0, L_0x1406cfea0;  1 drivers
v0x1406cb8d0_0 .net "movefrom", 0 0, L_0x1406ce850;  1 drivers
v0x1406cb970_0 .net "muldiv", 0 0, L_0x1406d1c60;  1 drivers
v0x1406cba10_0 .var "next_delay_slot", 31 0;
v0x1406cbac0_0 .net "partial_store", 0 0, L_0x1406d4b10;  1 drivers
v0x1406cbb60_0 .net "r_format", 0 0, L_0x1406cdff0;  1 drivers
v0x1406cbc00_0 .net "reg_a_read_data", 31 0, L_0x1406d33a0;  1 drivers
v0x1406cbcc0_0 .net "reg_a_read_index", 4 0, L_0x1406d22c0;  1 drivers
v0x1406cbd70_0 .net "reg_b_read_data", 31 0, L_0x1406d3650;  1 drivers
v0x1406cbe40_0 .net "reg_b_read_index", 4 0, L_0x1406d1ec0;  1 drivers
v0x1406cbee0_0 .net "reg_dst", 0 0, L_0x1406ce940;  1 drivers
v0x1406cbf70_0 .net "reg_write", 0 0, L_0x1406cf430;  1 drivers
v0x1406cc010_0 .net "reg_write_data", 31 0, L_0x1406d3060;  1 drivers
v0x1406cc0d0_0 .net "reg_write_enable", 0 0, L_0x1406d28e0;  1 drivers
v0x1406cc180_0 .net "reg_write_index", 4 0, L_0x1406d2420;  1 drivers
v0x1406cc230_0 .net "register_v0", 31 0, L_0x1406d3700;  alias, 1 drivers
v0x1406cc2e0_0 .net "reset", 0 0, v0x1406cd1b0_0;  1 drivers
v0x1406cc370_0 .net "result", 31 0, v0x1406c1c50_0;  1 drivers
v0x1406cc420_0 .net "result_hi", 31 0, v0x1406c15f0_0;  1 drivers
v0x1406cc4f0_0 .net "result_lo", 31 0, v0x1406c1750_0;  1 drivers
v0x1406cc5c0_0 .net "sb", 0 0, L_0x1406d4ce0;  1 drivers
v0x1406cc650_0 .net "sh", 0 0, L_0x1406d5010;  1 drivers
v0x1406cc6e0_0 .var "state", 0 0;
v0x1406cc780_0 .net "store_instr", 0 0, L_0x1406cf5c0;  1 drivers
v0x1406cc820_0 .net "sw", 0 0, L_0x1406ce280;  1 drivers
E_0x1406c03b0/0 .event edge, v0x1406c1440_0, v0x1406cab20_0, v0x1406ca4f0_0, v0x1406cb0b0_0;
E_0x1406c03b0/1 .event edge, v0x1406c16a0_0, v0x1406cb150_0, v0x1406c4c30_0, v0x1406ca730_0;
E_0x1406c03b0 .event/or E_0x1406c03b0/0, E_0x1406c03b0/1;
E_0x1406c0b70 .event edge, v0x1406cb5b0_0, v0x1406cb650_0, v0x1406c3160_0, v0x1406c1800_0;
L_0x1406cdcc0 .part v0x1406cd050_0, 26, 6;
L_0x1406cde20 .part v0x1406cd050_0, 0, 6;
L_0x1406cdec0 .concat [ 6 26 0 0], L_0x1406cdcc0, L_0x148088010;
L_0x1406cdff0 .cmp/eq 32, L_0x1406cdec0, L_0x148088058;
L_0x1406ce110 .cmp/eq 6, L_0x1406cdcc0, L_0x1480880a0;
L_0x1406ce280 .cmp/eq 6, L_0x1406cdcc0, L_0x1480880e8;
L_0x1406ce360 .concat [ 6 26 0 0], L_0x1406cdcc0, L_0x148088130;
L_0x1406ce500 .cmp/eq 32, L_0x1406ce360, L_0x148088178;
L_0x1406ce620 .concat [ 6 26 0 0], L_0x1406cdcc0, L_0x1480881c0;
L_0x1406ce710 .cmp/eq 32, L_0x1406ce620, L_0x148088208;
L_0x1406ce9f0 .part L_0x1406cdcc0, 3, 3;
L_0x1406cebf0 .cmp/eq 3, L_0x1406ce9f0, L_0x148088250;
L_0x1406ced80 .part L_0x1406cdcc0, 3, 3;
L_0x1406cee90 .cmp/eq 3, L_0x1406ced80, L_0x148088298;
L_0x1406cef70 .reduce/nor L_0x1406d1c60;
L_0x1406cf500 .part L_0x1406cdcc0, 3, 3;
L_0x1406cf5c0 .cmp/eq 3, L_0x1406cf500, L_0x1480882e0;
L_0x1406cf790 .concat [ 6 26 0 0], L_0x1406cdcc0, L_0x148088328;
L_0x1406cf830 .cmp/eq 32, L_0x1406cf790, L_0x148088370;
L_0x1406cf9f0 .concat [ 6 26 0 0], L_0x1406cdcc0, L_0x1480883b8;
L_0x1406cfa90 .cmp/eq 32, L_0x1406cf9f0, L_0x148088400;
L_0x1406cf950 .part v0x1406cd050_0, 20, 1;
L_0x1406cfc60 .concat [ 1 31 0 0], L_0x1406cf950, L_0x148088448;
L_0x1406cfbb0 .cmp/eq 32, L_0x1406cfc60, L_0x148088490;
L_0x1406d01b0 .concat [ 6 26 0 0], L_0x1406cdcc0, L_0x1480884d8;
L_0x1406cfd60 .cmp/eq 32, L_0x1406d01b0, L_0x148088520;
L_0x1406d03e0 .part v0x1406cd050_0, 0, 6;
L_0x1406d0250 .cmp/eq 6, L_0x1406d03e0, L_0x148088568;
L_0x1406d0770 .concat [ 6 26 0 0], L_0x1406cdcc0, L_0x1480885b0;
L_0x1406d0480 .cmp/eq 32, L_0x1406d0770, L_0x1480885f8;
L_0x1406d0940 .concat [ 6 26 0 0], L_0x1406cdcc0, L_0x148088640;
L_0x1406d0810 .cmp/eq 32, L_0x1406d0940, L_0x148088688;
L_0x1406d0c50 .concat [ 6 26 0 0], L_0x1406cdcc0, L_0x1480886d0;
L_0x1406ceaf0 .cmp/eq 32, L_0x1406d0c50, L_0x148088718;
L_0x1406d1000 .part v0x1406cd050_0, 0, 6;
L_0x1406d0ef0 .cmp/eq 6, L_0x1406d1000, L_0x148088760;
L_0x1406d12c0 .part v0x1406cd050_0, 0, 6;
L_0x1406d11a0 .cmp/eq 6, L_0x1406d12c0, L_0x1480887a8;
L_0x1406d1630 .part L_0x1406cde20, 3, 2;
L_0x1406d1360 .cmp/eq 2, L_0x1406d1630, L_0x1480887f0;
L_0x1406d1850 .cmp/eq 6, L_0x1406cde20, L_0x148088838;
L_0x1406d1b00 .cmp/eq 6, L_0x1406cde20, L_0x148088880;
L_0x1406d1e20 .cmp/eq 6, L_0x1406cde20, L_0x1480888c8;
L_0x1406d19a0 .cmp/eq 6, L_0x1406cde20, L_0x148088910;
L_0x1406d22c0 .part v0x1406cd050_0, 21, 5;
L_0x1406d1ec0 .part v0x1406cd050_0, 16, 5;
L_0x1406d1f60 .part v0x1406cd050_0, 11, 5;
L_0x1406d2520 .part v0x1406cd050_0, 16, 5;
L_0x1406d25c0 .functor MUXZ 5, L_0x1406d2520, L_0x1406d1f60, L_0x1406ce940, C4<>;
L_0x1406d2420 .functor MUXZ 5, L_0x1406d25c0, L_0x148088958, L_0x1406d00c0, C4<>;
L_0x1406d2b30 .arith/sum 32, v0x1406cab20_0, L_0x1480889a0;
L_0x1406d2660 .functor MUXZ 32, v0x1406c1c50_0, v0x1406c28b0_0, L_0x1406cecd0, C4<>;
L_0x1406d2dd0 .functor MUXZ 32, L_0x1406d2660, v0x1406c3f70_0, L_0x1406cfea0, C4<>;
L_0x1406d2c90 .functor MUXZ 32, L_0x1406d2dd0, v0x1406c3860_0, L_0x1406d1930, C4<>;
L_0x1406d3060 .functor MUXZ 32, L_0x1406d2c90, L_0x1406d2b30, L_0x1406d2ac0, C4<>;
L_0x1406d4930 .concat [ 1 31 0 0], v0x1406cc6e0_0, L_0x148088ac0;
L_0x1406d49d0 .cmp/eq 32, L_0x1406d4930, L_0x148088b08;
L_0x1406d4ce0 .cmp/eq 6, L_0x1406cdcc0, L_0x148088b50;
L_0x1406d5010 .cmp/eq 6, L_0x1406cdcc0, L_0x148088b98;
L_0x1406d4c00 .reduce/nor v0x1406cc6e0_0;
L_0x1406d4f60 .cmp/eq 6, L_0x1406cdcc0, L_0x148088be0;
L_0x1406d50f0 .cmp/eq 6, L_0x1406cdcc0, L_0x148088c28;
L_0x1406d5a00 .part v0x1406cd050_0, 0, 16;
L_0x1406d55b0 .concat [ 16 2 0 0], L_0x1406d5a00, L_0x148088cb8;
L_0x1406d5cc0 .part L_0x1406d55b0, 0, 16;
L_0x1406d5ac0 .concat [ 2 16 0 0], L_0x148088d00, L_0x1406d5cc0;
L_0x1406d5be0 .part L_0x1406d5ac0, 17, 1;
L_0x1406d5f80 .functor MUXZ 14, L_0x148088d90, L_0x148088d48, L_0x1406d5be0, C4<>;
L_0x1406d6100 .concat [ 18 14 0 0], L_0x1406d5ac0, L_0x1406d5f80;
S_0x1406c0bc0 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x1406c07e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1406c0f10_0 .net *"_ivl_10", 15 0, L_0x1406d4200;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1406c0fd0_0 .net/2u *"_ivl_14", 15 0, L_0x148088a78;  1 drivers
v0x1406c1080_0 .net *"_ivl_17", 15 0, L_0x1406d4340;  1 drivers
v0x1406c1140_0 .net *"_ivl_5", 0 0, L_0x1406d3b50;  1 drivers
v0x1406c11f0_0 .net *"_ivl_6", 15 0, L_0x1406d10a0;  1 drivers
v0x1406c12e0_0 .net *"_ivl_9", 15 0, L_0x1406d3f00;  1 drivers
v0x1406c1390_0 .net "addr_rt", 4 0, L_0x1406d4520;  1 drivers
v0x1406c1440_0 .var "b_flag", 0 0;
v0x1406c14e0_0 .net "funct", 5 0, L_0x1406d3ab0;  1 drivers
v0x1406c15f0_0 .var "hi", 31 0;
v0x1406c16a0_0 .net "instructionword", 31 0, v0x1406cd050_0;  alias, 1 drivers
v0x1406c1750_0 .var "lo", 31 0;
v0x1406c1800_0 .var "memaddroffset", 31 0;
v0x1406c18b0_0 .var "multresult", 63 0;
v0x1406c1960_0 .net "op1", 31 0, L_0x1406d3770;  alias, 1 drivers
v0x1406c1a10_0 .net "op2", 31 0, L_0x1406d3920;  alias, 1 drivers
v0x1406c1ac0_0 .net "opcode", 5 0, L_0x1406d3a10;  1 drivers
v0x1406c1c50_0 .var "result", 31 0;
v0x1406c1ce0_0 .net "shamt", 4 0, L_0x1406d4480;  1 drivers
v0x1406c1d90_0 .net/s "sign_op1", 31 0, L_0x1406d3770;  alias, 1 drivers
v0x1406c1e50_0 .net/s "sign_op2", 31 0, L_0x1406d3920;  alias, 1 drivers
v0x1406c1ee0_0 .net "simmediatedata", 31 0, L_0x1406d42a0;  1 drivers
v0x1406c1f70_0 .net "simmediatedatas", 31 0, L_0x1406d42a0;  alias, 1 drivers
v0x1406c2000_0 .net "uimmediatedata", 31 0, L_0x1406d43e0;  1 drivers
v0x1406c2090_0 .net "unsign_op1", 31 0, L_0x1406d3770;  alias, 1 drivers
v0x1406c2160_0 .net "unsign_op2", 31 0, L_0x1406d3920;  alias, 1 drivers
v0x1406c2240_0 .var "unsigned_result", 31 0;
E_0x1406c0e80/0 .event edge, v0x1406c1ac0_0, v0x1406c14e0_0, v0x1406c1a10_0, v0x1406c1ce0_0;
E_0x1406c0e80/1 .event edge, v0x1406c1960_0, v0x1406c18b0_0, v0x1406c1390_0, v0x1406c1ee0_0;
E_0x1406c0e80/2 .event edge, v0x1406c2000_0, v0x1406c2240_0;
E_0x1406c0e80 .event/or E_0x1406c0e80/0, E_0x1406c0e80/1, E_0x1406c0e80/2;
L_0x1406d3a10 .part v0x1406cd050_0, 26, 6;
L_0x1406d3ab0 .part v0x1406cd050_0, 0, 6;
L_0x1406d3b50 .part v0x1406cd050_0, 15, 1;
LS_0x1406d10a0_0_0 .concat [ 1 1 1 1], L_0x1406d3b50, L_0x1406d3b50, L_0x1406d3b50, L_0x1406d3b50;
LS_0x1406d10a0_0_4 .concat [ 1 1 1 1], L_0x1406d3b50, L_0x1406d3b50, L_0x1406d3b50, L_0x1406d3b50;
LS_0x1406d10a0_0_8 .concat [ 1 1 1 1], L_0x1406d3b50, L_0x1406d3b50, L_0x1406d3b50, L_0x1406d3b50;
LS_0x1406d10a0_0_12 .concat [ 1 1 1 1], L_0x1406d3b50, L_0x1406d3b50, L_0x1406d3b50, L_0x1406d3b50;
L_0x1406d10a0 .concat [ 4 4 4 4], LS_0x1406d10a0_0_0, LS_0x1406d10a0_0_4, LS_0x1406d10a0_0_8, LS_0x1406d10a0_0_12;
L_0x1406d3f00 .part v0x1406cd050_0, 0, 16;
L_0x1406d4200 .concat [ 16 0 0 0], L_0x1406d3f00;
L_0x1406d42a0 .concat [ 16 16 0 0], L_0x1406d4200, L_0x1406d10a0;
L_0x1406d4340 .part v0x1406cd050_0, 0, 16;
L_0x1406d43e0 .concat [ 16 16 0 0], L_0x1406d4340, L_0x148088a78;
L_0x1406d4480 .part v0x1406cd050_0, 6, 5;
L_0x1406d4520 .part v0x1406cd050_0, 16, 5;
S_0x1406c2390 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x1406c07e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x1406c25e0_0 .net "address", 31 0, v0x1406c1800_0;  alias, 1 drivers
v0x1406c26a0_0 .net "datafromMem", 31 0, v0x1406ccd50_0;  alias, 1 drivers
v0x1406c2740_0 .net "instr_word", 31 0, v0x1406cd050_0;  alias, 1 drivers
v0x1406c2810_0 .net "opcode", 5 0, L_0x1406d45c0;  1 drivers
v0x1406c28b0_0 .var "out_transformed", 31 0;
v0x1406c29a0_0 .net "whichbyte", 1 0, L_0x1406d4660;  1 drivers
E_0x1406c25b0 .event edge, v0x1406c2810_0, v0x1406c26a0_0, v0x1406c29a0_0, v0x1406c16a0_0;
L_0x1406d45c0 .part v0x1406cd050_0, 26, 6;
L_0x1406d4660 .part v0x1406c1800_0, 0, 2;
S_0x1406c2a90 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x1406c07e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1406c2d60_0 .net *"_ivl_1", 1 0, L_0x1406d51d0;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1406c2e20_0 .net *"_ivl_5", 0 0, L_0x148088c70;  1 drivers
v0x1406c2ed0_0 .net "bytenum", 2 0, L_0x1406d57a0;  1 drivers
v0x1406c2f90_0 .net "dataword", 31 0, v0x1406ccd50_0;  alias, 1 drivers
v0x1406c3050_0 .net "eff_addr", 31 0, v0x1406c1800_0;  alias, 1 drivers
v0x1406c3160_0 .net "opcode", 5 0, L_0x1406cdcc0;  alias, 1 drivers
v0x1406c31f0_0 .net "regbyte", 7 0, L_0x1406d5880;  1 drivers
v0x1406c32a0_0 .net "reghalfword", 15 0, L_0x1406d5940;  1 drivers
v0x1406c3350_0 .net "regword", 31 0, L_0x1406d3650;  alias, 1 drivers
v0x1406c3460_0 .var "storedata", 31 0;
E_0x1406c2d00/0 .event edge, v0x1406c3160_0, v0x1406c3350_0, v0x1406c2ed0_0, v0x1406c31f0_0;
E_0x1406c2d00/1 .event edge, v0x1406c26a0_0, v0x1406c32a0_0;
E_0x1406c2d00 .event/or E_0x1406c2d00/0, E_0x1406c2d00/1;
L_0x1406d51d0 .part v0x1406c1800_0, 0, 2;
L_0x1406d57a0 .concat [ 2 1 0 0], L_0x1406d51d0, L_0x148088c70;
L_0x1406d5880 .part L_0x1406d3650, 0, 8;
L_0x1406d5940 .part L_0x1406d3650, 0, 16;
S_0x1406c3590 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x1406c07e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1406c37d0_0 .net "clk", 0 0, v0x1406cca90_0;  alias, 1 drivers
v0x1406c3860_0 .var "data", 31 0;
v0x1406c38f0_0 .net "data_in", 31 0, v0x1406c15f0_0;  alias, 1 drivers
v0x1406c39c0_0 .net "data_out", 31 0, v0x1406c3860_0;  alias, 1 drivers
v0x1406c3a60_0 .net "enable", 0 0, L_0x1406d3100;  alias, 1 drivers
v0x1406c3b40_0 .net "reset", 0 0, v0x1406cd1b0_0;  alias, 1 drivers
S_0x1406c3c60 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x1406c07e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1406c3ee0_0 .net "clk", 0 0, v0x1406cca90_0;  alias, 1 drivers
v0x1406c3f70_0 .var "data", 31 0;
v0x1406c4000_0 .net "data_in", 31 0, v0x1406c1750_0;  alias, 1 drivers
v0x1406c40d0_0 .net "data_out", 31 0, v0x1406c3f70_0;  alias, 1 drivers
v0x1406c4170_0 .net "enable", 0 0, L_0x1406d3100;  alias, 1 drivers
v0x1406c4240_0 .net "reset", 0 0, v0x1406cd1b0_0;  alias, 1 drivers
S_0x1406c4350 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x1406c07e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1406d33a0 .functor BUFZ 32, L_0x1406d2f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1406d3650 .functor BUFZ 32, L_0x1406d3490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1406c4fb0_2 .array/port v0x1406c4fb0, 2;
L_0x1406d3700 .functor BUFZ 32, v0x1406c4fb0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1406c4680_0 .net *"_ivl_0", 31 0, L_0x1406d2f30;  1 drivers
v0x1406c4740_0 .net *"_ivl_10", 6 0, L_0x1406d3530;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1406c47e0_0 .net *"_ivl_13", 1 0, L_0x148088a30;  1 drivers
v0x1406c4880_0 .net *"_ivl_2", 6 0, L_0x1406d32c0;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1406c4930_0 .net *"_ivl_5", 1 0, L_0x1480889e8;  1 drivers
v0x1406c4a20_0 .net *"_ivl_8", 31 0, L_0x1406d3490;  1 drivers
v0x1406c4ad0_0 .net "r_clk", 0 0, v0x1406cca90_0;  alias, 1 drivers
v0x1406c4ba0_0 .net "r_clk_enable", 0 0, v0x1406ccba0_0;  alias, 1 drivers
v0x1406c4c30_0 .net "read_data1", 31 0, L_0x1406d33a0;  alias, 1 drivers
v0x1406c4d40_0 .net "read_data2", 31 0, L_0x1406d3650;  alias, 1 drivers
v0x1406c4df0_0 .net "read_reg1", 4 0, L_0x1406d22c0;  alias, 1 drivers
v0x1406c4e80_0 .net "read_reg2", 4 0, L_0x1406d1ec0;  alias, 1 drivers
v0x1406c4f10_0 .net "register_v0", 31 0, L_0x1406d3700;  alias, 1 drivers
v0x1406c4fb0 .array "registers", 0 31, 31 0;
v0x1406c5350_0 .net "reset", 0 0, v0x1406cd1b0_0;  alias, 1 drivers
v0x1406c5420_0 .net "write_control", 0 0, L_0x1406d28e0;  alias, 1 drivers
v0x1406c54c0_0 .net "write_data", 31 0, L_0x1406d3060;  alias, 1 drivers
v0x1406c5650_0 .net "write_reg", 4 0, L_0x1406d2420;  alias, 1 drivers
L_0x1406d2f30 .array/port v0x1406c4fb0, L_0x1406d32c0;
L_0x1406d32c0 .concat [ 5 2 0 0], L_0x1406d22c0, L_0x1480889e8;
L_0x1406d3490 .array/port v0x1406c4fb0, L_0x1406d3530;
L_0x1406d3530 .concat [ 5 2 0 0], L_0x1406d1ec0, L_0x148088a30;
S_0x1406aaf90 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x1406a9d20 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1480536d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1406cd2c0_0 .net "in", 31 0, o0x1480536d0;  0 drivers
v0x1406cd350_0 .var "out", 31 0;
S_0x140697300 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x148053790 .functor BUFZ 1, C4<z>; HiZ drive
v0x1406cd3e0_0 .net "clk", 0 0, o0x148053790;  0 drivers
o0x1480537c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1406cd470_0 .net "data_address", 31 0, o0x1480537c0;  0 drivers
o0x1480537f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1406cd520_0 .net "data_read", 0 0, o0x1480537f0;  0 drivers
v0x1406cd5d0_0 .var "data_readdata", 31 0;
o0x148053850 .functor BUFZ 1, C4<z>; HiZ drive
v0x1406cd680_0 .net "data_write", 0 0, o0x148053850;  0 drivers
o0x148053880 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1406cd760_0 .net "data_writedata", 31 0, o0x148053880;  0 drivers
S_0x1406a8fd0 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1480539d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1406cd8a0_0 .net "clk", 0 0, o0x1480539d0;  0 drivers
v0x1406cd950_0 .var "curr_addr", 31 0;
o0x148053a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x1406cda00_0 .net "enable", 0 0, o0x148053a30;  0 drivers
o0x148053a60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1406cdab0_0 .net "next_addr", 31 0, o0x148053a60;  0 drivers
o0x148053a90 .functor BUFZ 1, C4<z>; HiZ drive
v0x1406cdb60_0 .net "reset", 0 0, o0x148053a90;  0 drivers
E_0x1406b59d0 .event posedge, v0x1406cd8a0_0;
    .scope S_0x1406c4350;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1406c4fb0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x1406c4350;
T_1 ;
    %wait E_0x1406a8750;
    %load/vec4 v0x1406c5350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1406c4ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1406c5420_0;
    %load/vec4 v0x1406c5650_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x1406c54c0_0;
    %load/vec4 v0x1406c5650_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1406c4fb0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1406c0bc0;
T_2 ;
    %wait E_0x1406c0e80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
    %load/vec4 v0x1406c1ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x1406c14e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x1406c1e50_0;
    %ix/getv 4, v0x1406c1ce0_0;
    %shiftl 4;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x1406c1e50_0;
    %ix/getv 4, v0x1406c1ce0_0;
    %shiftr 4;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x1406c1e50_0;
    %ix/getv 4, v0x1406c1ce0_0;
    %shiftr/s 4;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x1406c1e50_0;
    %load/vec4 v0x1406c2090_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x1406c1e50_0;
    %load/vec4 v0x1406c2090_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x1406c1e50_0;
    %load/vec4 v0x1406c2090_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x1406c1d90_0;
    %pad/s 64;
    %load/vec4 v0x1406c1e50_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1406c18b0_0, 0, 64;
    %load/vec4 v0x1406c18b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1406c15f0_0, 0, 32;
    %load/vec4 v0x1406c18b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1406c1750_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x1406c2090_0;
    %pad/u 64;
    %load/vec4 v0x1406c2160_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1406c18b0_0, 0, 64;
    %load/vec4 v0x1406c18b0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1406c15f0_0, 0, 32;
    %load/vec4 v0x1406c18b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1406c1750_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1e50_0;
    %mod/s;
    %store/vec4 v0x1406c15f0_0, 0, 32;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1e50_0;
    %div/s;
    %store/vec4 v0x1406c1750_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c2160_0;
    %mod;
    %store/vec4 v0x1406c15f0_0, 0, 32;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c2160_0;
    %div;
    %store/vec4 v0x1406c1750_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x1406c1960_0;
    %store/vec4 v0x1406c15f0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x1406c1960_0;
    %store/vec4 v0x1406c1750_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1e50_0;
    %add;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c2160_0;
    %add;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c2160_0;
    %sub;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c2160_0;
    %and;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c2160_0;
    %or;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c2160_0;
    %xor;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c2160_0;
    %or;
    %inv;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1e50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c2160_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x1406c1390_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x1406c1d90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x1406c1d90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x1406c1d90_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x1406c1d90_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1e50_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1a10_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x1406c1d90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x1406c1d90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406c1440_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1ee0_0;
    %add;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c1ee0_0;
    %add;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1ee0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c1f70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c2000_0;
    %and;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c2000_0;
    %or;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x1406c2090_0;
    %load/vec4 v0x1406c2000_0;
    %xor;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x1406c2000_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1406c2240_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1ee0_0;
    %add;
    %store/vec4 v0x1406c1800_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1ee0_0;
    %add;
    %store/vec4 v0x1406c1800_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1ee0_0;
    %add;
    %store/vec4 v0x1406c1800_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1ee0_0;
    %add;
    %store/vec4 v0x1406c1800_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1ee0_0;
    %add;
    %store/vec4 v0x1406c1800_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1ee0_0;
    %add;
    %store/vec4 v0x1406c1800_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1ee0_0;
    %add;
    %store/vec4 v0x1406c1800_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x1406c1d90_0;
    %load/vec4 v0x1406c1ee0_0;
    %add;
    %store/vec4 v0x1406c1800_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x1406c2240_0;
    %store/vec4 v0x1406c1c50_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1406c2390;
T_3 ;
    %wait E_0x1406c25b0;
    %load/vec4 v0x1406c2810_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1406c26a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1406c26a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x1406c29a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x1406c29a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x1406c29a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x1406c29a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1406c26a0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x1406c2740_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1406c28b0_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1406c3c60;
T_4 ;
    %wait E_0x1406a8750;
    %load/vec4 v0x1406c4240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1406c3f70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1406c4170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1406c4000_0;
    %assign/vec4 v0x1406c3f70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1406c3590;
T_5 ;
    %wait E_0x1406a8750;
    %load/vec4 v0x1406c3b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1406c3860_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1406c3a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1406c38f0_0;
    %assign/vec4 v0x1406c3860_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1406c2a90;
T_6 ;
    %wait E_0x1406c2d00;
    %load/vec4 v0x1406c3160_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1406c3350_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1406c3460_0, 4, 8;
    %load/vec4 v0x1406c3350_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1406c3460_0, 4, 8;
    %load/vec4 v0x1406c3350_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1406c3460_0, 4, 8;
    %load/vec4 v0x1406c3350_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1406c3460_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1406c3160_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1406c2ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x1406c31f0_0;
    %load/vec4 v0x1406c2f90_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c3460_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x1406c2f90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1406c31f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1406c2f90_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1406c3460_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x1406c2f90_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1406c31f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1406c2f90_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c3460_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x1406c2f90_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1406c31f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c3460_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1406c3160_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x1406c2ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x1406c32a0_0;
    %load/vec4 v0x1406c2f90_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c3460_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x1406c2f90_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1406c32a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c3460_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1406c07e0;
T_7 ;
    %wait E_0x1406c0b70;
    %load/vec4 v0x1406cb5b0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1406cb650_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1406caf40_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1406cabc0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1406ca7c0_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1406c07e0;
T_8 ;
    %wait E_0x1406c03b0;
    %load/vec4 v0x1406ca3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1406cab20_0;
    %load/vec4 v0x1406ca4f0_0;
    %add;
    %store/vec4 v0x1406cba10_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1406cb0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1406cab20_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1406cafe0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1406cba10_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1406cb150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1406cbc00_0;
    %store/vec4 v0x1406cba10_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1406ca730_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1406cba10_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1406c07e0;
T_9 ;
    %wait E_0x1406a8750;
    %load/vec4 v0x1406ca610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1406cc2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1406ca730_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1406cab20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1406ca6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1406cc6e0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1406ca6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1406cc6e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1406cc6e0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x1406cc6e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1406cc6e0_0, 0;
    %load/vec4 v0x1406cab20_0;
    %assign/vec4 v0x1406ca730_0, 0;
    %load/vec4 v0x1406cba10_0;
    %assign/vec4 v0x1406cab20_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x1406cab20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1406ca6a0_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1406c07e0;
T_10 ;
    %wait E_0x1406a8750;
    %vpi_call/w 4 281 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 282 "$display", "reset=%h, clk_enable=%h", v0x1406cc2e0_0, v0x1406ca610_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "i_word=%b, active=%h, reg_write=%h", v0x1406cafe0_0, v0x1406ca130_0, v0x1406cbf70_0 {0 0 0};
    %vpi_call/w 4 284 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x1406cbcc0_0, v0x1406cbe40_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x1406cbc00_0, v0x1406cbd70_0 {0 0 0};
    %vpi_call/w 4 286 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x1406cc010_0, v0x1406cc370_0, v0x1406cc180_0 {0 0 0};
    %vpi_call/w 4 287 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x1406cb970_0, v0x1406cc4f0_0, v0x1406cc420_0, v0x1406cb330_0, v0x1406cad10_0 {0 0 0};
    %vpi_call/w 4 288 "$display", "pc=%h, state=%h", v0x1406ca730_0, v0x1406cc6e0_0 {0 0 0};
    %vpi_call/w 4 289 "$display", "data_writedata=%h, data_write=%b, data_address=%h", v0x1406caa80_0, v0x1406ca9e0_0, v0x1406ca7c0_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x140675d30;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406cca90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1406cca90_0;
    %inv;
    %store/vec4 v0x1406cca90_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x140675d30;
T_12 ;
    %fork t_1, S_0x140678a30;
    %jmp t_0;
    .scope S_0x140678a30;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406cd1b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1406ccba0_0, 0, 1;
    %wait E_0x1406a8750;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1406cd1b0_0, 0, 1;
    %wait E_0x1406a8750;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1406c01c0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1406ccd50_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1406c0410_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1406c04c0_0, 0, 5;
    %load/vec4 v0x1406c01c0_0;
    %store/vec4 v0x1406c0570_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1406c0270_0, 0, 16;
    %load/vec4 v0x1406c0410_0;
    %load/vec4 v0x1406c04c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1406c0570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1406c0270_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c0320_0, 0, 32;
    %load/vec4 v0x1406c0320_0;
    %store/vec4 v0x1406cd050_0, 0, 32;
    %load/vec4 v0x1406ccd50_0;
    %load/vec4 v0x1406c01c0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1406ccd50_0, 0, 32;
    %wait E_0x1406a8750;
    %wait E_0x1406a8750;
    %delay 2, 0;
    %load/vec4 v0x1406ccde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x1406cccc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x1406c01c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1406c01c0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1406c01c0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1406c0410_0, 0, 6;
    %load/vec4 v0x1406c01c0_0;
    %store/vec4 v0x1406c04c0_0, 0, 5;
    %load/vec4 v0x1406c01c0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1406c0570_0, 0, 5;
    %load/vec4 v0x1406c01c0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x1406c0270_0, 0, 16;
    %load/vec4 v0x1406c0410_0;
    %load/vec4 v0x1406c04c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1406c0570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1406c0270_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c0320_0, 0, 32;
    %load/vec4 v0x1406c0320_0;
    %store/vec4 v0x1406cd050_0, 0, 32;
    %wait E_0x1406a8750;
    %wait E_0x1406a8750;
    %delay 2, 0;
    %load/vec4 v0x1406c01c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1406c01c0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1406c01c0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1406c0620_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1406c0410_0, 0, 6;
    %load/vec4 v0x1406c01c0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1406c04c0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1406c0570_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1406c0270_0, 0, 16;
    %load/vec4 v0x1406c0410_0;
    %load/vec4 v0x1406c04c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1406c0570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1406c0270_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406c0320_0, 0, 32;
    %load/vec4 v0x1406c0320_0;
    %store/vec4 v0x1406cd050_0, 0, 32;
    %wait E_0x1406a8750;
    %delay 2, 0;
    %load/vec4 v0x1406c01c0_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x1406c0730_0, 0, 16;
    %load/vec4 v0x1406c0730_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x1406c0730_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1406292d0_0, 0, 32;
    %vpi_call/w 3 129 "$display", "%b", v0x1406292d0_0 {0 0 0};
    %load/vec4 v0x1406c0620_0;
    %load/vec4 v0x1406c01c0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1406c0620_0, 0, 32;
    %load/vec4 v0x1406c0620_0;
    %load/vec4 v0x1406292d0_0;
    %add;
    %store/vec4 v0x1406c0120_0, 0, 32;
    %load/vec4 v0x1406cd0e0_0;
    %load/vec4 v0x1406c0120_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 133 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1406c0120_0, v0x1406cd0e0_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x1406c01c0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1406c01c0_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x140675d30;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x1406a8fd0;
T_13 ;
    %wait E_0x1406b59d0;
    %load/vec4 v0x1406cdb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1406cd950_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1406cda00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1406cdab0_0;
    %assign/vec4 v0x1406cd950_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
