# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Add_Sub_Unit_4_1.srcs/sources_1/imports/new/Add_Sub_Unit_4.vhd" \
"../../../../Add_Sub_Unit_4_1.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Add_Sub_Unit_4_1.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Add_Sub_Unit_4_1.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../Add_Sub_Unit_4_1.srcs/sim_1/new/AddSubSim.vhd" \

# Do not sort compile order
nosort
