#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x560f9fb894a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560f9fc4eea0 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x560f9fc794f0_0 .net "active", 0 0, L_0x560f9fc93cc0;  1 drivers
v0x560f9fc795b0_0 .var "clk", 0 0;
v0x560f9fc79650_0 .var "clk_enable", 0 0;
v0x560f9fc79740_0 .net "data_address", 31 0, L_0x560f9fc91c10;  1 drivers
v0x560f9fc797e0_0 .net "data_read", 0 0, L_0x560f9fc8f790;  1 drivers
v0x560f9fc798d0_0 .var "data_readdata", 31 0;
v0x560f9fc799a0_0 .net "data_write", 0 0, L_0x560f9fc8f5b0;  1 drivers
v0x560f9fc79a70_0 .net "data_writedata", 31 0, L_0x560f9fc91900;  1 drivers
v0x560f9fc79b40_0 .net "instr_address", 31 0, L_0x560f9fc92bf0;  1 drivers
v0x560f9fc79ca0_0 .var "instr_readdata", 31 0;
v0x560f9fc79d40_0 .net "register_v0", 31 0, L_0x560f9fc91890;  1 drivers
v0x560f9fc79e30_0 .var "reset", 0 0;
S_0x560f9fc3c4a0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 44, 3 44 0, S_0x560f9fc4eea0;
 .timescale 0 0;
v0x560f9fc4aa30_0 .var "imm", 15 0;
v0x560f9fc4b4f0_0 .var "imm_instr", 31 0;
v0x560f9fc4fc20_0 .var "opcode", 5 0;
v0x560f9fc54eb0_0 .var "rs", 4 0;
v0x560f9fc55210_0 .var "rt", 4 0;
E_0x560f9fb88750 .event posedge, v0x560f9fc6d9c0_0;
S_0x560f9fc3c8d0 .scope module, "dut" "mips_cpu_harvard" 3 85, 4 1 0, S_0x560f9fc4eea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x560f9fc4a910 .functor OR 1, L_0x560f9fc8af90, L_0x560f9fc8b210, C4<0>, C4<0>;
L_0x560f9fc4fb00 .functor BUFZ 1, L_0x560f9fc8a9f0, C4<0>, C4<0>, C4<0>;
L_0x560f9fbbda80 .functor BUFZ 1, L_0x560f9fc8ab90, C4<0>, C4<0>, C4<0>;
L_0x560f9fc550f0 .functor BUFZ 1, L_0x560f9fc8ab90, C4<0>, C4<0>, C4<0>;
L_0x560f9fc8b750 .functor AND 1, L_0x560f9fc8a9f0, L_0x560f9fc8ba50, C4<1>, C4<1>;
L_0x560f9fc55d00 .functor OR 1, L_0x560f9fc8b750, L_0x560f9fc8b630, C4<0>, C4<0>;
L_0x560f9fbfb0f0 .functor OR 1, L_0x560f9fc55d00, L_0x560f9fc8b860, C4<0>, C4<0>;
L_0x560f9fc8bcf0 .functor OR 1, L_0x560f9fbfb0f0, L_0x560f9fc8d350, C4<0>, C4<0>;
L_0x560f9fc8be00 .functor OR 1, L_0x560f9fc8bcf0, L_0x560f9fc8cab0, C4<0>, C4<0>;
L_0x560f9fc8bec0 .functor BUFZ 1, L_0x560f9fc8acb0, C4<0>, C4<0>, C4<0>;
L_0x560f9fc8c9a0 .functor AND 1, L_0x560f9fc8c410, L_0x560f9fc8c770, C4<1>, C4<1>;
L_0x560f9fc8cab0 .functor OR 1, L_0x560f9fc8c110, L_0x560f9fc8c9a0, C4<0>, C4<0>;
L_0x560f9fc8d350 .functor AND 1, L_0x560f9fc8ce80, L_0x560f9fc8d130, C4<1>, C4<1>;
L_0x560f9fc8db00 .functor OR 1, L_0x560f9fc8d5a0, L_0x560f9fc8d8c0, C4<0>, C4<0>;
L_0x560f9fc8cc10 .functor OR 1, L_0x560f9fc8e070, L_0x560f9fc8e370, C4<0>, C4<0>;
L_0x560f9fc8e250 .functor AND 1, L_0x560f9fc8dd80, L_0x560f9fc8cc10, C4<1>, C4<1>;
L_0x560f9fc8eb70 .functor OR 1, L_0x560f9fc8e800, L_0x560f9fc8ea80, C4<0>, C4<0>;
L_0x560f9fc8ee70 .functor OR 1, L_0x560f9fc8eb70, L_0x560f9fc8ec80, C4<0>, C4<0>;
L_0x560f9fc8f020 .functor AND 1, L_0x560f9fc8a9f0, L_0x560f9fc8ee70, C4<1>, C4<1>;
L_0x560f9fc8f1d0 .functor AND 1, L_0x560f9fc8a9f0, L_0x560f9fc8f0e0, C4<1>, C4<1>;
L_0x560f9fc8f4f0 .functor AND 1, L_0x560f9fc8a9f0, L_0x560f9fc8ef80, C4<1>, C4<1>;
L_0x560f9fc8f790 .functor BUFZ 1, L_0x560f9fbbda80, C4<0>, C4<0>, C4<0>;
L_0x560f9fc90420 .functor AND 1, L_0x560f9fc93cc0, L_0x560f9fc8be00, C4<1>, C4<1>;
L_0x560f9fc90530 .functor OR 1, L_0x560f9fc8cab0, L_0x560f9fc8d350, C4<0>, C4<0>;
L_0x560f9fc91900 .functor BUFZ 32, L_0x560f9fc91780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f9fc919c0 .functor BUFZ 32, L_0x560f9fc90710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f9fc91b10 .functor BUFZ 32, L_0x560f9fc91780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f9fc91c10 .functor BUFZ 32, v0x560f9fc6cbd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f9fc92890 .functor AND 1, v0x560f9fc79650_0, L_0x560f9fc8f020, C4<1>, C4<1>;
L_0x560f9fc92900 .functor AND 1, L_0x560f9fc92890, v0x560f9fc76680_0, C4<1>, C4<1>;
L_0x560f9fc92bf0 .functor BUFZ 32, v0x560f9fc6da80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f9fc93cc0 .functor BUFZ 1, v0x560f9fc76680_0, C4<0>, C4<0>, C4<0>;
L_0x560f9fc93ed0 .functor AND 1, v0x560f9fc79650_0, v0x560f9fc76680_0, C4<1>, C4<1>;
v0x560f9fc70770_0 .net *"_ivl_100", 31 0, L_0x560f9fc8cc80;  1 drivers
L_0x7fdf17aa3498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc70870_0 .net *"_ivl_103", 25 0, L_0x7fdf17aa3498;  1 drivers
L_0x7fdf17aa34e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc70950_0 .net/2u *"_ivl_104", 31 0, L_0x7fdf17aa34e0;  1 drivers
v0x560f9fc70a10_0 .net *"_ivl_106", 0 0, L_0x560f9fc8ce80;  1 drivers
v0x560f9fc70ad0_0 .net *"_ivl_109", 5 0, L_0x560f9fc8d090;  1 drivers
L_0x7fdf17aa3528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560f9fc70bb0_0 .net/2u *"_ivl_110", 5 0, L_0x7fdf17aa3528;  1 drivers
v0x560f9fc70c90_0 .net *"_ivl_112", 0 0, L_0x560f9fc8d130;  1 drivers
v0x560f9fc70d50_0 .net *"_ivl_116", 31 0, L_0x560f9fc8d4b0;  1 drivers
L_0x7fdf17aa3570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc70e30_0 .net *"_ivl_119", 25 0, L_0x7fdf17aa3570;  1 drivers
L_0x7fdf17aa30a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x560f9fc70f10_0 .net/2u *"_ivl_12", 5 0, L_0x7fdf17aa30a8;  1 drivers
L_0x7fdf17aa35b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x560f9fc70ff0_0 .net/2u *"_ivl_120", 31 0, L_0x7fdf17aa35b8;  1 drivers
v0x560f9fc710d0_0 .net *"_ivl_122", 0 0, L_0x560f9fc8d5a0;  1 drivers
v0x560f9fc71190_0 .net *"_ivl_124", 31 0, L_0x560f9fc8d7d0;  1 drivers
L_0x7fdf17aa3600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc71270_0 .net *"_ivl_127", 25 0, L_0x7fdf17aa3600;  1 drivers
L_0x7fdf17aa3648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560f9fc71350_0 .net/2u *"_ivl_128", 31 0, L_0x7fdf17aa3648;  1 drivers
v0x560f9fc71430_0 .net *"_ivl_130", 0 0, L_0x560f9fc8d8c0;  1 drivers
v0x560f9fc714f0_0 .net *"_ivl_134", 31 0, L_0x560f9fc8dc90;  1 drivers
L_0x7fdf17aa3690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc716e0_0 .net *"_ivl_137", 25 0, L_0x7fdf17aa3690;  1 drivers
L_0x7fdf17aa36d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc717c0_0 .net/2u *"_ivl_138", 31 0, L_0x7fdf17aa36d8;  1 drivers
v0x560f9fc718a0_0 .net *"_ivl_140", 0 0, L_0x560f9fc8dd80;  1 drivers
v0x560f9fc71960_0 .net *"_ivl_143", 5 0, L_0x560f9fc8dfd0;  1 drivers
L_0x7fdf17aa3720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x560f9fc71a40_0 .net/2u *"_ivl_144", 5 0, L_0x7fdf17aa3720;  1 drivers
v0x560f9fc71b20_0 .net *"_ivl_146", 0 0, L_0x560f9fc8e070;  1 drivers
v0x560f9fc71be0_0 .net *"_ivl_149", 5 0, L_0x560f9fc8e2d0;  1 drivers
L_0x7fdf17aa3768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc71cc0_0 .net/2u *"_ivl_150", 5 0, L_0x7fdf17aa3768;  1 drivers
v0x560f9fc71da0_0 .net *"_ivl_152", 0 0, L_0x560f9fc8e370;  1 drivers
v0x560f9fc71e60_0 .net *"_ivl_155", 0 0, L_0x560f9fc8cc10;  1 drivers
v0x560f9fc71f20_0 .net *"_ivl_159", 1 0, L_0x560f9fc8e710;  1 drivers
L_0x7fdf17aa30f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x560f9fc72000_0 .net/2u *"_ivl_16", 5 0, L_0x7fdf17aa30f0;  1 drivers
L_0x7fdf17aa37b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x560f9fc720e0_0 .net/2u *"_ivl_160", 1 0, L_0x7fdf17aa37b0;  1 drivers
v0x560f9fc721c0_0 .net *"_ivl_162", 0 0, L_0x560f9fc8e800;  1 drivers
L_0x7fdf17aa37f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x560f9fc72280_0 .net/2u *"_ivl_164", 5 0, L_0x7fdf17aa37f8;  1 drivers
v0x560f9fc72360_0 .net *"_ivl_166", 0 0, L_0x560f9fc8ea80;  1 drivers
v0x560f9fc72630_0 .net *"_ivl_169", 0 0, L_0x560f9fc8eb70;  1 drivers
L_0x7fdf17aa3840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x560f9fc726f0_0 .net/2u *"_ivl_170", 5 0, L_0x7fdf17aa3840;  1 drivers
v0x560f9fc727d0_0 .net *"_ivl_172", 0 0, L_0x560f9fc8ec80;  1 drivers
v0x560f9fc72890_0 .net *"_ivl_175", 0 0, L_0x560f9fc8ee70;  1 drivers
L_0x7fdf17aa3888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc72950_0 .net/2u *"_ivl_178", 5 0, L_0x7fdf17aa3888;  1 drivers
v0x560f9fc72a30_0 .net *"_ivl_180", 0 0, L_0x560f9fc8f0e0;  1 drivers
L_0x7fdf17aa38d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x560f9fc72af0_0 .net/2u *"_ivl_184", 5 0, L_0x7fdf17aa38d0;  1 drivers
v0x560f9fc72bd0_0 .net *"_ivl_186", 0 0, L_0x560f9fc8ef80;  1 drivers
L_0x7fdf17aa3918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560f9fc72c90_0 .net/2u *"_ivl_190", 0 0, L_0x7fdf17aa3918;  1 drivers
v0x560f9fc72d70_0 .net *"_ivl_20", 31 0, L_0x560f9fc8ae50;  1 drivers
L_0x7fdf17aa3960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x560f9fc72e50_0 .net/2u *"_ivl_200", 4 0, L_0x7fdf17aa3960;  1 drivers
v0x560f9fc72f30_0 .net *"_ivl_203", 4 0, L_0x560f9fc8fcb0;  1 drivers
v0x560f9fc73010_0 .net *"_ivl_205", 4 0, L_0x560f9fc8fed0;  1 drivers
v0x560f9fc730f0_0 .net *"_ivl_206", 4 0, L_0x560f9fc8ff70;  1 drivers
v0x560f9fc731d0_0 .net *"_ivl_213", 0 0, L_0x560f9fc90530;  1 drivers
L_0x7fdf17aa39a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560f9fc73290_0 .net/2u *"_ivl_214", 31 0, L_0x7fdf17aa39a8;  1 drivers
v0x560f9fc73370_0 .net *"_ivl_216", 31 0, L_0x560f9fc90670;  1 drivers
v0x560f9fc73450_0 .net *"_ivl_218", 31 0, L_0x560f9fc90920;  1 drivers
v0x560f9fc73530_0 .net *"_ivl_220", 31 0, L_0x560f9fc90ab0;  1 drivers
v0x560f9fc73610_0 .net *"_ivl_222", 31 0, L_0x560f9fc90df0;  1 drivers
L_0x7fdf17aa3138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc736f0_0 .net *"_ivl_23", 25 0, L_0x7fdf17aa3138;  1 drivers
v0x560f9fc737d0_0 .net *"_ivl_235", 0 0, L_0x560f9fc92890;  1 drivers
L_0x7fdf17aa3b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x560f9fc73890_0 .net/2u *"_ivl_238", 31 0, L_0x7fdf17aa3b58;  1 drivers
L_0x7fdf17aa3180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560f9fc73970_0 .net/2u *"_ivl_24", 31 0, L_0x7fdf17aa3180;  1 drivers
v0x560f9fc73a50_0 .net *"_ivl_243", 15 0, L_0x560f9fc92d50;  1 drivers
v0x560f9fc73b30_0 .net *"_ivl_244", 17 0, L_0x560f9fc92fc0;  1 drivers
L_0x7fdf17aa3ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f9fc73c10_0 .net *"_ivl_247", 1 0, L_0x7fdf17aa3ba0;  1 drivers
v0x560f9fc73cf0_0 .net *"_ivl_250", 15 0, L_0x560f9fc93100;  1 drivers
L_0x7fdf17aa3be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f9fc73dd0_0 .net *"_ivl_252", 1 0, L_0x7fdf17aa3be8;  1 drivers
v0x560f9fc73eb0_0 .net *"_ivl_255", 0 0, L_0x560f9fc93510;  1 drivers
L_0x7fdf17aa3c30 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x560f9fc73f90_0 .net/2u *"_ivl_256", 13 0, L_0x7fdf17aa3c30;  1 drivers
L_0x7fdf17aa3c78 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc74070_0 .net/2u *"_ivl_258", 13 0, L_0x7fdf17aa3c78;  1 drivers
v0x560f9fc74560_0 .net *"_ivl_26", 0 0, L_0x560f9fc8af90;  1 drivers
v0x560f9fc74620_0 .net *"_ivl_260", 13 0, L_0x560f9fc937f0;  1 drivers
v0x560f9fc74700_0 .net *"_ivl_28", 31 0, L_0x560f9fc8b120;  1 drivers
L_0x7fdf17aa31c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc747e0_0 .net *"_ivl_31", 25 0, L_0x7fdf17aa31c8;  1 drivers
L_0x7fdf17aa3210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560f9fc748c0_0 .net/2u *"_ivl_32", 31 0, L_0x7fdf17aa3210;  1 drivers
v0x560f9fc749a0_0 .net *"_ivl_34", 0 0, L_0x560f9fc8b210;  1 drivers
v0x560f9fc74a60_0 .net *"_ivl_4", 31 0, L_0x560f9fc7a890;  1 drivers
v0x560f9fc74b40_0 .net *"_ivl_45", 2 0, L_0x560f9fc8b500;  1 drivers
L_0x7fdf17aa3258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x560f9fc74c20_0 .net/2u *"_ivl_46", 2 0, L_0x7fdf17aa3258;  1 drivers
v0x560f9fc74d00_0 .net *"_ivl_51", 2 0, L_0x560f9fc8b7c0;  1 drivers
L_0x7fdf17aa32a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x560f9fc74de0_0 .net/2u *"_ivl_52", 2 0, L_0x7fdf17aa32a0;  1 drivers
v0x560f9fc74ec0_0 .net *"_ivl_57", 0 0, L_0x560f9fc8ba50;  1 drivers
v0x560f9fc74f80_0 .net *"_ivl_59", 0 0, L_0x560f9fc8b750;  1 drivers
v0x560f9fc75040_0 .net *"_ivl_61", 0 0, L_0x560f9fc55d00;  1 drivers
v0x560f9fc75100_0 .net *"_ivl_63", 0 0, L_0x560f9fbfb0f0;  1 drivers
v0x560f9fc751c0_0 .net *"_ivl_65", 0 0, L_0x560f9fc8bcf0;  1 drivers
L_0x7fdf17aa3018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc75280_0 .net *"_ivl_7", 25 0, L_0x7fdf17aa3018;  1 drivers
v0x560f9fc75360_0 .net *"_ivl_70", 31 0, L_0x560f9fc8bfe0;  1 drivers
L_0x7fdf17aa32e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc75440_0 .net *"_ivl_73", 25 0, L_0x7fdf17aa32e8;  1 drivers
L_0x7fdf17aa3330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x560f9fc75520_0 .net/2u *"_ivl_74", 31 0, L_0x7fdf17aa3330;  1 drivers
v0x560f9fc75600_0 .net *"_ivl_76", 0 0, L_0x560f9fc8c110;  1 drivers
v0x560f9fc756c0_0 .net *"_ivl_78", 31 0, L_0x560f9fc8c280;  1 drivers
L_0x7fdf17aa3060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc757a0_0 .net/2u *"_ivl_8", 31 0, L_0x7fdf17aa3060;  1 drivers
L_0x7fdf17aa3378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc75880_0 .net *"_ivl_81", 25 0, L_0x7fdf17aa3378;  1 drivers
L_0x7fdf17aa33c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560f9fc75960_0 .net/2u *"_ivl_82", 31 0, L_0x7fdf17aa33c0;  1 drivers
v0x560f9fc75a40_0 .net *"_ivl_84", 0 0, L_0x560f9fc8c410;  1 drivers
v0x560f9fc75b00_0 .net *"_ivl_87", 0 0, L_0x560f9fc8c580;  1 drivers
v0x560f9fc75be0_0 .net *"_ivl_88", 31 0, L_0x560f9fc8c320;  1 drivers
L_0x7fdf17aa3408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc75cc0_0 .net *"_ivl_91", 30 0, L_0x7fdf17aa3408;  1 drivers
L_0x7fdf17aa3450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x560f9fc75da0_0 .net/2u *"_ivl_92", 31 0, L_0x7fdf17aa3450;  1 drivers
v0x560f9fc75e80_0 .net *"_ivl_94", 0 0, L_0x560f9fc8c770;  1 drivers
v0x560f9fc75f40_0 .net *"_ivl_97", 0 0, L_0x560f9fc8c9a0;  1 drivers
v0x560f9fc76000_0 .net "active", 0 0, L_0x560f9fc93cc0;  alias, 1 drivers
v0x560f9fc760c0_0 .net "alu_op1", 31 0, L_0x560f9fc919c0;  1 drivers
v0x560f9fc76180_0 .net "alu_op2", 31 0, L_0x560f9fc91b10;  1 drivers
v0x560f9fc76240_0 .net "alui_instr", 0 0, L_0x560f9fc8b630;  1 drivers
v0x560f9fc76300_0 .net "b_flag", 0 0, v0x560f9fc6c790_0;  1 drivers
v0x560f9fc763a0_0 .net "b_imm", 17 0, L_0x560f9fc933d0;  1 drivers
v0x560f9fc76460_0 .net "b_offset", 31 0, L_0x560f9fc93980;  1 drivers
v0x560f9fc76540_0 .net "clk", 0 0, v0x560f9fc795b0_0;  1 drivers
v0x560f9fc765e0_0 .net "clk_enable", 0 0, v0x560f9fc79650_0;  1 drivers
v0x560f9fc76680_0 .var "cpu_active", 0 0;
v0x560f9fc76720_0 .net "curr_addr", 31 0, v0x560f9fc6da80_0;  1 drivers
v0x560f9fc76810_0 .net "curr_addr_p4", 31 0, L_0x560f9fc92b50;  1 drivers
v0x560f9fc768d0_0 .net "data_address", 31 0, L_0x560f9fc91c10;  alias, 1 drivers
v0x560f9fc769b0_0 .net "data_read", 0 0, L_0x560f9fc8f790;  alias, 1 drivers
v0x560f9fc76a70_0 .net "data_readdata", 31 0, v0x560f9fc798d0_0;  1 drivers
v0x560f9fc76b50_0 .net "data_write", 0 0, L_0x560f9fc8f5b0;  alias, 1 drivers
v0x560f9fc76c10_0 .net "data_writedata", 31 0, L_0x560f9fc91900;  alias, 1 drivers
v0x560f9fc76cf0_0 .net "funct_code", 5 0, L_0x560f9fc7a760;  1 drivers
v0x560f9fc76dd0_0 .net "hi_out", 31 0, v0x560f9fc6e110_0;  1 drivers
v0x560f9fc76ec0_0 .net "hl_reg_enable", 0 0, L_0x560f9fc92900;  1 drivers
v0x560f9fc76f60_0 .net "instr_address", 31 0, L_0x560f9fc92bf0;  alias, 1 drivers
v0x560f9fc77020_0 .net "instr_opcode", 5 0, L_0x560f9fc7a6c0;  1 drivers
v0x560f9fc77100_0 .net "instr_readdata", 31 0, v0x560f9fc79ca0_0;  1 drivers
v0x560f9fc771c0_0 .net "j_imm", 0 0, L_0x560f9fc8db00;  1 drivers
v0x560f9fc77260_0 .net "j_reg", 0 0, L_0x560f9fc8e250;  1 drivers
v0x560f9fc77320_0 .net "l_type", 0 0, L_0x560f9fc8b860;  1 drivers
v0x560f9fc773e0_0 .net "link_const", 0 0, L_0x560f9fc8cab0;  1 drivers
v0x560f9fc774a0_0 .net "link_reg", 0 0, L_0x560f9fc8d350;  1 drivers
v0x560f9fc77560_0 .net "lo_out", 31 0, v0x560f9fc6e960_0;  1 drivers
v0x560f9fc77650_0 .net "lw", 0 0, L_0x560f9fc8ab90;  1 drivers
v0x560f9fc776f0_0 .net "mem_read", 0 0, L_0x560f9fbbda80;  1 drivers
v0x560f9fc777b0_0 .net "mem_to_reg", 0 0, L_0x560f9fc550f0;  1 drivers
v0x560f9fc78080_0 .net "mem_write", 0 0, L_0x560f9fc8bec0;  1 drivers
v0x560f9fc78140_0 .net "memaddroffset", 31 0, v0x560f9fc6cbd0_0;  1 drivers
v0x560f9fc78230_0 .net "mfhi", 0 0, L_0x560f9fc8f1d0;  1 drivers
v0x560f9fc782d0_0 .net "mflo", 0 0, L_0x560f9fc8f4f0;  1 drivers
v0x560f9fc78390_0 .net "movefrom", 0 0, L_0x560f9fc4a910;  1 drivers
v0x560f9fc78450_0 .net "muldiv", 0 0, L_0x560f9fc8f020;  1 drivers
v0x560f9fc78510_0 .var "next_instr_addr", 31 0;
v0x560f9fc78600_0 .net "pc_enable", 0 0, L_0x560f9fc93ed0;  1 drivers
v0x560f9fc786d0_0 .net "r_format", 0 0, L_0x560f9fc8a9f0;  1 drivers
v0x560f9fc78770_0 .net "reg_a_read_data", 31 0, L_0x560f9fc90710;  1 drivers
v0x560f9fc78840_0 .net "reg_a_read_index", 4 0, L_0x560f9fc8f960;  1 drivers
v0x560f9fc78910_0 .net "reg_b_read_data", 31 0, L_0x560f9fc91780;  1 drivers
v0x560f9fc789e0_0 .net "reg_b_read_index", 4 0, L_0x560f9fc8fbc0;  1 drivers
v0x560f9fc78ab0_0 .net "reg_dst", 0 0, L_0x560f9fc4fb00;  1 drivers
v0x560f9fc78b50_0 .net "reg_write", 0 0, L_0x560f9fc8be00;  1 drivers
v0x560f9fc78c10_0 .net "reg_write_data", 31 0, L_0x560f9fc90f80;  1 drivers
v0x560f9fc78d00_0 .net "reg_write_enable", 0 0, L_0x560f9fc90420;  1 drivers
v0x560f9fc78dd0_0 .net "reg_write_index", 4 0, L_0x560f9fc90290;  1 drivers
v0x560f9fc78ea0_0 .net "register_v0", 31 0, L_0x560f9fc91890;  alias, 1 drivers
v0x560f9fc78f70_0 .net "reset", 0 0, v0x560f9fc79e30_0;  1 drivers
v0x560f9fc790a0_0 .net "result", 31 0, v0x560f9fc6d030_0;  1 drivers
v0x560f9fc79170_0 .net "result_hi", 31 0, v0x560f9fc6c930_0;  1 drivers
v0x560f9fc79210_0 .net "result_lo", 31 0, v0x560f9fc6caf0_0;  1 drivers
v0x560f9fc792b0_0 .net "sw", 0 0, L_0x560f9fc8acb0;  1 drivers
E_0x560f9fb882d0/0 .event anyedge, v0x560f9fc6c790_0, v0x560f9fc76810_0, v0x560f9fc76460_0, v0x560f9fc771c0_0;
E_0x560f9fb882d0/1 .event anyedge, v0x560f9fc6ca10_0, v0x560f9fc77260_0, v0x560f9fc6f750_0;
E_0x560f9fb882d0 .event/or E_0x560f9fb882d0/0, E_0x560f9fb882d0/1;
L_0x560f9fc7a6c0 .part v0x560f9fc79ca0_0, 26, 6;
L_0x560f9fc7a760 .part v0x560f9fc79ca0_0, 0, 6;
L_0x560f9fc7a890 .concat [ 6 26 0 0], L_0x560f9fc7a6c0, L_0x7fdf17aa3018;
L_0x560f9fc8a9f0 .cmp/eq 32, L_0x560f9fc7a890, L_0x7fdf17aa3060;
L_0x560f9fc8ab90 .cmp/eq 6, L_0x560f9fc7a6c0, L_0x7fdf17aa30a8;
L_0x560f9fc8acb0 .cmp/eq 6, L_0x560f9fc7a6c0, L_0x7fdf17aa30f0;
L_0x560f9fc8ae50 .concat [ 6 26 0 0], L_0x560f9fc7a6c0, L_0x7fdf17aa3138;
L_0x560f9fc8af90 .cmp/eq 32, L_0x560f9fc8ae50, L_0x7fdf17aa3180;
L_0x560f9fc8b120 .concat [ 6 26 0 0], L_0x560f9fc7a6c0, L_0x7fdf17aa31c8;
L_0x560f9fc8b210 .cmp/eq 32, L_0x560f9fc8b120, L_0x7fdf17aa3210;
L_0x560f9fc8b500 .part L_0x560f9fc7a6c0, 3, 3;
L_0x560f9fc8b630 .cmp/eq 3, L_0x560f9fc8b500, L_0x7fdf17aa3258;
L_0x560f9fc8b7c0 .part L_0x560f9fc7a6c0, 3, 3;
L_0x560f9fc8b860 .cmp/eq 3, L_0x560f9fc8b7c0, L_0x7fdf17aa32a0;
L_0x560f9fc8ba50 .reduce/nor L_0x560f9fc8f020;
L_0x560f9fc8bfe0 .concat [ 6 26 0 0], L_0x560f9fc7a6c0, L_0x7fdf17aa32e8;
L_0x560f9fc8c110 .cmp/eq 32, L_0x560f9fc8bfe0, L_0x7fdf17aa3330;
L_0x560f9fc8c280 .concat [ 6 26 0 0], L_0x560f9fc7a6c0, L_0x7fdf17aa3378;
L_0x560f9fc8c410 .cmp/eq 32, L_0x560f9fc8c280, L_0x7fdf17aa33c0;
L_0x560f9fc8c580 .part v0x560f9fc79ca0_0, 20, 1;
L_0x560f9fc8c320 .concat [ 1 31 0 0], L_0x560f9fc8c580, L_0x7fdf17aa3408;
L_0x560f9fc8c770 .cmp/eq 32, L_0x560f9fc8c320, L_0x7fdf17aa3450;
L_0x560f9fc8cc80 .concat [ 6 26 0 0], L_0x560f9fc7a6c0, L_0x7fdf17aa3498;
L_0x560f9fc8ce80 .cmp/eq 32, L_0x560f9fc8cc80, L_0x7fdf17aa34e0;
L_0x560f9fc8d090 .part v0x560f9fc79ca0_0, 0, 6;
L_0x560f9fc8d130 .cmp/eq 6, L_0x560f9fc8d090, L_0x7fdf17aa3528;
L_0x560f9fc8d4b0 .concat [ 6 26 0 0], L_0x560f9fc7a6c0, L_0x7fdf17aa3570;
L_0x560f9fc8d5a0 .cmp/eq 32, L_0x560f9fc8d4b0, L_0x7fdf17aa35b8;
L_0x560f9fc8d7d0 .concat [ 6 26 0 0], L_0x560f9fc7a6c0, L_0x7fdf17aa3600;
L_0x560f9fc8d8c0 .cmp/eq 32, L_0x560f9fc8d7d0, L_0x7fdf17aa3648;
L_0x560f9fc8dc90 .concat [ 6 26 0 0], L_0x560f9fc7a6c0, L_0x7fdf17aa3690;
L_0x560f9fc8dd80 .cmp/eq 32, L_0x560f9fc8dc90, L_0x7fdf17aa36d8;
L_0x560f9fc8dfd0 .part v0x560f9fc79ca0_0, 0, 6;
L_0x560f9fc8e070 .cmp/eq 6, L_0x560f9fc8dfd0, L_0x7fdf17aa3720;
L_0x560f9fc8e2d0 .part v0x560f9fc79ca0_0, 0, 6;
L_0x560f9fc8e370 .cmp/eq 6, L_0x560f9fc8e2d0, L_0x7fdf17aa3768;
L_0x560f9fc8e710 .part L_0x560f9fc7a760, 3, 2;
L_0x560f9fc8e800 .cmp/eq 2, L_0x560f9fc8e710, L_0x7fdf17aa37b0;
L_0x560f9fc8ea80 .cmp/eq 6, L_0x560f9fc7a760, L_0x7fdf17aa37f8;
L_0x560f9fc8ec80 .cmp/eq 6, L_0x560f9fc7a760, L_0x7fdf17aa3840;
L_0x560f9fc8f0e0 .cmp/eq 6, L_0x560f9fc7a760, L_0x7fdf17aa3888;
L_0x560f9fc8ef80 .cmp/eq 6, L_0x560f9fc7a760, L_0x7fdf17aa38d0;
L_0x560f9fc8f5b0 .functor MUXZ 1, L_0x7fdf17aa3918, L_0x560f9fc8bec0, L_0x560f9fc93cc0, C4<>;
L_0x560f9fc8f960 .part v0x560f9fc79ca0_0, 21, 5;
L_0x560f9fc8fbc0 .part v0x560f9fc79ca0_0, 16, 5;
L_0x560f9fc8fcb0 .part v0x560f9fc79ca0_0, 11, 5;
L_0x560f9fc8fed0 .part v0x560f9fc79ca0_0, 16, 5;
L_0x560f9fc8ff70 .functor MUXZ 5, L_0x560f9fc8fed0, L_0x560f9fc8fcb0, L_0x560f9fc4fb00, C4<>;
L_0x560f9fc90290 .functor MUXZ 5, L_0x560f9fc8ff70, L_0x7fdf17aa3960, L_0x560f9fc8cab0, C4<>;
L_0x560f9fc90670 .arith/sum 32, L_0x560f9fc92b50, L_0x7fdf17aa39a8;
L_0x560f9fc90920 .functor MUXZ 32, v0x560f9fc6d030_0, v0x560f9fc798d0_0, L_0x560f9fc550f0, C4<>;
L_0x560f9fc90ab0 .functor MUXZ 32, L_0x560f9fc90920, v0x560f9fc6e960_0, L_0x560f9fc8f4f0, C4<>;
L_0x560f9fc90df0 .functor MUXZ 32, L_0x560f9fc90ab0, v0x560f9fc6e110_0, L_0x560f9fc8f1d0, C4<>;
L_0x560f9fc90f80 .functor MUXZ 32, L_0x560f9fc90df0, L_0x560f9fc90670, L_0x560f9fc90530, C4<>;
L_0x560f9fc92b50 .arith/sum 32, v0x560f9fc6da80_0, L_0x7fdf17aa3b58;
L_0x560f9fc92d50 .part v0x560f9fc79ca0_0, 0, 16;
L_0x560f9fc92fc0 .concat [ 16 2 0 0], L_0x560f9fc92d50, L_0x7fdf17aa3ba0;
L_0x560f9fc93100 .part L_0x560f9fc92fc0, 0, 16;
L_0x560f9fc933d0 .concat [ 2 16 0 0], L_0x7fdf17aa3be8, L_0x560f9fc93100;
L_0x560f9fc93510 .part L_0x560f9fc933d0, 17, 1;
L_0x560f9fc937f0 .functor MUXZ 14, L_0x7fdf17aa3c78, L_0x7fdf17aa3c30, L_0x560f9fc93510, C4<>;
L_0x560f9fc93980 .concat [ 18 14 0 0], L_0x560f9fc933d0, L_0x560f9fc937f0;
S_0x560f9fc4ead0 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x560f9fc3c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x560f9fc55e20_0 .net *"_ivl_10", 15 0, L_0x560f9fc91f50;  1 drivers
v0x560f9fc6c140_0 .net *"_ivl_13", 15 0, L_0x560f9fc92090;  1 drivers
L_0x7fdf17aa3b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc6c220_0 .net/2u *"_ivl_16", 15 0, L_0x7fdf17aa3b10;  1 drivers
v0x560f9fc6c2e0_0 .net *"_ivl_19", 15 0, L_0x560f9fc924c0;  1 drivers
v0x560f9fc6c3c0_0 .net *"_ivl_5", 0 0, L_0x560f9fc91eb0;  1 drivers
L_0x7fdf17aa3a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x560f9fc6c4f0_0 .net/2u *"_ivl_6", 15 0, L_0x7fdf17aa3a80;  1 drivers
L_0x7fdf17aa3ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x560f9fc6c5d0_0 .net/2u *"_ivl_8", 15 0, L_0x7fdf17aa3ac8;  1 drivers
v0x560f9fc6c6b0_0 .net "addr_rt", 4 0, L_0x560f9fc92790;  1 drivers
v0x560f9fc6c790_0 .var "b_flag", 0 0;
v0x560f9fc6c850_0 .net "funct", 5 0, L_0x560f9fc91e10;  1 drivers
v0x560f9fc6c930_0 .var "hi", 31 0;
v0x560f9fc6ca10_0 .net "instructionword", 31 0, v0x560f9fc79ca0_0;  alias, 1 drivers
v0x560f9fc6caf0_0 .var "lo", 31 0;
v0x560f9fc6cbd0_0 .var "memaddroffset", 31 0;
v0x560f9fc6ccb0_0 .var "multresult", 63 0;
v0x560f9fc6cd90_0 .net "op1", 31 0, L_0x560f9fc919c0;  alias, 1 drivers
v0x560f9fc6ce70_0 .net "op2", 31 0, L_0x560f9fc91b10;  alias, 1 drivers
v0x560f9fc6cf50_0 .net "opcode", 5 0, L_0x560f9fc91d70;  1 drivers
v0x560f9fc6d030_0 .var "result", 31 0;
v0x560f9fc6d110_0 .net "shamt", 4 0, L_0x560f9fc926f0;  1 drivers
v0x560f9fc6d1f0_0 .net/s "sign_op1", 31 0, L_0x560f9fc919c0;  alias, 1 drivers
v0x560f9fc6d2b0_0 .net/s "sign_op2", 31 0, L_0x560f9fc91b10;  alias, 1 drivers
v0x560f9fc6d350_0 .net "simmediatedata", 31 0, L_0x560f9fc92340;  1 drivers
v0x560f9fc6d410_0 .net "uimmediatedata", 31 0, L_0x560f9fc92560;  1 drivers
v0x560f9fc6d4f0_0 .net "unsign_op1", 31 0, L_0x560f9fc919c0;  alias, 1 drivers
v0x560f9fc6d5b0_0 .net "unsign_op2", 31 0, L_0x560f9fc91b10;  alias, 1 drivers
E_0x560f9fbab6f0/0 .event anyedge, v0x560f9fc6cf50_0, v0x560f9fc6c850_0, v0x560f9fc6ce70_0, v0x560f9fc6d110_0;
E_0x560f9fbab6f0/1 .event anyedge, v0x560f9fc6cd90_0, v0x560f9fc6ccb0_0, v0x560f9fc6c6b0_0, v0x560f9fc6d350_0;
E_0x560f9fbab6f0/2 .event anyedge, v0x560f9fc6d410_0;
E_0x560f9fbab6f0 .event/or E_0x560f9fbab6f0/0, E_0x560f9fbab6f0/1, E_0x560f9fbab6f0/2;
L_0x560f9fc91d70 .part v0x560f9fc79ca0_0, 26, 6;
L_0x560f9fc91e10 .part v0x560f9fc79ca0_0, 0, 6;
L_0x560f9fc91eb0 .part v0x560f9fc79ca0_0, 15, 1;
L_0x560f9fc91f50 .functor MUXZ 16, L_0x7fdf17aa3ac8, L_0x7fdf17aa3a80, L_0x560f9fc91eb0, C4<>;
L_0x560f9fc92090 .part v0x560f9fc79ca0_0, 0, 16;
L_0x560f9fc92340 .concat [ 16 16 0 0], L_0x560f9fc92090, L_0x560f9fc91f50;
L_0x560f9fc924c0 .part v0x560f9fc79ca0_0, 0, 16;
L_0x560f9fc92560 .concat [ 16 16 0 0], L_0x560f9fc924c0, L_0x7fdf17aa3b10;
L_0x560f9fc926f0 .part v0x560f9fc79ca0_0, 6, 5;
L_0x560f9fc92790 .part v0x560f9fc79ca0_0, 16, 5;
S_0x560f9fc6d810 .scope module, "cpu_pc" "pc" 4 234, 6 1 0, S_0x560f9fc3c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x560f9fc6d9c0_0 .net "clk", 0 0, v0x560f9fc795b0_0;  alias, 1 drivers
v0x560f9fc6da80_0 .var "curr_addr", 31 0;
v0x560f9fc6db60_0 .net "enable", 0 0, L_0x560f9fc93ed0;  alias, 1 drivers
v0x560f9fc6dc00_0 .net "next_addr", 31 0, v0x560f9fc78510_0;  1 drivers
v0x560f9fc6dce0_0 .net "reset", 0 0, v0x560f9fc79e30_0;  alias, 1 drivers
S_0x560f9fc6de90 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x560f9fc3c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560f9fc6e070_0 .net "clk", 0 0, v0x560f9fc795b0_0;  alias, 1 drivers
v0x560f9fc6e110_0 .var "data", 31 0;
v0x560f9fc6e1d0_0 .net "data_in", 31 0, v0x560f9fc6c930_0;  alias, 1 drivers
v0x560f9fc6e2d0_0 .net "data_out", 31 0, v0x560f9fc6e110_0;  alias, 1 drivers
v0x560f9fc6e390_0 .net "enable", 0 0, L_0x560f9fc92900;  alias, 1 drivers
v0x560f9fc6e4a0_0 .net "reset", 0 0, v0x560f9fc79e30_0;  alias, 1 drivers
S_0x560f9fc6e5f0 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x560f9fc3c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x560f9fc6e850_0 .net "clk", 0 0, v0x560f9fc795b0_0;  alias, 1 drivers
v0x560f9fc6e960_0 .var "data", 31 0;
v0x560f9fc6ea40_0 .net "data_in", 31 0, v0x560f9fc6caf0_0;  alias, 1 drivers
v0x560f9fc6eb10_0 .net "data_out", 31 0, v0x560f9fc6e960_0;  alias, 1 drivers
v0x560f9fc6ebd0_0 .net "enable", 0 0, L_0x560f9fc92900;  alias, 1 drivers
v0x560f9fc6ecc0_0 .net "reset", 0 0, v0x560f9fc79e30_0;  alias, 1 drivers
S_0x560f9fc6ee30 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x560f9fc3c8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x560f9fc90710 .functor BUFZ 32, L_0x560f9fc91320, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560f9fc91780 .functor BUFZ 32, L_0x560f9fc915a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560f9fc6fbb0_2 .array/port v0x560f9fc6fbb0, 2;
L_0x560f9fc91890 .functor BUFZ 32, v0x560f9fc6fbb0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560f9fc6f060_0 .net *"_ivl_0", 31 0, L_0x560f9fc91320;  1 drivers
v0x560f9fc6f160_0 .net *"_ivl_10", 6 0, L_0x560f9fc91640;  1 drivers
L_0x7fdf17aa3a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f9fc6f240_0 .net *"_ivl_13", 1 0, L_0x7fdf17aa3a38;  1 drivers
v0x560f9fc6f300_0 .net *"_ivl_2", 6 0, L_0x560f9fc913c0;  1 drivers
L_0x7fdf17aa39f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560f9fc6f3e0_0 .net *"_ivl_5", 1 0, L_0x7fdf17aa39f0;  1 drivers
v0x560f9fc6f510_0 .net *"_ivl_8", 31 0, L_0x560f9fc915a0;  1 drivers
v0x560f9fc6f5f0_0 .net "r_clk", 0 0, v0x560f9fc795b0_0;  alias, 1 drivers
v0x560f9fc6f690_0 .net "r_clk_enable", 0 0, v0x560f9fc79650_0;  alias, 1 drivers
v0x560f9fc6f750_0 .net "read_data1", 31 0, L_0x560f9fc90710;  alias, 1 drivers
v0x560f9fc6f830_0 .net "read_data2", 31 0, L_0x560f9fc91780;  alias, 1 drivers
v0x560f9fc6f910_0 .net "read_reg1", 4 0, L_0x560f9fc8f960;  alias, 1 drivers
v0x560f9fc6f9f0_0 .net "read_reg2", 4 0, L_0x560f9fc8fbc0;  alias, 1 drivers
v0x560f9fc6fad0_0 .net "register_v0", 31 0, L_0x560f9fc91890;  alias, 1 drivers
v0x560f9fc6fbb0 .array "registers", 0 31, 31 0;
v0x560f9fc70180_0 .net "reset", 0 0, v0x560f9fc79e30_0;  alias, 1 drivers
v0x560f9fc70220_0 .net "write_control", 0 0, L_0x560f9fc90420;  alias, 1 drivers
v0x560f9fc702e0_0 .net "write_data", 31 0, L_0x560f9fc90f80;  alias, 1 drivers
v0x560f9fc704d0_0 .net "write_reg", 4 0, L_0x560f9fc90290;  alias, 1 drivers
L_0x560f9fc91320 .array/port v0x560f9fc6fbb0, L_0x560f9fc913c0;
L_0x560f9fc913c0 .concat [ 5 2 0 0], L_0x560f9fc8f960, L_0x7fdf17aa39f0;
L_0x560f9fc915a0 .array/port v0x560f9fc6fbb0, L_0x560f9fc91640;
L_0x560f9fc91640 .concat [ 5 2 0 0], L_0x560f9fc8fbc0, L_0x7fdf17aa3a38;
S_0x560f9fc297e0 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fdf17aef078 .functor BUFZ 1, C4<z>; HiZ drive
v0x560f9fc79ed0_0 .net "clk", 0 0, o0x7fdf17aef078;  0 drivers
o0x7fdf17aef0a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560f9fc79f70_0 .net "data_address", 31 0, o0x7fdf17aef0a8;  0 drivers
o0x7fdf17aef0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560f9fc7a050_0 .net "data_read", 0 0, o0x7fdf17aef0d8;  0 drivers
v0x560f9fc7a0f0_0 .var "data_readdata", 31 0;
o0x7fdf17aef138 .functor BUFZ 1, C4<z>; HiZ drive
v0x560f9fc7a1d0_0 .net "data_write", 0 0, o0x7fdf17aef138;  0 drivers
o0x7fdf17aef168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560f9fc7a2e0_0 .net "data_writedata", 31 0, o0x7fdf17aef168;  0 drivers
S_0x560f9fc3c0d0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fdf17aef2b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560f9fc7a480_0 .net "instr_address", 31 0, o0x7fdf17aef2b8;  0 drivers
v0x560f9fc7a580_0 .var "instr_readdata", 31 0;
    .scope S_0x560f9fc6ee30;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x560f9fc6fbb0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x560f9fc6ee30;
T_1 ;
    %wait E_0x560f9fb88750;
    %load/vec4 v0x560f9fc70180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560f9fc6f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x560f9fc70220_0;
    %load/vec4 v0x560f9fc704d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x560f9fc702e0_0;
    %load/vec4 v0x560f9fc704d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560f9fc6fbb0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560f9fc4ead0;
T_2 ;
    %wait E_0x560f9fbab6f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
    %load/vec4 v0x560f9fc6cf50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x560f9fc6c850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x560f9fc6d5b0_0;
    %ix/getv 4, v0x560f9fc6d110_0;
    %shiftl 4;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x560f9fc6d5b0_0;
    %ix/getv 4, v0x560f9fc6d110_0;
    %shiftr 4;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x560f9fc6d5b0_0;
    %ix/getv 4, v0x560f9fc6d110_0;
    %shiftr 4;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x560f9fc6d5b0_0;
    %ix/getv 4, v0x560f9fc6d4f0_0;
    %shiftl 4;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x560f9fc6d5b0_0;
    %ix/getv 4, v0x560f9fc6d4f0_0;
    %shiftr 4;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x560f9fc6d5b0_0;
    %ix/getv 4, v0x560f9fc6d4f0_0;
    %shiftr 4;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x560f9fc6d1f0_0;
    %pad/s 64;
    %load/vec4 v0x560f9fc6d2b0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x560f9fc6ccb0_0, 0, 64;
    %load/vec4 v0x560f9fc6ccb0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560f9fc6c930_0, 0, 32;
    %load/vec4 v0x560f9fc6ccb0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560f9fc6caf0_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %pad/u 64;
    %load/vec4 v0x560f9fc6d5b0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x560f9fc6ccb0_0, 0, 64;
    %load/vec4 v0x560f9fc6ccb0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x560f9fc6c930_0, 0, 32;
    %load/vec4 v0x560f9fc6ccb0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x560f9fc6caf0_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x560f9fc6d1f0_0;
    %load/vec4 v0x560f9fc6d2b0_0;
    %mod/s;
    %store/vec4 v0x560f9fc6c930_0, 0, 32;
    %load/vec4 v0x560f9fc6d1f0_0;
    %load/vec4 v0x560f9fc6d2b0_0;
    %div/s;
    %store/vec4 v0x560f9fc6caf0_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d5b0_0;
    %mod;
    %store/vec4 v0x560f9fc6c930_0, 0, 32;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d5b0_0;
    %div;
    %store/vec4 v0x560f9fc6caf0_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x560f9fc6cd90_0;
    %store/vec4 v0x560f9fc6c930_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x560f9fc6cd90_0;
    %store/vec4 v0x560f9fc6caf0_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x560f9fc6d1f0_0;
    %load/vec4 v0x560f9fc6d2b0_0;
    %add;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d5b0_0;
    %add;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x560f9fc6d1f0_0;
    %load/vec4 v0x560f9fc6d2b0_0;
    %sub;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d5b0_0;
    %sub;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d5b0_0;
    %and;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d5b0_0;
    %or;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d5b0_0;
    %xor;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d5b0_0;
    %or;
    %inv;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x560f9fc6d1f0_0;
    %load/vec4 v0x560f9fc6d2b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d5b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x560f9fc6c6b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x560f9fc6cd90_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x560f9fc6cd90_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x560f9fc6cd90_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x560f9fc6cd90_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x560f9fc6cd90_0;
    %load/vec4 v0x560f9fc6ce70_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x560f9fc6cd90_0;
    %load/vec4 v0x560f9fc6ce70_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x560f9fc6cd90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x560f9fc6cd90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f9fc6c790_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x560f9fc6d1f0_0;
    %load/vec4 v0x560f9fc6d350_0;
    %add;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d350_0;
    %add;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x560f9fc6d1f0_0;
    %load/vec4 v0x560f9fc6d350_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d410_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d410_0;
    %and;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d410_0;
    %or;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d410_0;
    %xor;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x560f9fc6d410_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x560f9fc6d030_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d350_0;
    %add;
    %store/vec4 v0x560f9fc6cbd0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d350_0;
    %add;
    %store/vec4 v0x560f9fc6cbd0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d350_0;
    %add;
    %store/vec4 v0x560f9fc6cbd0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d350_0;
    %add;
    %store/vec4 v0x560f9fc6cbd0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d350_0;
    %add;
    %store/vec4 v0x560f9fc6cbd0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d350_0;
    %add;
    %store/vec4 v0x560f9fc6cbd0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d350_0;
    %add;
    %store/vec4 v0x560f9fc6cbd0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x560f9fc6d4f0_0;
    %load/vec4 v0x560f9fc6d350_0;
    %add;
    %store/vec4 v0x560f9fc6cbd0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x560f9fc6e5f0;
T_3 ;
    %wait E_0x560f9fb88750;
    %load/vec4 v0x560f9fc6ecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f9fc6e960_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560f9fc6ebd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560f9fc6ea40_0;
    %assign/vec4 v0x560f9fc6e960_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560f9fc6de90;
T_4 ;
    %wait E_0x560f9fb88750;
    %load/vec4 v0x560f9fc6e4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560f9fc6e110_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x560f9fc6e390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x560f9fc6e1d0_0;
    %assign/vec4 v0x560f9fc6e110_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560f9fc6d810;
T_5 ;
    %wait E_0x560f9fb88750;
    %load/vec4 v0x560f9fc6dce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x560f9fc6da80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x560f9fc6db60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x560f9fc6dc00_0;
    %assign/vec4 v0x560f9fc6da80_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x560f9fc3c8d0;
T_6 ;
    %wait E_0x560f9fb88750;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x560f9fc78f70_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x560f9fc77100_0, v0x560f9fc76000_0, v0x560f9fc78b50_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x560f9fc78840_0, v0x560f9fc789e0_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x560f9fc78770_0, v0x560f9fc78910_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x560f9fc78c10_0, v0x560f9fc790a0_0, v0x560f9fc78dd0_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x560f9fc78450_0, v0x560f9fc79210_0, v0x560f9fc79170_0, v0x560f9fc77560_0, v0x560f9fc76dd0_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x560f9fc76720_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x560f9fc3c8d0;
T_7 ;
    %wait E_0x560f9fb882d0;
    %load/vec4 v0x560f9fc76300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x560f9fc76810_0;
    %load/vec4 v0x560f9fc76460_0;
    %add;
    %store/vec4 v0x560f9fc78510_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x560f9fc771c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x560f9fc76810_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x560f9fc77100_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x560f9fc78510_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x560f9fc77260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x560f9fc78770_0;
    %store/vec4 v0x560f9fc78510_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x560f9fc76810_0;
    %store/vec4 v0x560f9fc78510_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560f9fc3c8d0;
T_8 ;
    %wait E_0x560f9fb88750;
    %load/vec4 v0x560f9fc78f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f9fc76680_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x560f9fc76720_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x560f9fc76680_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x560f9fc4eea0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f9fc795b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x560f9fc795b0_0;
    %inv;
    %store/vec4 v0x560f9fc795b0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x560f9fc4eea0;
T_10 ;
    %fork t_1, S_0x560f9fc3c4a0;
    %jmp t_0;
    .scope S_0x560f9fc3c4a0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f9fc79e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560f9fc79650_0, 0, 1;
    %wait E_0x560f9fb88750;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560f9fc79e30_0, 0, 1;
    %wait E_0x560f9fb88750;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x560f9fc4fc20_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x560f9fc54eb0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x560f9fc55210_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x560f9fc4aa30_0, 0, 16;
    %load/vec4 v0x560f9fc4fc20_0;
    %load/vec4 v0x560f9fc54eb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f9fc55210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560f9fc4aa30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560f9fc4b4f0_0, 0, 32;
    %load/vec4 v0x560f9fc4b4f0_0;
    %store/vec4 v0x560f9fc79ca0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x560f9fc798d0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x560f9fb88750;
    %delay 2, 0;
    %pushi/vec4 4194312, 0, 32;
    %store/vec4 v0x560f9fc79ca0_0, 0, 32;
    %wait E_0x560f9fb88750;
    %delay 2, 0;
    %load/vec4 v0x560f9fc79b40_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 79 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 81 "$display", "succ" {0 0 0};
    %vpi_call/w 3 82 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x560f9fc4eea0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
