ITERATION N: 1
ITERATION IN WIDTH: 1
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 2
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 3
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 4
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 6
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 8
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 10
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
ITERATION IN WIDTH: 12
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
ITERATION IN WIDTH: 14
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
ITERATION IN WIDTH: 16
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
DSP
SKIPPED
ITERATION N: 2
ITERATION IN WIDTH: 1
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 2
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 3
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 4
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 6
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC
SKIPPED
NEXT
BRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
NEXT
LUTRAM
SINGLE PORT
SKIPPED
NEXT
DUAL PORT
SKIPPED
ITERATION IN WIDTH: 8
NEXT
DEFAULT
SKIPPED
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 21:34:44 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 43
In 0 is 242
Weight 1 is 217
In 1 is 15
Calling
Expected 10406, got 10406
Expected 3255, got 3255
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148420 ; free virtual = 151300
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148420 ; free virtual = 151300
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148397 ; free virtual = 151278
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148410 ; free virtual = 151291
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148387 ; free virtual = 151269
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148393 ; free virtual = 151275
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.54 seconds; current allocated memory: 182.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_8ns_8ns_16_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.241 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 155.62 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148393 ; free virtual = 151277
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147761 ; free virtual = 150644
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 21:35:31 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.56 seconds; peak allocated memory: 183.241 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 21:35:42 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147981 ; free virtual = 150865
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28665
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147666 ; free virtual = 150549
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147706 ; free virtual = 150590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147701 ; free virtual = 150584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147701 ; free virtual = 150584
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2329.172 ; gain = 78.578 ; free physical = 147691 ; free virtual = 150576
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	                9x9  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.941 ; gain = 232.348 ; free physical = 147456 ; free virtual = 150343
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.941 ; gain = 232.348 ; free physical = 147454 ; free virtual = 150341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.941 ; gain = 240.348 ; free physical = 147453 ; free virtual = 150339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147456 ; free virtual = 150342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147456 ; free virtual = 150342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147456 ; free virtual = 150342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147456 ; free virtual = 150342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147456 ; free virtual = 150342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147456 ; free virtual = 150342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    26|
|2     |LUT2   |    50|
|3     |LUT3   |    10|
|4     |LUT4   |    46|
|5     |LUT5   |    22|
|6     |LUT6   |    60|
|7     |IBUF   |    33|
|8     |OBUF   |    37|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |   284|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |   107|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_1 |   107|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |   107|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |   107|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147456 ; free virtual = 150342
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147458 ; free virtual = 150344
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.949 ; gain = 240.352 ; free physical = 147458 ; free virtual = 150344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2502.012 ; gain = 0.000 ; free physical = 147530 ; free virtual = 150417
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.695 ; gain = 0.000 ; free physical = 147432 ; free virtual = 150319
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2634.695 ; gain = 384.164 ; free physical = 147586 ; free virtual = 150472
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2710.605 ; gain = 75.910 ; free physical = 147576 ; free virtual = 150462

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 6fcb35e0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3033.586 ; gain = 322.980 ; free physical = 147172 ; free virtual = 150058

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6fcb35e0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3182.555 ; gain = 0.004 ; free physical = 147064 ; free virtual = 149950
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c74d129e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3182.555 ; gain = 0.004 ; free physical = 147064 ; free virtual = 149950
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 765a94a3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3182.555 ; gain = 0.004 ; free physical = 147064 ; free virtual = 149950
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 765a94a3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3182.555 ; gain = 0.004 ; free physical = 147064 ; free virtual = 149950
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 765a94a3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3182.555 ; gain = 0.004 ; free physical = 147064 ; free virtual = 149950
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 880d25fb

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3182.555 ; gain = 0.004 ; free physical = 147064 ; free virtual = 149950

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 880d25fb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3182.555 ; gain = 0.000 ; free physical = 147064 ; free virtual = 149950

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 880d25fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.555 ; gain = 0.000 ; free physical = 147064 ; free virtual = 149950

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.555 ; gain = 0.000 ; free physical = 147064 ; free virtual = 149950
Ending Netlist Obfuscation Task | Checksum: 880d25fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.555 ; gain = 0.000 ; free physical = 147064 ; free virtual = 149950
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3182.555 ; gain = 547.859 ; free physical = 147064 ; free virtual = 149950
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 21:36:53 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 21:36:56 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 39
In 0 is 132
Weight 1 is 163
In 1 is 33
Calling
Expected 5148, got 5148
Expected 5379, got 5379
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:13 ; elapsed = 00:04:17 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148409 ; free virtual = 151302
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:13 ; elapsed = 00:04:17 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148410 ; free virtual = 151303
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:15 ; elapsed = 00:04:19 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148373 ; free virtual = 151268
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:15 ; elapsed = 00:04:19 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148371 ; free virtual = 151266
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:94:1) in function 'calculate_value'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:16 ; elapsed = 00:04:19 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148343 ; free virtual = 151240
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:16 ; elapsed = 00:04:20 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148343 ; free virtual = 151240
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_BRAM has insufficient ports to support accesses to array 'mul_table_V_1' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 259.61 seconds; current allocated memory: 218.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 218.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 218.580 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 246.37 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:20 ; elapsed = 00:04:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148308 ; free virtual = 151214
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.477 ; gain = 2.020 ; free physical = 147684 ; free virtual = 150593
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 21:41:42 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 297.06 seconds; peak allocated memory: 218.649 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 21:41:53 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.504 ; gain = 2.023 ; free physical = 147944 ; free virtual = 150854
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1007
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 2.902 ; free physical = 147639 ; free virtual = 150548
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:356]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2333.184 ; gain = 79.617 ; free physical = 147650 ; free virtual = 150561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2348.020 ; gain = 94.453 ; free physical = 147638 ; free virtual = 150549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.027 ; gain = 102.461 ; free physical = 147637 ; free virtual = 150549
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2419.191 ; gain = 165.625 ; free physical = 147520 ; free virtual = 150434
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2529.352 ; gain = 275.785 ; free physical = 147372 ; free virtual = 150293
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 2529.352 ; gain = 275.785 ; free physical = 147369 ; free virtual = 150290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2529.352 ; gain = 275.785 ; free physical = 147390 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2529.352 ; gain = 275.785 ; free physical = 147391 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2529.352 ; gain = 275.785 ; free physical = 147391 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2529.352 ; gain = 275.785 ; free physical = 147391 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2529.352 ; gain = 275.785 ; free physical = 147391 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2529.352 ; gain = 275.785 ; free physical = 147391 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2529.352 ; gain = 275.785 ; free physical = 147391 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |    65|
|4     |LUT4     |     4|
|5     |LUT6     |     1|
|6     |RAMB36E1 |    32|
|7     |FDRE     |     6|
|8     |IBUF     |    35|
|9     |OBUF     |    37|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |   182|
|2     |  mul_table_V_0_U              |calculate_value_mcud     |    48|
|3     |    calculate_value_mcud_rom_U |calculate_value_mcud_rom |    48|
|4     |  mul_table_V_1_U              |calculate_value_mbkb     |    48|
|5     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |    48|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2529.352 ; gain = 275.785 ; free physical = 147391 ; free virtual = 150313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2529.352 ; gain = 275.785 ; free physical = 147394 ; free virtual = 150315
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2529.352 ; gain = 275.785 ; free physical = 147394 ; free virtual = 150315
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2533.543 ; gain = 0.000 ; free physical = 147457 ; free virtual = 150379
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2657.285 ; gain = 0.000 ; free physical = 147384 ; free virtual = 150306
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2657.285 ; gain = 403.781 ; free physical = 147528 ; free virtual = 150449
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2721.320 ; gain = 64.035 ; free physical = 147517 ; free virtual = 150438

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 189342b45

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3038.301 ; gain = 316.980 ; free physical = 147122 ; free virtual = 150044

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 189342b45

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3188.270 ; gain = 0.004 ; free physical = 147006 ; free virtual = 149928
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 189342b45

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3188.270 ; gain = 0.004 ; free physical = 147006 ; free virtual = 149928
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 189342b45

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3188.270 ; gain = 0.004 ; free physical = 147006 ; free virtual = 149928
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 189342b45

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3188.270 ; gain = 0.004 ; free physical = 147007 ; free virtual = 149928
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 189342b45

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3188.270 ; gain = 0.004 ; free physical = 147007 ; free virtual = 149928
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 189342b45

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3188.270 ; gain = 0.004 ; free physical = 147007 ; free virtual = 149928

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 189342b45

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3460.219 ; gain = 0.000 ; free physical = 146980 ; free virtual = 149901
Ending Power Optimization Task | Checksum: 189342b45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3460.219 ; gain = 271.949 ; free physical = 146983 ; free virtual = 149905

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 189342b45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3460.219 ; gain = 0.000 ; free physical = 146983 ; free virtual = 149904

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3460.219 ; gain = 0.000 ; free physical = 146991 ; free virtual = 149912
Ending Netlist Obfuscation Task | Checksum: 189342b45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3460.219 ; gain = 0.000 ; free physical = 146991 ; free virtual = 149912
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 3460.219 ; gain = 802.934 ; free physical = 146991 ; free virtual = 149912
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 21:43:19 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 21:43:22 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 251
In 0 is 230
Weight 1 is 138
In 1 is 163
Calling
Expected 57730, got 57730
Expected 22494, got 22494
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:14 ; elapsed = 00:04:17 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148412 ; free virtual = 151305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:14 ; elapsed = 00:04:17 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148412 ; free virtual = 151305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:15 ; elapsed = 00:04:19 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148386 ; free virtual = 151281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:15 ; elapsed = 00:04:19 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148373 ; free virtual = 151269
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:94:1) in function 'calculate_value'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:16 ; elapsed = 00:04:20 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148341 ; free virtual = 151238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:16 ; elapsed = 00:04:20 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148347 ; free virtual = 151245
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 259.96 seconds; current allocated memory: 218.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 218.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 218.562 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 246.37 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:20 ; elapsed = 00:04:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148325 ; free virtual = 151231
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.477 ; gain = 2.020 ; free physical = 147684 ; free virtual = 150592
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 21:48:09 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 297.58 seconds; peak allocated memory: 218.645 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 21:48:19 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.500 ; gain = 2.023 ; free physical = 147962 ; free virtual = 150871
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6191
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 2.902 ; free physical = 147646 ; free virtual = 150555
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:296]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:298]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2369.945 ; gain = 116.383 ; free physical = 147627 ; free virtual = 150540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2384.781 ; gain = 131.219 ; free physical = 147623 ; free virtual = 150535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2392.789 ; gain = 139.227 ; free physical = 147622 ; free virtual = 150535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2567.352 ; gain = 313.789 ; free physical = 147436 ; free virtual = 150352
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---ROMs : 
	                    ROMs := 4     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2585.262 ; gain = 331.699 ; free physical = 147322 ; free virtual = 150252
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2585.266 ; gain = 331.703 ; free physical = 147319 ; free virtual = 150249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2585.266 ; gain = 331.703 ; free physical = 147369 ; free virtual = 150298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2585.266 ; gain = 331.703 ; free physical = 147368 ; free virtual = 150298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2585.266 ; gain = 331.703 ; free physical = 147368 ; free virtual = 150298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2585.266 ; gain = 331.703 ; free physical = 147368 ; free virtual = 150298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2585.266 ; gain = 331.703 ; free physical = 147368 ; free virtual = 150298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2585.266 ; gain = 331.703 ; free physical = 147368 ; free virtual = 150298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2585.266 ; gain = 331.703 ; free physical = 147368 ; free virtual = 150298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |    32|
|4     |RAMB36E1 |    32|
|5     |FDRE     |     3|
|6     |IBUF     |    35|
|7     |OBUF     |    37|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |   141|
|2     |  mul_table_V_0_U              |calculate_value_mcud     |    16|
|3     |    calculate_value_mcud_rom_U |calculate_value_mcud_rom |    16|
|4     |  mul_table_V_1_U              |calculate_value_mbkb     |    48|
|5     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |    48|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2585.266 ; gain = 331.703 ; free physical = 147368 ; free virtual = 150298
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2585.266 ; gain = 331.703 ; free physical = 147370 ; free virtual = 150300
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2585.270 ; gain = 331.703 ; free physical = 147370 ; free virtual = 150300
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2589.461 ; gain = 0.000 ; free physical = 147435 ; free virtual = 150365
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2677.234 ; gain = 0.000 ; free physical = 147359 ; free virtual = 150289
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 2677.234 ; gain = 423.734 ; free physical = 147507 ; free virtual = 150437
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2776.895 ; gain = 99.660 ; free physical = 147497 ; free virtual = 150427

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e1a68e1d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3050.828 ; gain = 273.934 ; free physical = 147111 ; free virtual = 150041

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e1a68e1d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3198.797 ; gain = 0.004 ; free physical = 146984 ; free virtual = 149914
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e1a68e1d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3198.797 ; gain = 0.004 ; free physical = 146984 ; free virtual = 149914
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e1a68e1d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3198.797 ; gain = 0.004 ; free physical = 146984 ; free virtual = 149914
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: e1a68e1d

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3198.797 ; gain = 0.004 ; free physical = 146984 ; free virtual = 149914
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: e1a68e1d

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3198.797 ; gain = 0.004 ; free physical = 146984 ; free virtual = 149914
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e1a68e1d

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3198.797 ; gain = 0.004 ; free physical = 146984 ; free virtual = 149914

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: e1a68e1d

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3463.723 ; gain = 0.000 ; free physical = 146967 ; free virtual = 149897
Ending Power Optimization Task | Checksum: e1a68e1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3463.723 ; gain = 264.926 ; free physical = 146972 ; free virtual = 149902

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e1a68e1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3463.723 ; gain = 0.000 ; free physical = 146972 ; free virtual = 149902

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3463.723 ; gain = 0.000 ; free physical = 146972 ; free virtual = 149902
Ending Netlist Obfuscation Task | Checksum: e1a68e1d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3463.723 ; gain = 0.000 ; free physical = 146972 ; free virtual = 149902
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 3463.723 ; gain = 786.488 ; free physical = 146972 ; free virtual = 149902
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 21:49:58 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 21:50:01 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 109
In 0 is 84
Weight 1 is 156
In 1 is 61
Calling
Expected 9156, got 9156
Expected 9516, got 9516
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:16 ; elapsed = 00:04:19 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148412 ; free virtual = 151305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:16 ; elapsed = 00:04:19 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148412 ; free virtual = 151305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:17 ; elapsed = 00:04:21 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148378 ; free virtual = 151274
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:17 ; elapsed = 00:04:21 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148377 ; free virtual = 151272
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 2.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:18 ; elapsed = 00:04:21 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148340 ; free virtual = 151237
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:18 ; elapsed = 00:04:22 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148344 ; free virtual = 151241
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 261.79 seconds; current allocated memory: 217.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 217.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 218.215 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:22 ; elapsed = 00:04:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148307 ; free virtual = 151213
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.477 ; gain = 2.020 ; free physical = 147672 ; free virtual = 150580
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 21:54:49 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 298.85 seconds; peak allocated memory: 223.740 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 21:54:59 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2252.941 ; gain = 2.023 ; free physical = 147956 ; free virtual = 150865
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11299
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.906 ; gain = 3.902 ; free physical = 147644 ; free virtual = 150553
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2334.496 ; gain = 81.492 ; free physical = 147649 ; free virtual = 150559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2349.332 ; gain = 96.328 ; free physical = 147650 ; free virtual = 150561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2357.340 ; gain = 104.336 ; free physical = 147650 ; free virtual = 150561
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2456.840 ; gain = 203.836 ; free physical = 147498 ; free virtual = 150412
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:16 . Memory (MB): peak = 3188.859 ; gain = 935.855 ; free physical = 147312 ; free virtual = 150237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 65536x16      | LUT            | 
|calculate_value_mbkb_rom | p_0_out    | 65536x16      | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 3188.859 ; gain = 935.855 ; free physical = 147319 ; free virtual = 150244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 3188.859 ; gain = 935.855 ; free physical = 147360 ; free virtual = 150285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.859 ; gain = 935.855 ; free physical = 147359 ; free virtual = 150284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.859 ; gain = 935.855 ; free physical = 147359 ; free virtual = 150284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.859 ; gain = 935.855 ; free physical = 147356 ; free virtual = 150281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.859 ; gain = 935.855 ; free physical = 147355 ; free virtual = 150280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.859 ; gain = 935.855 ; free physical = 147357 ; free virtual = 150282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.859 ; gain = 935.855 ; free physical = 147356 ; free virtual = 150281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |    10|
|3     |LUT3  |   271|
|4     |LUT4  |    22|
|5     |LUT5  |   519|
|6     |LUT6  |  3153|
|7     |MUXF7 |   713|
|8     |MUXF8 |   280|
|9     |FDRE  |    20|
|10    |IBUF  |    35|
|11    |OBUF  |    37|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |  5061|
|2     |  mul_table_V_U                |calculate_value_mbkb     |  4977|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |  4977|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.859 ; gain = 935.855 ; free physical = 147356 ; free virtual = 150281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.859 ; gain = 935.855 ; free physical = 147355 ; free virtual = 150280
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.859 ; gain = 935.855 ; free physical = 147355 ; free virtual = 150280
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3193.051 ; gain = 0.000 ; free physical = 147431 ; free virtual = 150356
INFO: [Netlist 29-17] Analyzing 993 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'calculate_value' is not ideal for floorplanning, since the cellview 'calculate_value_mbkb_rom' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3249.012 ; gain = 0.000 ; free physical = 147348 ; free virtual = 150273
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 3249.012 ; gain = 996.070 ; free physical = 147494 ; free virtual = 150419
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.047 ; gain = 64.035 ; free physical = 147485 ; free virtual = 150410

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a3b79ad9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3313.047 ; gain = 0.000 ; free physical = 147110 ; free virtual = 150035

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a3b79ad9

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3313.047 ; gain = 0.000 ; free physical = 146989 ; free virtual = 149914
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a3b79ad9

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3313.047 ; gain = 0.000 ; free physical = 146986 ; free virtual = 149911
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1029c4597

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3313.047 ; gain = 0.000 ; free physical = 146979 ; free virtual = 149904
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1029c4597

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3313.047 ; gain = 0.000 ; free physical = 146975 ; free virtual = 149900
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1e06f3d39

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3313.047 ; gain = 0.000 ; free physical = 146973 ; free virtual = 149898
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: bff1275a

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3313.047 ; gain = 0.000 ; free physical = 146987 ; free virtual = 149912

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: bff1275a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3313.047 ; gain = 0.000 ; free physical = 146982 ; free virtual = 149907

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: bff1275a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3313.047 ; gain = 0.000 ; free physical = 146981 ; free virtual = 149906

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.047 ; gain = 0.000 ; free physical = 146981 ; free virtual = 149906
Ending Netlist Obfuscation Task | Checksum: bff1275a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3313.047 ; gain = 0.000 ; free physical = 146981 ; free virtual = 149906
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 3313.047 ; gain = 64.035 ; free physical = 146981 ; free virtual = 149906
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 21:57:14 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 21:57:17 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 190
In 0 is 21
Weight 1 is 79
In 1 is 23
Calling
Expected 3990, got 3990
Expected 1817, got 1817
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:15 ; elapsed = 00:04:18 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148406 ; free virtual = 151299
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:15 ; elapsed = 00:04:18 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148406 ; free virtual = 151299
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:16 ; elapsed = 00:04:20 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151276
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:16 ; elapsed = 00:04:20 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148373 ; free virtual = 151269
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 2.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:17 ; elapsed = 00:04:21 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148345 ; free virtual = 151242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:17 ; elapsed = 00:04:21 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148343 ; free virtual = 151241
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 260.95 seconds; current allocated memory: 217.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 217.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.181 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:21 ; elapsed = 00:04:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148307 ; free virtual = 151214
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.477 ; gain = 2.020 ; free physical = 147677 ; free virtual = 150586
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:02:04 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 297.69 seconds; peak allocated memory: 223.752 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:02:14 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.504 ; gain = 2.023 ; free physical = 147948 ; free virtual = 150857
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16765
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 2.902 ; free physical = 147627 ; free virtual = 150537
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2370.699 ; gain = 117.133 ; free physical = 147612 ; free virtual = 150524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2379.598 ; gain = 126.031 ; free physical = 147618 ; free virtual = 150530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2387.605 ; gain = 134.039 ; free physical = 147618 ; free virtual = 150530
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2607.699 ; gain = 354.133 ; free physical = 147403 ; free virtual = 150320
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 3248.430 ; gain = 994.863 ; free physical = 147241 ; free virtual = 150178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 65536x16      | LUT            | 
|calculate_value_mbkb_rom | p_0_out    | 65536x16      | LUT            | 
|calculate_value          | p_0_out    | 65536x16      | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 3248.430 ; gain = 994.863 ; free physical = 147249 ; free virtual = 150185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:26 . Memory (MB): peak = 3248.430 ; gain = 994.863 ; free physical = 147306 ; free virtual = 150242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 3248.430 ; gain = 994.863 ; free physical = 147309 ; free virtual = 150246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 3248.430 ; gain = 994.863 ; free physical = 147306 ; free virtual = 150242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 3248.430 ; gain = 994.863 ; free physical = 147313 ; free virtual = 150250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 3248.430 ; gain = 994.863 ; free physical = 147313 ; free virtual = 150250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 3248.430 ; gain = 994.863 ; free physical = 147314 ; free virtual = 150251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 3248.430 ; gain = 994.863 ; free physical = 147314 ; free virtual = 150251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |  1177|
|3     |LUT3  |   785|
|4     |LUT4  |  1502|
|5     |LUT5  |  2520|
|6     |LUT6  | 10901|
|7     |MUXF7 |  6623|
|8     |MUXF8 |   674|
|9     |FDRE  |    33|
|10    |IBUF  |    35|
|11    |OBUF  |    37|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         | 24288|
|2     |  mul_table_V_U                |calculate_value_mbkb     | 24212|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom | 24212|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 3248.430 ; gain = 994.863 ; free physical = 147314 ; free virtual = 150251
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 3248.430 ; gain = 994.863 ; free physical = 147315 ; free virtual = 150251
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 3248.430 ; gain = 994.863 ; free physical = 147314 ; free virtual = 150251
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3252.621 ; gain = 0.000 ; free physical = 147379 ; free virtual = 150316
INFO: [Netlist 29-17] Analyzing 7297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'calculate_value' is not ideal for floorplanning, since the cellview 'calculate_value_mbkb_rom' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3308.582 ; gain = 0.000 ; free physical = 147300 ; free virtual = 150236
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 3308.582 ; gain = 1055.078 ; free physical = 147454 ; free virtual = 150390
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3372.617 ; gain = 64.035 ; free physical = 147448 ; free virtual = 150384

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 969a4f12

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3372.617 ; gain = 0.000 ; free physical = 147058 ; free virtual = 149995

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b76deb2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3372.617 ; gain = 0.000 ; free physical = 146934 ; free virtual = 149870
INFO: [Opt 31-389] Phase Retarget created 1800 cells and removed 1800 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b76deb2e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3372.617 ; gain = 0.000 ; free physical = 146940 ; free virtual = 149876
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7b8c3f7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3372.617 ; gain = 0.000 ; free physical = 146936 ; free virtual = 149873
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 7b8c3f7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3372.617 ; gain = 0.000 ; free physical = 146936 ; free virtual = 149873
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 7b8c3f7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3372.617 ; gain = 0.000 ; free physical = 146936 ; free virtual = 149873
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1800  |            1800  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 7215e281

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3372.617 ; gain = 0.000 ; free physical = 146936 ; free virtual = 149873

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7215e281

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3372.617 ; gain = 0.000 ; free physical = 146935 ; free virtual = 149872

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7215e281

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3372.617 ; gain = 0.000 ; free physical = 146935 ; free virtual = 149872

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3372.617 ; gain = 0.000 ; free physical = 146935 ; free virtual = 149872
Ending Netlist Obfuscation Task | Checksum: 7215e281

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3372.617 ; gain = 0.000 ; free physical = 146935 ; free virtual = 149872
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 3372.617 ; gain = 64.035 ; free physical = 146935 ; free virtual = 149872
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 3467.680 ; gain = 95.062 ; free physical = 146834 ; free virtual = 149771
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3467.680 ; gain = 0.000 ; free physical = 146837 ; free virtual = 149773
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:05:03 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 10
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:05:06 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 121
In 0 is 776
Weight 1 is 546
In 1 is 594
Calling
Expected 93896, got 93896
Expected 324324, got 324324
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148419 ; free virtual = 151300
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148419 ; free virtual = 151300
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148412 ; free virtual = 151293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148404 ; free virtual = 151286
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148386 ; free virtual = 151269
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151264
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.6 seconds; current allocated memory: 182.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_10ns_10ns_20_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.204 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151273
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147756 ; free virtual = 150640
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:05:53 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.45 seconds; peak allocated memory: 183.204 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:06:03 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147975 ; free virtual = 150859
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19932
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147653 ; free virtual = 150537
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147705 ; free virtual = 150589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147690 ; free virtual = 150574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147688 ; free virtual = 150572
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.172 ; gain = 76.578 ; free physical = 147689 ; free virtual = 150573
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.004 ; gain = 223.410 ; free physical = 147452 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.906 ; gain = 232.312 ; free physical = 147451 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.910 ; gain = 240.316 ; free physical = 147450 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147451 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147451 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147451 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147451 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147451 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147451 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |IBUF    |    41|
|3     |OBUF    |    45|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |    88|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_1 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147451 ; free virtual = 150338
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147452 ; free virtual = 150339
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147452 ; free virtual = 150339
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.980 ; gain = 0.000 ; free physical = 147523 ; free virtual = 150410
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.668 ; gain = 0.000 ; free physical = 147437 ; free virtual = 150324
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.668 ; gain = 328.137 ; free physical = 147580 ; free virtual = 150467
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2669.422 ; gain = 90.754 ; free physical = 147570 ; free virtual = 150457

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b40648ba

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2904.457 ; gain = 235.035 ; free physical = 147192 ; free virtual = 150079

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b40648ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3054.426 ; gain = 0.004 ; free physical = 147055 ; free virtual = 149942
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b40648ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.426 ; gain = 0.004 ; free physical = 147055 ; free virtual = 149942
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b40648ba

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.426 ; gain = 0.004 ; free physical = 147055 ; free virtual = 149942
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: b40648ba

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.426 ; gain = 0.004 ; free physical = 147055 ; free virtual = 149942
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: b40648ba

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.426 ; gain = 0.004 ; free physical = 147055 ; free virtual = 149942
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b40648ba

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3054.426 ; gain = 0.004 ; free physical = 147055 ; free virtual = 149942

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b40648ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3054.426 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149942

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b40648ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.426 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149942

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.426 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149942
Ending Netlist Obfuscation Task | Checksum: b40648ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.426 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149942
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3054.426 ; gain = 475.758 ; free physical = 147055 ; free virtual = 149942
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:07:15 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:07:17 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 954
In 0 is 85
Weight 1 is 372
In 1 is 643
Calling
Expected 81090, got 81090
Expected 239196, got 239196
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148419 ; free virtual = 151300
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148419 ; free virtual = 151300
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148408 ; free virtual = 151290
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148401 ; free virtual = 151284
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151274
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148389 ; free virtual = 151272
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.67 seconds; current allocated memory: 182.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_10ns_10ns_20_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.243 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 140.09 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151274
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.477 ; gain = 2.020 ; free physical = 147757 ; free virtual = 150641
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:08:04 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.75 seconds; peak allocated memory: 183.243 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:08:15 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147981 ; free virtual = 150865
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22050
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147670 ; free virtual = 150554
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147701 ; free virtual = 150585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147703 ; free virtual = 150587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147703 ; free virtual = 150587
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147693 ; free virtual = 150578
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	              11x11  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147450 ; free virtual = 150337
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147450 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147440 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147442 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147442 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147440 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147440 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147440 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147440 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    34|
|2     |LUT2   |    78|
|3     |LUT3   |    14|
|4     |LUT4   |    42|
|5     |LUT5   |    24|
|6     |LUT6   |   136|
|7     |IBUF   |    41|
|8     |OBUF   |    45|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |   414|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |   164|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_1 |   164|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |   164|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |   164|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147439 ; free virtual = 150326
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147438 ; free virtual = 150325
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147438 ; free virtual = 150325
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2506.953 ; gain = 0.000 ; free physical = 147509 ; free virtual = 150396
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.668 ; gain = 0.000 ; free physical = 147436 ; free virtual = 150323
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2637.668 ; gain = 387.133 ; free physical = 147578 ; free virtual = 150465
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.422 ; gain = 90.754 ; free physical = 147564 ; free virtual = 150451

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a8ae4737

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3034.395 ; gain = 305.973 ; free physical = 147155 ; free virtual = 150042

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a8ae4737

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3184.363 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149939
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a49b1d80

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3184.363 ; gain = 0.004 ; free physical = 147051 ; free virtual = 149938
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a0d8237d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3184.363 ; gain = 0.004 ; free physical = 147051 ; free virtual = 149937
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1a0d8237d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3184.363 ; gain = 0.004 ; free physical = 147050 ; free virtual = 149937
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1a0d8237d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3184.363 ; gain = 0.004 ; free physical = 147050 ; free virtual = 149937
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 67bf88de

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3184.363 ; gain = 0.004 ; free physical = 147049 ; free virtual = 149936

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 67bf88de

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3184.363 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149930

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 67bf88de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3184.363 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149930

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3184.363 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149930
Ending Netlist Obfuscation Task | Checksum: 67bf88de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3184.363 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149930
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3184.363 ; gain = 546.695 ; free physical = 147043 ; free virtual = 149930
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:09:27 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:09:30 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 914
In 0 is 907
Weight 1 is 911
In 1 is 159
Calling
Expected 828998, got 828998
Expected 144849, got 144849
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148420 ; free virtual = 151302
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148420 ; free virtual = 151302
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148417 ; free virtual = 151299
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148415 ; free virtual = 151297
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148392 ; free virtual = 151275
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151274
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.72 seconds; current allocated memory: 182.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_10ns_10ns_20_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.293 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151267
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147741 ; free virtual = 150625
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:10:16 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.41 seconds; peak allocated memory: 183.293 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:10:27 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147974 ; free virtual = 150858
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24064
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147660 ; free virtual = 150544
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147700 ; free virtual = 150584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147694 ; free virtual = 150579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147694 ; free virtual = 150579
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.172 ; gain = 76.578 ; free physical = 147693 ; free virtual = 150578
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2474.004 ; gain = 223.410 ; free physical = 147449 ; free virtual = 150336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.906 ; gain = 232.312 ; free physical = 147448 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.910 ; gain = 240.316 ; free physical = 147448 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |IBUF    |    41|
|3     |OBUF    |    45|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |    88|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_1 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150335
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147450 ; free virtual = 150337
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147450 ; free virtual = 150337
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.980 ; gain = 0.000 ; free physical = 147512 ; free virtual = 150399
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.668 ; gain = 0.000 ; free physical = 147435 ; free virtual = 150322
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.668 ; gain = 328.137 ; free physical = 147577 ; free virtual = 150464
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.703 ; gain = 64.035 ; free physical = 147550 ; free virtual = 150437

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 62f28f22

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2904.746 ; gain = 262.043 ; free physical = 147178 ; free virtual = 150065

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 62f28f22

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.715 ; gain = 0.004 ; free physical = 147040 ; free virtual = 149927
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 62f28f22

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.715 ; gain = 0.004 ; free physical = 147039 ; free virtual = 149926
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 62f28f22

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.715 ; gain = 0.004 ; free physical = 147039 ; free virtual = 149926
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 62f28f22

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.715 ; gain = 0.004 ; free physical = 147039 ; free virtual = 149926
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 62f28f22

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.715 ; gain = 0.004 ; free physical = 147038 ; free virtual = 149925
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 62f28f22

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3054.715 ; gain = 0.004 ; free physical = 147038 ; free virtual = 149925

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 62f28f22

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3054.715 ; gain = 0.000 ; free physical = 147047 ; free virtual = 149934

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 62f28f22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.715 ; gain = 0.000 ; free physical = 147047 ; free virtual = 149934

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.715 ; gain = 0.000 ; free physical = 147047 ; free virtual = 149934
Ending Netlist Obfuscation Task | Checksum: 62f28f22

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.715 ; gain = 0.000 ; free physical = 147047 ; free virtual = 149934
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3054.715 ; gain = 476.047 ; free physical = 147047 ; free virtual = 149934
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:11:38 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 12
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:11:41 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 2199
In 0 is 1484
Weight 1 is 3663
In 1 is 2167
Calling
Expected 3263316, got 3263316
Expected 7937721, got 7937721
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148415 ; free virtual = 151297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148415 ; free virtual = 151297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148412 ; free virtual = 151295
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148409 ; free virtual = 151292
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151273
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148388 ; free virtual = 151271
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.61 seconds; current allocated memory: 182.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_12ns_12ns_24_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 183.205 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148375 ; free virtual = 151259
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147750 ; free virtual = 150634
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:12:28 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.12 seconds; peak allocated memory: 183.205 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:12:38 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147976 ; free virtual = 150860
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26068
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147664 ; free virtual = 150549
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147702 ; free virtual = 150587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147696 ; free virtual = 150581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147696 ; free virtual = 150581
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.172 ; gain = 76.578 ; free physical = 147694 ; free virtual = 150579
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.004 ; gain = 223.410 ; free physical = 147451 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.906 ; gain = 232.312 ; free physical = 147451 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.910 ; gain = 240.316 ; free physical = 147446 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147451 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147451 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147450 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147450 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147450 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147450 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |IBUF    |    49|
|3     |OBUF    |    53|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   104|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_1 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147449 ; free virtual = 150336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147450 ; free virtual = 150337
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147449 ; free virtual = 150337
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.980 ; gain = 0.000 ; free physical = 147512 ; free virtual = 150400
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.668 ; gain = 0.000 ; free physical = 147437 ; free virtual = 150324
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.668 ; gain = 328.137 ; free physical = 147578 ; free virtual = 150466
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.703 ; gain = 64.035 ; free physical = 147563 ; free virtual = 150450

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f4c823a2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2904.746 ; gain = 262.043 ; free physical = 147173 ; free virtual = 150060

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f4c823a2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3054.715 ; gain = 0.004 ; free physical = 147051 ; free virtual = 149938
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f4c823a2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.715 ; gain = 0.004 ; free physical = 147051 ; free virtual = 149938
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f4c823a2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.715 ; gain = 0.004 ; free physical = 147050 ; free virtual = 149937
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: f4c823a2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.715 ; gain = 0.004 ; free physical = 147050 ; free virtual = 149937
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: f4c823a2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.715 ; gain = 0.004 ; free physical = 147049 ; free virtual = 149937
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f4c823a2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.715 ; gain = 0.004 ; free physical = 147050 ; free virtual = 149937

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f4c823a2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.715 ; gain = 0.000 ; free physical = 147046 ; free virtual = 149934

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f4c823a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.715 ; gain = 0.000 ; free physical = 147046 ; free virtual = 149934

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.715 ; gain = 0.000 ; free physical = 147046 ; free virtual = 149934
Ending Netlist Obfuscation Task | Checksum: f4c823a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.715 ; gain = 0.000 ; free physical = 147046 ; free virtual = 149933
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3054.715 ; gain = 476.047 ; free physical = 147046 ; free virtual = 149933
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:13:49 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:13:52 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 2622
In 0 is 2396
Weight 1 is 842
In 1 is 1217
Calling
Expected 6282312, got 6282312
Expected 1024714, got 1024714
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148411 ; free virtual = 151293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148411 ; free virtual = 151293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148414 ; free virtual = 151296
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148411 ; free virtual = 151293
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148392 ; free virtual = 151276
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.47 seconds; current allocated memory: 182.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_12ns_12ns_24_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 183.242 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 127.38 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148376 ; free virtual = 151260
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147749 ; free virtual = 150633
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:14:39 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.43 seconds; peak allocated memory: 183.242 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:14:49 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147981 ; free virtual = 150865
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28232
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147669 ; free virtual = 150553
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147708 ; free virtual = 150592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147702 ; free virtual = 150587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147702 ; free virtual = 150587
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147693 ; free virtual = 150578
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	              13x13  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147445 ; free virtual = 150332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147443 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147443 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147443 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147443 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147443 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147443 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147443 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    46|
|2     |LUT1   |     2|
|3     |LUT2   |   110|
|4     |LUT3   |    20|
|5     |LUT4   |    48|
|6     |LUT5   |    32|
|7     |LUT6   |   192|
|8     |IBUF   |    49|
|9     |OBUF   |    53|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |   552|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |   225|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_1 |   225|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |   225|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |   225|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147443 ; free virtual = 150330
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147446 ; free virtual = 150334
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147446 ; free virtual = 150334
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2505.953 ; gain = 0.000 ; free physical = 147517 ; free virtual = 150405
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.668 ; gain = 0.000 ; free physical = 147424 ; free virtual = 150312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2638.668 ; gain = 388.133 ; free physical = 147574 ; free virtual = 150462
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.297 ; gain = 102.629 ; free physical = 147564 ; free virtual = 150451

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1660dc208

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3035.262 ; gain = 293.965 ; free physical = 147157 ; free virtual = 150044

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1660dc208

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3186.230 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149944
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 130d308cf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3186.230 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149944
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e00267e5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3186.230 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149944
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: e00267e5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3186.230 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149944
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: e00267e5

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3186.230 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149944
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13322f968

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3186.230 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149944

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13322f968

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3186.230 ; gain = 0.000 ; free physical = 147056 ; free virtual = 149944

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13322f968

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.230 ; gain = 0.000 ; free physical = 147056 ; free virtual = 149944

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.230 ; gain = 0.000 ; free physical = 147056 ; free virtual = 149944
Ending Netlist Obfuscation Task | Checksum: 13322f968

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.230 ; gain = 0.000 ; free physical = 147056 ; free virtual = 149944
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3186.230 ; gain = 547.562 ; free physical = 147056 ; free virtual = 149944
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:16:02 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:16:05 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 730
In 0 is 2474
Weight 1 is 312
In 1 is 1360
Calling
Expected 1806020, got 1806020
Expected 424320, got 424320
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148415 ; free virtual = 151297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148415 ; free virtual = 151297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148401 ; free virtual = 151283
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148408 ; free virtual = 151291
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148387 ; free virtual = 151271
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148387 ; free virtual = 151270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.84 seconds; current allocated memory: 182.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 183.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_12ns_12ns_24_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.290 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151267
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147752 ; free virtual = 150637
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:16:52 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.68 seconds; peak allocated memory: 183.290 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:17:02 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147979 ; free virtual = 150863
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30319
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147666 ; free virtual = 150551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147691 ; free virtual = 150575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147696 ; free virtual = 150581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147695 ; free virtual = 150581
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147698 ; free virtual = 150583
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2473.977 ; gain = 223.379 ; free physical = 147451 ; free virtual = 150338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.879 ; gain = 232.281 ; free physical = 147451 ; free virtual = 150339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.883 ; gain = 240.285 ; free physical = 147451 ; free virtual = 150339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147451 ; free virtual = 150339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147451 ; free virtual = 150339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147451 ; free virtual = 150339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147451 ; free virtual = 150339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147451 ; free virtual = 150339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147451 ; free virtual = 150339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |IBUF    |    49|
|3     |OBUF    |    53|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   104|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_1 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147451 ; free virtual = 150339
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147453 ; free virtual = 150341
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.891 ; gain = 240.289 ; free physical = 147453 ; free virtual = 150341
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2500.953 ; gain = 0.000 ; free physical = 147523 ; free virtual = 150411
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.609 ; gain = 0.000 ; free physical = 147438 ; free virtual = 150326
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.609 ; gain = 328.074 ; free physical = 147580 ; free virtual = 150467
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2681.238 ; gain = 102.629 ; free physical = 147569 ; free virtual = 150457

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13337b6b7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2904.266 ; gain = 223.027 ; free physical = 147191 ; free virtual = 150079

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13337b6b7

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3055.234 ; gain = 0.004 ; free physical = 147058 ; free virtual = 149946
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13337b6b7

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3055.234 ; gain = 0.004 ; free physical = 147058 ; free virtual = 149946
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13337b6b7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3055.234 ; gain = 0.004 ; free physical = 147058 ; free virtual = 149946
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 13337b6b7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3055.234 ; gain = 0.004 ; free physical = 147058 ; free virtual = 149946
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 13337b6b7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3055.234 ; gain = 0.004 ; free physical = 147058 ; free virtual = 149946
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13337b6b7

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3055.234 ; gain = 0.004 ; free physical = 147058 ; free virtual = 149946

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13337b6b7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3055.234 ; gain = 0.000 ; free physical = 147058 ; free virtual = 149945

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13337b6b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.234 ; gain = 0.000 ; free physical = 147058 ; free virtual = 149945

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.234 ; gain = 0.000 ; free physical = 147058 ; free virtual = 149945
Ending Netlist Obfuscation Task | Checksum: 13337b6b7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.234 ; gain = 0.000 ; free physical = 147058 ; free virtual = 149945
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3055.234 ; gain = 476.625 ; free physical = 147058 ; free virtual = 149945
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:18:14 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 14
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:18:17 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 14607
In 0 is 16371
Weight 1 is 41
In 1 is 8182
Calling
Expected 239131197, got 239131197
Expected 335462, got 335462
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148421 ; free virtual = 151303
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148421 ; free virtual = 151303
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148417 ; free virtual = 151299
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148407 ; free virtual = 151290
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148389 ; free virtual = 151272
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151267
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.48 seconds; current allocated memory: 182.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_14ns_14ns_28_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.205 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148393 ; free virtual = 151277
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147757 ; free virtual = 150641
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:19:04 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.52 seconds; peak allocated memory: 183.205 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:19:14 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147979 ; free virtual = 150863
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32330
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147665 ; free virtual = 150549
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147690 ; free virtual = 150575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147699 ; free virtual = 150584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147699 ; free virtual = 150584
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147697 ; free virtual = 150582
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.008 ; gain = 223.410 ; free physical = 147452 ; free virtual = 150339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.910 ; gain = 232.312 ; free physical = 147453 ; free virtual = 150340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.914 ; gain = 240.316 ; free physical = 147452 ; free virtual = 150340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147452 ; free virtual = 150340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147452 ; free virtual = 150340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147452 ; free virtual = 150340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147452 ; free virtual = 150340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147452 ; free virtual = 150340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147452 ; free virtual = 150340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |IBUF    |    57|
|3     |OBUF    |    61|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   120|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_1 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147452 ; free virtual = 150340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147455 ; free virtual = 150342
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.922 ; gain = 240.320 ; free physical = 147455 ; free virtual = 150342
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.984 ; gain = 0.000 ; free physical = 147524 ; free virtual = 150411
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.672 ; gain = 0.000 ; free physical = 147438 ; free virtual = 150326
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.672 ; gain = 328.137 ; free physical = 147580 ; free virtual = 150468
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2654.582 ; gain = 75.910 ; free physical = 147568 ; free virtual = 150456

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ccf405f1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2904.625 ; gain = 250.043 ; free physical = 147186 ; free virtual = 150073

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ccf405f1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.594 ; gain = 0.004 ; free physical = 147054 ; free virtual = 149942
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ccf405f1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.594 ; gain = 0.004 ; free physical = 147054 ; free virtual = 149942
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ccf405f1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.594 ; gain = 0.004 ; free physical = 147054 ; free virtual = 149942
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: ccf405f1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.594 ; gain = 0.004 ; free physical = 147054 ; free virtual = 149942
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: ccf405f1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.594 ; gain = 0.004 ; free physical = 147054 ; free virtual = 149942
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ccf405f1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.594 ; gain = 0.004 ; free physical = 147054 ; free virtual = 149942

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ccf405f1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.594 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149942

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ccf405f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.594 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149942

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.594 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149942
Ending Netlist Obfuscation Task | Checksum: ccf405f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.594 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149942
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3054.594 ; gain = 475.922 ; free physical = 147055 ; free virtual = 149942
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:20:26 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:20:29 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 10930
In 0 is 10693
Weight 1 is 6714
In 1 is 6345
Calling
Expected 116874490, got 116874490
Expected 42600330, got 42600330
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148417 ; free virtual = 151299
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148417 ; free virtual = 151299
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148412 ; free virtual = 151295
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148409 ; free virtual = 151292
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151274
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148389 ; free virtual = 151272
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.69 seconds; current allocated memory: 182.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_14ns_14ns_28_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 183.242 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 116.78 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148388 ; free virtual = 151273
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147758 ; free virtual = 150642
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:21:16 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.24 seconds; peak allocated memory: 183.242 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:21:26 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147969 ; free virtual = 150854
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1956
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147665 ; free virtual = 150550
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147704 ; free virtual = 150589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147693 ; free virtual = 150579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147691 ; free virtual = 150577
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147684 ; free virtual = 150569
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	              15x15  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.930 ; gain = 240.332 ; free physical = 147444 ; free virtual = 150332
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2493.887 ; gain = 243.289 ; free physical = 147444 ; free virtual = 150332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2493.887 ; gain = 243.289 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2493.887 ; gain = 243.289 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2493.887 ; gain = 243.289 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2493.887 ; gain = 243.289 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2493.887 ; gain = 243.289 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2493.887 ; gain = 243.289 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2493.887 ; gain = 243.289 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    70|
|2     |LUT2   |   164|
|3     |LUT3   |    28|
|4     |LUT4   |    76|
|5     |LUT5   |    58|
|6     |LUT6   |   228|
|7     |IBUF   |    57|
|8     |OBUF   |    61|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |   742|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |   312|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_1 |   312|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |   312|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |   312|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2493.887 ; gain = 243.289 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2493.887 ; gain = 243.289 ; free physical = 147443 ; free virtual = 150331
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2493.891 ; gain = 243.289 ; free physical = 147443 ; free virtual = 150331
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2508.922 ; gain = 0.000 ; free physical = 147505 ; free virtual = 150393
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2639.637 ; gain = 0.000 ; free physical = 147433 ; free virtual = 150321
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2639.637 ; gain = 389.102 ; free physical = 147574 ; free virtual = 150462
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2718.516 ; gain = 78.879 ; free physical = 147562 ; free virtual = 150450

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 4419967d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3037.488 ; gain = 318.973 ; free physical = 147166 ; free virtual = 150054

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4419967d

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3187.457 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149940
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7a44f0e2

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3187.457 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149940
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 569631dc

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3187.457 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149940
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 569631dc

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3187.457 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149940
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 569631dc

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3187.457 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149940
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d9cd2020

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3187.457 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149940

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d9cd2020

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3187.457 ; gain = 0.000 ; free physical = 147052 ; free virtual = 149940

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d9cd2020

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.457 ; gain = 0.000 ; free physical = 147052 ; free virtual = 149940

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.457 ; gain = 0.000 ; free physical = 147052 ; free virtual = 149940
Ending Netlist Obfuscation Task | Checksum: d9cd2020

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.457 ; gain = 0.000 ; free physical = 147052 ; free virtual = 149940
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3187.457 ; gain = 547.820 ; free physical = 147052 ; free virtual = 149940
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:22:39 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:22:42 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 10648
In 0 is 3891
Weight 1 is 15886
In 1 is 2705
Calling
Expected 41431368, got 41431368
Expected 42971630, got 42971630
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148420 ; free virtual = 151302
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148420 ; free virtual = 151302
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148417 ; free virtual = 151300
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148413 ; free virtual = 151297
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151274
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151274
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.72 seconds; current allocated memory: 182.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_14ns_14ns_28_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 183.292 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148370 ; free virtual = 151255
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147751 ; free virtual = 150636
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:23:29 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.72 seconds; peak allocated memory: 183.292 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:23:39 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.500 ; gain = 2.023 ; free physical = 147981 ; free virtual = 150865
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4160
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 2.902 ; free physical = 147664 ; free virtual = 150549
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2295.414 ; gain = 41.852 ; free physical = 147702 ; free virtual = 150587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 56.688 ; free physical = 147697 ; free virtual = 150582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 64.695 ; free physical = 147697 ; free virtual = 150582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.172 ; gain = 74.609 ; free physical = 147696 ; free virtual = 150581
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2473.973 ; gain = 220.410 ; free physical = 147451 ; free virtual = 150340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.875 ; gain = 229.312 ; free physical = 147448 ; free virtual = 150336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.879 ; gain = 237.316 ; free physical = 147443 ; free virtual = 150331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 237.320 ; free physical = 147442 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 237.320 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 237.320 ; free physical = 147440 ; free virtual = 150328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 237.320 ; free physical = 147440 ; free virtual = 150328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 237.320 ; free physical = 147440 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 237.320 ; free physical = 147440 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |IBUF    |    57|
|3     |OBUF    |    61|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   120|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_1 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 237.320 ; free physical = 147439 ; free virtual = 150326
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 237.320 ; free physical = 147439 ; free virtual = 150327
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 237.320 ; free physical = 147439 ; free virtual = 150327
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2500.949 ; gain = 0.000 ; free physical = 147510 ; free virtual = 150397
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.605 ; gain = 0.000 ; free physical = 147439 ; free virtual = 150327
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.605 ; gain = 325.105 ; free physical = 147581 ; free virtual = 150469
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2645.609 ; gain = 67.004 ; free physical = 147567 ; free virtual = 150455

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 127c36deb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2904.652 ; gain = 259.043 ; free physical = 147177 ; free virtual = 150065

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 127c36deb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.621 ; gain = 0.004 ; free physical = 147046 ; free virtual = 149934
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 127c36deb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.621 ; gain = 0.004 ; free physical = 147046 ; free virtual = 149934
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 127c36deb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.621 ; gain = 0.004 ; free physical = 147045 ; free virtual = 149933
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 127c36deb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.621 ; gain = 0.004 ; free physical = 147045 ; free virtual = 149933
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 127c36deb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.621 ; gain = 0.004 ; free physical = 147044 ; free virtual = 149932
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 127c36deb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3054.621 ; gain = 0.004 ; free physical = 147044 ; free virtual = 149932

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 127c36deb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3054.621 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149943

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 127c36deb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.621 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149943

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.621 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149943
Ending Netlist Obfuscation Task | Checksum: 127c36deb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.621 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149943
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3054.621 ; gain = 476.016 ; free physical = 147055 ; free virtual = 149943
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:24:51 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 16
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:24:54 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 47538
In 0 is 62422
Weight 1 is 9941
In 1 is 41405
Calling
Expected 2967417036, got 2967417036
Expected 411607105, got 411607105
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148409 ; free virtual = 151292
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148409 ; free virtual = 151291
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148413 ; free virtual = 151296
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148411 ; free virtual = 151293
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151275
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148389 ; free virtual = 151272
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.37 seconds; current allocated memory: 181.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 181.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_16ns_16ns_32_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 181.981 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148377 ; free virtual = 151262
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2286.914 ; gain = 2.020 ; free physical = 147754 ; free virtual = 150639
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:25:40 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 56.59 seconds; peak allocated memory: 181.981 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:25:50 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147974 ; free virtual = 150859
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6243
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147662 ; free virtual = 150547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147700 ; free virtual = 150585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147697 ; free virtual = 150582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147697 ; free virtual = 150582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147695 ; free virtual = 150581
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2474.008 ; gain = 223.410 ; free physical = 147450 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.910 ; gain = 232.312 ; free physical = 147448 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.914 ; gain = 240.316 ; free physical = 147447 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |IBUF    |    65|
|3     |OBUF    |    69|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   136|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_1 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147448 ; free virtual = 150336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147450 ; free virtual = 150338
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.922 ; gain = 240.320 ; free physical = 147450 ; free virtual = 150338
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.984 ; gain = 0.000 ; free physical = 147520 ; free virtual = 150408
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.672 ; gain = 0.000 ; free physical = 147435 ; free virtual = 150323
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.672 ; gain = 328.137 ; free physical = 147577 ; free virtual = 150464
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2663.488 ; gain = 84.816 ; free physical = 147564 ; free virtual = 150452

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 140aeb1ac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2904.523 ; gain = 241.035 ; free physical = 147183 ; free virtual = 150070

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 140aeb1ac

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.492 ; gain = 0.004 ; free physical = 147055 ; free virtual = 149943
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 140aeb1ac

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3054.492 ; gain = 0.004 ; free physical = 147055 ; free virtual = 149943
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 140aeb1ac

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3054.492 ; gain = 0.004 ; free physical = 147055 ; free virtual = 149943
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 140aeb1ac

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3054.492 ; gain = 0.004 ; free physical = 147055 ; free virtual = 149943
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 140aeb1ac

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3054.492 ; gain = 0.004 ; free physical = 147055 ; free virtual = 149943
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 140aeb1ac

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3054.492 ; gain = 0.004 ; free physical = 147055 ; free virtual = 149943

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 140aeb1ac

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3054.492 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149943

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 140aeb1ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.492 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149943

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.492 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149943
Ending Netlist Obfuscation Task | Checksum: 140aeb1ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3054.492 ; gain = 0.000 ; free physical = 147055 ; free virtual = 149943
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3054.492 ; gain = 475.820 ; free physical = 147055 ; free virtual = 149943
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:27:01 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:27:04 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 41194
In 0 is 28186
Weight 1 is 62857
In 1 is 50003
Calling
Expected 1161094084, got 1161094084
Expected 3143038571, got 3143038571
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148414 ; free virtual = 151297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148414 ; free virtual = 151297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148409 ; free virtual = 151292
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148401 ; free virtual = 151284
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148380 ; free virtual = 151264
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148374 ; free virtual = 151258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-21] Estimated clock period (9.275ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'calculate_value' consists of the following:
	wire read on port 'weights_0_V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:61) [16]  (0 ns)
	'mul' operation ('mul_ln61', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:61) [20]  (9.28 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.51 seconds; current allocated memory: 181.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 181.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_16ns_16ns_32_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 182.021 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 107.82 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148385 ; free virtual = 151269
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147752 ; free virtual = 150637
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:27:51 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.15 seconds; peak allocated memory: 182.021 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:28:01 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147975 ; free virtual = 150860
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8269
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147662 ; free virtual = 150547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147691 ; free virtual = 150576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147689 ; free virtual = 150574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147688 ; free virtual = 150574
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.172 ; gain = 76.578 ; free physical = 147676 ; free virtual = 150562
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	              17x17  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2514.910 ; gain = 264.316 ; free physical = 147436 ; free virtual = 150324
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2514.910 ; gain = 264.316 ; free physical = 147430 ; free virtual = 150318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2514.910 ; gain = 264.316 ; free physical = 147421 ; free virtual = 150309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.910 ; gain = 264.316 ; free physical = 147417 ; free virtual = 150305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.910 ; gain = 264.316 ; free physical = 147417 ; free virtual = 150305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.910 ; gain = 264.316 ; free physical = 147429 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.910 ; gain = 264.316 ; free physical = 147428 ; free virtual = 150316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.910 ; gain = 264.316 ; free physical = 147428 ; free virtual = 150316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.910 ; gain = 264.316 ; free physical = 147427 ; free virtual = 150315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    82|
|2     |LUT2   |   222|
|3     |LUT3   |    54|
|4     |LUT4   |    90|
|5     |LUT5   |    38|
|6     |LUT6   |   324|
|7     |IBUF   |    65|
|8     |OBUF   |    69|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |   944|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |   405|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_1 |   405|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |   405|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |   405|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.910 ; gain = 264.316 ; free physical = 147426 ; free virtual = 150314
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.910 ; gain = 264.316 ; free physical = 147427 ; free virtual = 150315
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2514.910 ; gain = 264.316 ; free physical = 147427 ; free virtual = 150315
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.094 ; gain = 0.000 ; free physical = 147504 ; free virtual = 150392
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.805 ; gain = 0.000 ; free physical = 147415 ; free virtual = 150303
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2642.805 ; gain = 392.273 ; free physical = 147559 ; free virtual = 150447
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2712.777 ; gain = 69.973 ; free physical = 147556 ; free virtual = 150444

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bfed46f0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3036.758 ; gain = 323.980 ; free physical = 147159 ; free virtual = 150047

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bfed46f0

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3188.695 ; gain = 0.004 ; free physical = 147035 ; free virtual = 149923
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e59cc029

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3188.695 ; gain = 0.004 ; free physical = 147043 ; free virtual = 149931
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dc0de0ce

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3188.695 ; gain = 0.004 ; free physical = 147043 ; free virtual = 149931
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: dc0de0ce

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3188.695 ; gain = 0.004 ; free physical = 147043 ; free virtual = 149931
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: dc0de0ce

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3188.695 ; gain = 0.004 ; free physical = 147043 ; free virtual = 149931
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 57354d7d

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3188.695 ; gain = 0.004 ; free physical = 147043 ; free virtual = 149931

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 57354d7d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3188.695 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149931

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 57354d7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.695 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149931

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.695 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149931
Ending Netlist Obfuscation Task | Checksum: 57354d7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.695 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149931
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3188.695 ; gain = 545.891 ; free physical = 147043 ; free virtual = 149931
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:29:15 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:29:18 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 18136
In 0 is 28199
Weight 1 is 42111
In 1 is 59153
Calling
Expected 511417064, got 511417064
Expected 2490991983, got 2490991983
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148413 ; free virtual = 151296
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148413 ; free virtual = 151296
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148406 ; free virtual = 151289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148399 ; free virtual = 151282
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148380 ; free virtual = 151264
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148384 ; free virtual = 151268
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.35 seconds; current allocated memory: 181.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 181.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_16ns_16ns_32_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 182.068 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151267
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147750 ; free virtual = 150635
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:30:05 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 56.96 seconds; peak allocated memory: 182.068 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:30:15 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147966 ; free virtual = 150852
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10319
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147653 ; free virtual = 150538
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147698 ; free virtual = 150583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147692 ; free virtual = 150577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147692 ; free virtual = 150577
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.172 ; gain = 76.578 ; free physical = 147683 ; free virtual = 150568
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2473.973 ; gain = 223.379 ; free physical = 147434 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.875 ; gain = 232.281 ; free physical = 147446 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.879 ; gain = 240.285 ; free physical = 147446 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|2     |IBUF    |    65|
|3     |OBUF    |    69|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   136|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_1 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147447 ; free virtual = 150335
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147447 ; free virtual = 150335
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2500.949 ; gain = 0.000 ; free physical = 147519 ; free virtual = 150407
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.637 ; gain = 0.000 ; free physical = 147422 ; free virtual = 150310
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.637 ; gain = 328.105 ; free physical = 147569 ; free virtual = 150457
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2678.297 ; gain = 99.660 ; free physical = 147565 ; free virtual = 150453

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b5fa2dcd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2904.324 ; gain = 226.027 ; free physical = 147189 ; free virtual = 150077

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b5fa2dcd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.293 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149940
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b5fa2dcd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.293 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149940
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b5fa2dcd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3055.293 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149940
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: b5fa2dcd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3055.293 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149940
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: b5fa2dcd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3055.293 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149940
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b5fa2dcd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3055.293 ; gain = 0.004 ; free physical = 147052 ; free virtual = 149940

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b5fa2dcd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3055.293 ; gain = 0.000 ; free physical = 147052 ; free virtual = 149940

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b5fa2dcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.293 ; gain = 0.000 ; free physical = 147052 ; free virtual = 149940

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.293 ; gain = 0.000 ; free physical = 147052 ; free virtual = 149940
Ending Netlist Obfuscation Task | Checksum: b5fa2dcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3055.293 ; gain = 0.000 ; free physical = 147052 ; free virtual = 149940
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3055.293 ; gain = 476.656 ; free physical = 147052 ; free virtual = 149940
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:31:26 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION N: 3
ITERATION IN WIDTH: 1
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:31:29 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 0
Weight 1 is 1
In 1 is 0
Weight 2 is 0
In 2 is 0
Calling
Expected 0, got 0
Expected 0, got 0
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148412 ; free virtual = 151294
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148412 ; free virtual = 151294
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148408 ; free virtual = 151291
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148406 ; free virtual = 151289
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148388 ; free virtual = 151271
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148386 ; free virtual = 151270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.53 seconds; current allocated memory: 180.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 180.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 180.405 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 1022.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148377 ; free virtual = 151261
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147753 ; free virtual = 150637
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:32:16 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.22 seconds; peak allocated memory: 180.405 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:32:26 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147977 ; free virtual = 150861
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12373
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147662 ; free virtual = 150546
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.414 ; gain = 43.820 ; free physical = 147700 ; free virtual = 150585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.219 ; gain = 61.625 ; free physical = 147698 ; free virtual = 150583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.227 ; gain = 69.633 ; free physical = 147698 ; free virtual = 150583
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.172 ; gain = 75.578 ; free physical = 147695 ; free virtual = 150580
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2471.973 ; gain = 221.379 ; free physical = 147459 ; free virtual = 150347
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2471.973 ; gain = 221.379 ; free physical = 147457 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2479.973 ; gain = 229.379 ; free physical = 147457 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147457 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147457 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147457 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147457 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147457 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147457 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |IBUF |     7|
|3     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147457 ; free virtual = 150345
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147459 ; free virtual = 150346
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147459 ; free virtual = 150346
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.043 ; gain = 0.000 ; free physical = 147529 ; free virtual = 150417
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2567.730 ; gain = 0.000 ; free physical = 147445 ; free virtual = 150332
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2567.730 ; gain = 317.199 ; free physical = 147578 ; free virtual = 150466
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2661.453 ; gain = 93.723 ; free physical = 147567 ; free virtual = 150455

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cb3d2a19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2956.426 ; gain = 294.973 ; free physical = 147167 ; free virtual = 150054

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cb3d2a19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3107.395 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149943
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cb3d2a19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3107.395 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149943
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cb3d2a19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3107.395 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149943
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: cb3d2a19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3107.395 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149943
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: cb3d2a19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3107.395 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149943
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cb3d2a19

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3107.395 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149943

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cb3d2a19

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3107.395 ; gain = 0.000 ; free physical = 147056 ; free virtual = 149943

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cb3d2a19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.395 ; gain = 0.000 ; free physical = 147056 ; free virtual = 149943

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.395 ; gain = 0.000 ; free physical = 147056 ; free virtual = 149943
Ending Netlist Obfuscation Task | Checksum: cb3d2a19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3107.395 ; gain = 0.000 ; free physical = 147056 ; free virtual = 149943
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3107.395 ; gain = 539.664 ; free physical = 147056 ; free virtual = 149943
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:33:37 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:33:40 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 1
In 0 is 1
Weight 1 is 0
In 1 is 1
Weight 2 is 1
In 2 is 0
Calling
Expected 1, got 1
Expected 0, got 0
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148415 ; free virtual = 151298
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148415 ; free virtual = 151298
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148398 ; free virtual = 151281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148405 ; free virtual = 151288
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148389 ; free virtual = 151273
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148388 ; free virtual = 151271
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:62) on 'and' operation ('and_ln61', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:61) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:62) on 'and' operation ('and_ln61_1', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:61) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:62) on 'and' operation ('and_ln61_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:61) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.55 seconds; current allocated memory: 180.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 180.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 180.532 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 1022.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148387 ; free virtual = 151272
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147757 ; free virtual = 150641
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:34:26 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 56.85 seconds; peak allocated memory: 180.532 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:34:36 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147975 ; free virtual = 150860
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14436
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147662 ; free virtual = 150547
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.414 ; gain = 43.820 ; free physical = 147692 ; free virtual = 150577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.219 ; gain = 61.625 ; free physical = 147694 ; free virtual = 150579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.227 ; gain = 69.633 ; free physical = 147693 ; free virtual = 150578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.172 ; gain = 75.578 ; free physical = 147692 ; free virtual = 150577
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2471.973 ; gain = 221.379 ; free physical = 147459 ; free virtual = 150347
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2471.973 ; gain = 221.379 ; free physical = 147458 ; free virtual = 150346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2479.973 ; gain = 229.379 ; free physical = 147458 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147458 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147458 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147458 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147458 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147458 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147458 ; free virtual = 150345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |IBUF |     7|
|3     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147458 ; free virtual = 150345
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.977 ; gain = 229.383 ; free physical = 147460 ; free virtual = 150348
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147460 ; free virtual = 150348
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.043 ; gain = 0.000 ; free physical = 147528 ; free virtual = 150416
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2567.730 ; gain = 0.000 ; free physical = 147444 ; free virtual = 150332
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2567.730 ; gain = 317.199 ; free physical = 147578 ; free virtual = 150465
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2679.266 ; gain = 111.535 ; free physical = 147566 ; free virtual = 150454

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cb3d2a19

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2956.230 ; gain = 276.965 ; free physical = 147169 ; free virtual = 150057

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cb3d2a19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3108.199 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149944
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cb3d2a19

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3108.199 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149944
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cb3d2a19

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3108.199 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149944
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: cb3d2a19

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.199 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149944
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: cb3d2a19

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.199 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149944
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cb3d2a19

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.199 ; gain = 0.004 ; free physical = 147056 ; free virtual = 149944

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cb3d2a19

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3108.199 ; gain = 0.000 ; free physical = 147056 ; free virtual = 149944

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cb3d2a19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.199 ; gain = 0.000 ; free physical = 147056 ; free virtual = 149944

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.199 ; gain = 0.000 ; free physical = 147056 ; free virtual = 149944
Ending Netlist Obfuscation Task | Checksum: cb3d2a19

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3108.199 ; gain = 0.000 ; free physical = 147056 ; free virtual = 149944
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3108.199 ; gain = 540.469 ; free physical = 147056 ; free virtual = 149944
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:35:48 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:35:51 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 0
Weight 1 is 0
In 1 is 0
Weight 2 is 0
In 2 is 0
Calling
Expected 0, got 0
Expected 0, got 0
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148413 ; free virtual = 151296
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148413 ; free virtual = 151296
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148406 ; free virtual = 151290
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148397 ; free virtual = 151280
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:94:1) in function 'calculate_value'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148389 ; free virtual = 151272
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148388 ; free virtual = 151271
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_BRAM has insufficient ports to support accesses to array 'mul_table_V_0' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_0_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) on array 'mul_table_V_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.92 seconds; current allocated memory: 180.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 180.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 181.420 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 236.29 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148386 ; free virtual = 151271
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.477 ; gain = 2.020 ; free physical = 147755 ; free virtual = 150640
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:36:39 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 58.69 seconds; peak allocated memory: 181.420 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:36:49 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147973 ; free virtual = 150859
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16449
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147665 ; free virtual = 150551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:423]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:425]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:427]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147703 ; free virtual = 150589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147698 ; free virtual = 150584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147698 ; free virtual = 150584
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2330.172 ; gain = 79.578 ; free physical = 147689 ; free virtual = 150575
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2488.957 ; gain = 238.363 ; free physical = 147451 ; free virtual = 150339
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2488.957 ; gain = 238.363 ; free physical = 147449 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2488.957 ; gain = 238.363 ; free physical = 147449 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.957 ; gain = 238.363 ; free physical = 147449 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.957 ; gain = 238.363 ; free physical = 147449 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.957 ; gain = 238.363 ; free physical = 147449 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.957 ; gain = 238.363 ; free physical = 147449 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.957 ; gain = 238.363 ; free physical = 147449 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.957 ; gain = 238.363 ; free physical = 147449 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     4|
|3     |LUT3     |     4|
|4     |LUT4     |     5|
|5     |LUT5     |     3|
|6     |LUT6     |     1|
|7     |MUXF7    |     1|
|8     |RAMB18E1 |     1|
|9     |FDRE     |     7|
|10    |FDSE     |     1|
|11    |IBUF     |     9|
|12    |OBUF     |    12|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    49|
|2     |  mul_table_V_0_U              |calculate_value_mbkb     |     8|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |     8|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.957 ; gain = 238.363 ; free physical = 147449 ; free virtual = 150337
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.957 ; gain = 238.363 ; free physical = 147451 ; free virtual = 150339
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.957 ; gain = 238.363 ; free physical = 147451 ; free virtual = 150339
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.012 ; gain = 0.000 ; free physical = 147511 ; free virtual = 150400
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.727 ; gain = 0.000 ; free physical = 147437 ; free virtual = 150325
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2634.727 ; gain = 384.195 ; free physical = 147577 ; free virtual = 150466
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2743.293 ; gain = 108.566 ; free physical = 147565 ; free virtual = 150453

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fe29aa0f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2958.320 ; gain = 215.027 ; free physical = 147184 ; free virtual = 150073

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fe29aa0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3109.258 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149942
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fe29aa0f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3109.258 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149942
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fe29aa0f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3109.258 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149942
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: fe29aa0f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3109.258 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149942
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: fe29aa0f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3109.258 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149942
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: fe29aa0f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3109.258 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149942

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: fe29aa0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3407.191 ; gain = 0.000 ; free physical = 147046 ; free virtual = 149935
Ending Power Optimization Task | Checksum: fe29aa0f

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3407.191 ; gain = 297.934 ; free physical = 147050 ; free virtual = 149939

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fe29aa0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3407.191 ; gain = 0.000 ; free physical = 147050 ; free virtual = 149939

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3407.191 ; gain = 0.000 ; free physical = 147050 ; free virtual = 149939
Ending Netlist Obfuscation Task | Checksum: fe29aa0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3407.191 ; gain = 0.000 ; free physical = 147050 ; free virtual = 149939
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3407.191 ; gain = 772.465 ; free physical = 147050 ; free virtual = 149939
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:38:01 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:38:04 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 0
Weight 1 is 1
In 1 is 1
Weight 2 is 1
In 2 is 1
Calling
Expected 0, got 0
Expected 1, got 1
Expected 1, got 1
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148415 ; free virtual = 151298
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148415 ; free virtual = 151298
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148411 ; free virtual = 151294
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148408 ; free virtual = 151292
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:94:1) in function 'calculate_value'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151274
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148388 ; free virtual = 151272
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'mul_table_V_0' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.97 seconds; current allocated memory: 180.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 180.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 181.399 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 236.29 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148387 ; free virtual = 151272
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147750 ; free virtual = 150636
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:38:52 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 58.48 seconds; peak allocated memory: 181.399 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:39:02 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.969 ; gain = 2.023 ; free physical = 147969 ; free virtual = 150854
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18537
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.902 ; gain = 5.871 ; free physical = 147657 ; free virtual = 150543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:410]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.852 ; gain = 44.820 ; free physical = 147698 ; free virtual = 150583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.688 ; gain = 59.656 ; free physical = 147688 ; free virtual = 150574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.695 ; gain = 67.664 ; free physical = 147687 ; free virtual = 150573
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2330.609 ; gain = 79.578 ; free physical = 147677 ; free virtual = 150563
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2481.379 ; gain = 230.348 ; free physical = 147448 ; free virtual = 150337
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.379 ; gain = 230.348 ; free physical = 147447 ; free virtual = 150336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.379 ; gain = 238.348 ; free physical = 147446 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.383 ; gain = 238.352 ; free physical = 147447 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.383 ; gain = 238.352 ; free physical = 147447 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.383 ; gain = 238.352 ; free physical = 147447 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.383 ; gain = 238.352 ; free physical = 147447 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.383 ; gain = 238.352 ; free physical = 147447 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.383 ; gain = 238.352 ; free physical = 147447 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     6|
|3     |LUT3     |     3|
|4     |LUT4     |     6|
|5     |LUT5     |     1|
|6     |LUT6     |     1|
|7     |RAMB18E1 |     1|
|8     |FDRE     |     7|
|9     |IBUF     |     9|
|10    |OBUF     |    12|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    47|
|2     |  mul_table_V_0_U              |calculate_value_mbkb     |     8|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |     8|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.383 ; gain = 238.352 ; free physical = 147447 ; free virtual = 150335
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.383 ; gain = 238.352 ; free physical = 147449 ; free virtual = 150338
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.387 ; gain = 238.352 ; free physical = 147449 ; free virtual = 150338
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.449 ; gain = 0.000 ; free physical = 147521 ; free virtual = 150410
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.195 ; gain = 0.000 ; free physical = 147433 ; free virtual = 150322
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2633.195 ; gain = 382.227 ; free physical = 147575 ; free virtual = 150463
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2720.980 ; gain = 87.785 ; free physical = 147564 ; free virtual = 150452

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 198dbb0cf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2959.016 ; gain = 238.035 ; free physical = 147182 ; free virtual = 150070

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 198dbb0cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3108.984 ; gain = 0.004 ; free physical = 147051 ; free virtual = 149940
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 198dbb0cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3108.984 ; gain = 0.004 ; free physical = 147051 ; free virtual = 149940
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 198dbb0cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3108.984 ; gain = 0.004 ; free physical = 147051 ; free virtual = 149940
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 198dbb0cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.984 ; gain = 0.004 ; free physical = 147051 ; free virtual = 149940
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 198dbb0cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.984 ; gain = 0.004 ; free physical = 147051 ; free virtual = 149940
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 198dbb0cf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.984 ; gain = 0.004 ; free physical = 147051 ; free virtual = 149940

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 198dbb0cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3406.918 ; gain = 0.000 ; free physical = 147046 ; free virtual = 149935
Ending Power Optimization Task | Checksum: 198dbb0cf

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3406.918 ; gain = 297.934 ; free physical = 147052 ; free virtual = 149940

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 198dbb0cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3406.918 ; gain = 0.000 ; free physical = 147052 ; free virtual = 149940

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3406.918 ; gain = 0.000 ; free physical = 147052 ; free virtual = 149940
Ending Netlist Obfuscation Task | Checksum: 198dbb0cf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3406.918 ; gain = 0.000 ; free physical = 147052 ; free virtual = 149940
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3406.918 ; gain = 773.723 ; free physical = 147052 ; free virtual = 149940
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:40:14 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:40:17 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 1
Weight 1 is 0
In 1 is 1
Weight 2 is 1
In 2 is 0
Calling
Expected 0, got 0
Expected 0, got 0
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148415 ; free virtual = 151297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148415 ; free virtual = 151297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148410 ; free virtual = 151293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148408 ; free virtual = 151291
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151274
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148388 ; free virtual = 151272
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:28->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) on array 'mul_table_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.91 seconds; current allocated memory: 180.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 180.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 180.974 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148388 ; free virtual = 151274
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2286.914 ; gain = 2.020 ; free physical = 147750 ; free virtual = 150636
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:41:05 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 58.03 seconds; peak allocated memory: 180.974 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:41:15 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147976 ; free virtual = 150861
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20659
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147663 ; free virtual = 150549
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147699 ; free virtual = 150585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147695 ; free virtual = 150581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147695 ; free virtual = 150581
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2335.168 ; gain = 84.570 ; free physical = 147684 ; free virtual = 150570
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.031 ; gain = 240.434 ; free physical = 147449 ; free virtual = 150337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 4x1           | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.031 ; gain = 240.434 ; free physical = 147434 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.031 ; gain = 240.434 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.031 ; gain = 240.434 ; free physical = 147436 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.031 ; gain = 240.434 ; free physical = 147436 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.031 ; gain = 240.434 ; free physical = 147435 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.031 ; gain = 240.434 ; free physical = 147435 ; free virtual = 150323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.031 ; gain = 240.434 ; free physical = 147435 ; free virtual = 150323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.031 ; gain = 240.434 ; free physical = 147434 ; free virtual = 150323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     4|
|4     |LUT4 |     2|
|5     |LUT5 |     2|
|6     |LUT6 |     2|
|7     |FDRE |     5|
|8     |FDSE |     1|
|9     |IBUF |     9|
|10    |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    39|
|2     |  mul_table_V_U                |calculate_value_mbkb     |     4|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |     4|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.031 ; gain = 240.434 ; free physical = 147433 ; free virtual = 150322
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.031 ; gain = 240.434 ; free physical = 147432 ; free virtual = 150321
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.031 ; gain = 240.434 ; free physical = 147432 ; free virtual = 150320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.086 ; gain = 0.000 ; free physical = 147517 ; free virtual = 150405
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.832 ; gain = 0.000 ; free physical = 147433 ; free virtual = 150321
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2633.832 ; gain = 383.297 ; free physical = 147574 ; free virtual = 150463
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2739.430 ; gain = 105.598 ; free physical = 147564 ; free virtual = 150452

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 886ac7b9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3018.395 ; gain = 278.965 ; free physical = 147169 ; free virtual = 150057

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 886ac7b9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3169.363 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149941
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 886ac7b9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.363 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149941
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8ce56e24

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.363 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149941
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 8ce56e24

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.363 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149941
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 12d4f2d8e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3169.363 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149941
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 55d6d80a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3169.363 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149941

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 55d6d80a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3169.363 ; gain = 0.000 ; free physical = 147053 ; free virtual = 149941

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 55d6d80a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.363 ; gain = 0.000 ; free physical = 147053 ; free virtual = 149941

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.363 ; gain = 0.000 ; free physical = 147053 ; free virtual = 149941
Ending Netlist Obfuscation Task | Checksum: 55d6d80a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.363 ; gain = 0.000 ; free physical = 147053 ; free virtual = 149941
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3169.363 ; gain = 535.531 ; free physical = 147053 ; free virtual = 149941
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:42:26 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:42:29 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 1
In 0 is 1
Weight 1 is 1
In 1 is 1
Weight 2 is 0
In 2 is 0
Calling
Expected 1, got 1
Expected 1, got 1
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148398 ; free virtual = 151281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148398 ; free virtual = 151281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148408 ; free virtual = 151291
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148405 ; free virtual = 151290
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148387 ; free virtual = 151271
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148386 ; free virtual = 151270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.77 seconds; current allocated memory: 180.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 180.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 180.947 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148380 ; free virtual = 151266
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147750 ; free virtual = 150635
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:43:16 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.42 seconds; peak allocated memory: 180.947 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:43:26 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147973 ; free virtual = 150858
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22728
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147656 ; free virtual = 150542
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147695 ; free virtual = 150581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147691 ; free virtual = 150577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147691 ; free virtual = 150577
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2336.168 ; gain = 85.570 ; free physical = 147683 ; free virtual = 150569
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2481.016 ; gain = 230.418 ; free physical = 147448 ; free virtual = 150336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 4x1           | LUT            | 
|calculate_value_mbkb_rom | p_0_out    | 4x1           | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.016 ; gain = 230.418 ; free physical = 147445 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.016 ; gain = 238.418 ; free physical = 147445 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.020 ; gain = 238.422 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.020 ; gain = 238.422 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.020 ; gain = 238.422 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.020 ; gain = 238.422 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.020 ; gain = 238.422 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.020 ; gain = 238.422 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     3|
|4     |LUT4 |     3|
|5     |LUT5 |     1|
|6     |LUT6 |     1|
|7     |FDRE |     6|
|8     |IBUF |     9|
|9     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    39|
|2     |  mul_table_V_U                |calculate_value_mbkb     |     6|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |     6|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.020 ; gain = 238.422 ; free physical = 147445 ; free virtual = 150333
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.020 ; gain = 238.422 ; free physical = 147446 ; free virtual = 150335
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.023 ; gain = 238.422 ; free physical = 147446 ; free virtual = 150335
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.086 ; gain = 0.000 ; free physical = 147513 ; free virtual = 150402
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.801 ; gain = 0.000 ; free physical = 147433 ; free virtual = 150321
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2632.801 ; gain = 382.266 ; free physical = 147574 ; free virtual = 150463
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2723.555 ; gain = 90.754 ; free physical = 147562 ; free virtual = 150450

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1310e1232

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3012.520 ; gain = 288.965 ; free physical = 147161 ; free virtual = 150050

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1310e1232

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3162.488 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149941
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1310e1232

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3162.488 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149941
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10d0cf125

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3162.488 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149941
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 10d0cf125

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3162.488 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149941
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1788312c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3162.488 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149941
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 44919df5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3162.488 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149941

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 44919df5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3162.488 ; gain = 0.000 ; free physical = 147053 ; free virtual = 149941

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 44919df5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.488 ; gain = 0.000 ; free physical = 147053 ; free virtual = 149941

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.488 ; gain = 0.000 ; free physical = 147053 ; free virtual = 149941
Ending Netlist Obfuscation Task | Checksum: 44919df5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.488 ; gain = 0.000 ; free physical = 147053 ; free virtual = 149941
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3162.488 ; gain = 529.688 ; free physical = 147053 ; free virtual = 149941
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:44:38 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 2
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:44:41 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 1
Weight 1 is 3
In 1 is 3
Weight 2 is 3
In 2 is 1
Calling
Expected 0, got 0
Expected 9, got 9
Expected 3, got 3
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148413 ; free virtual = 151297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148413 ; free virtual = 151297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148411 ; free virtual = 151295
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148408 ; free virtual = 151293
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151267
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148373 ; free virtual = 151258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.34 seconds; current allocated memory: 180.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 180.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 180.475 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 746.27 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148386 ; free virtual = 151271
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147756 ; free virtual = 150642
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:45:28 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.56 seconds; peak allocated memory: 180.475 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:45:38 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2249.973 ; gain = 2.023 ; free physical = 147970 ; free virtual = 150855
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24715
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2255.906 ; gain = 5.871 ; free physical = 147659 ; free virtual = 150545
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.855 ; gain = 44.820 ; free physical = 147688 ; free virtual = 150575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.660 ; gain = 62.625 ; free physical = 147688 ; free virtual = 150574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.668 ; gain = 70.633 ; free physical = 147686 ; free virtual = 150573
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.613 ; gain = 76.578 ; free physical = 147689 ; free virtual = 150576
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2481.414 ; gain = 231.379 ; free physical = 147448 ; free virtual = 150336
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2481.418 ; gain = 231.383 ; free physical = 147446 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2497.430 ; gain = 247.395 ; free physical = 147446 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.434 ; gain = 247.398 ; free physical = 147446 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.434 ; gain = 247.398 ; free physical = 147446 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.434 ; gain = 247.398 ; free physical = 147446 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.434 ; gain = 247.398 ; free physical = 147446 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.434 ; gain = 247.398 ; free physical = 147446 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.434 ; gain = 247.398 ; free physical = 147446 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT4 |     9|
|3     |IBUF |    13|
|4     |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    43|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.434 ; gain = 247.398 ; free physical = 147446 ; free virtual = 150334
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.434 ; gain = 247.398 ; free physical = 147447 ; free virtual = 150336
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.438 ; gain = 247.398 ; free physical = 147447 ; free virtual = 150336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.629 ; gain = 0.000 ; free physical = 147519 ; free virtual = 150408
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.277 ; gain = 0.000 ; free physical = 147433 ; free virtual = 150322
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2634.277 ; gain = 384.305 ; free physical = 147575 ; free virtual = 150464
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.906 ; gain = 102.629 ; free physical = 147563 ; free virtual = 150452

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 155fcb35b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3024.871 ; gain = 287.965 ; free physical = 147165 ; free virtual = 150054

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 155fcb35b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3175.840 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149942
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 155fcb35b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3175.840 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149942
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 155fcb35b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3175.840 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149942
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 155fcb35b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3175.840 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149942
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 155fcb35b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3175.840 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149942
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 155fcb35b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3175.840 ; gain = 0.004 ; free physical = 147053 ; free virtual = 149942

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 155fcb35b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3175.840 ; gain = 0.000 ; free physical = 147053 ; free virtual = 149942

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 155fcb35b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.840 ; gain = 0.000 ; free physical = 147053 ; free virtual = 149942

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.840 ; gain = 0.000 ; free physical = 147053 ; free virtual = 149942
Ending Netlist Obfuscation Task | Checksum: 155fcb35b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.840 ; gain = 0.000 ; free physical = 147053 ; free virtual = 149942
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3175.840 ; gain = 541.562 ; free physical = 147053 ; free virtual = 149942
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:46:50 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:46:53 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 1
In 0 is 3
Weight 1 is 3
In 1 is 0
Weight 2 is 0
In 2 is 1
Calling
Expected 3, got 3
Expected 0, got 0
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148410 ; free virtual = 151293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148410 ; free virtual = 151293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148393 ; free virtual = 151277
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148399 ; free virtual = 151283
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148378 ; free virtual = 151263
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148372 ; free virtual = 151256
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.56 seconds; current allocated memory: 180.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 180.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_2ns_2ns_4_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 180.616 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 477.10 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151269
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147752 ; free virtual = 150638
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:47:39 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.16 seconds; peak allocated memory: 180.616 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:47:49 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147965 ; free virtual = 150851
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26797
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147642 ; free virtual = 150528
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147694 ; free virtual = 150580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147682 ; free virtual = 150568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147682 ; free virtual = 150568
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.172 ; gain = 76.578 ; free physical = 147677 ; free virtual = 150564
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	                3x3  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.910 ; gain = 232.316 ; free physical = 147434 ; free virtual = 150323
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.910 ; gain = 232.316 ; free physical = 147442 ; free virtual = 150331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.910 ; gain = 240.316 ; free physical = 147442 ; free virtual = 150331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT4 |     9|
|3     |IBUF |    13|
|4     |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |    43|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |     1|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_3 |     1|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |     1|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_2 |     1|
|6     |  calculate_value_mbkb_U3            |calculate_value_mbkb_1           |     1|
|7     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |     1|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147441 ; free virtual = 150329
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.914 ; gain = 240.320 ; free physical = 147444 ; free virtual = 150332
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147443 ; free virtual = 150332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.980 ; gain = 0.000 ; free physical = 147517 ; free virtual = 150406
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.695 ; gain = 0.000 ; free physical = 147423 ; free virtual = 150312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2633.695 ; gain = 383.164 ; free physical = 147572 ; free virtual = 150461
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2718.512 ; gain = 84.816 ; free physical = 147560 ; free virtual = 150448

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b845a2e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3025.484 ; gain = 306.973 ; free physical = 147140 ; free virtual = 150029

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b845a2e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3176.453 ; gain = 0.004 ; free physical = 147049 ; free virtual = 149938
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b845a2e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3176.453 ; gain = 0.004 ; free physical = 147048 ; free virtual = 149937
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b845a2e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3176.453 ; gain = 0.004 ; free physical = 147048 ; free virtual = 149937
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: b845a2e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3176.453 ; gain = 0.004 ; free physical = 147048 ; free virtual = 149937
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: b845a2e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3176.453 ; gain = 0.004 ; free physical = 147047 ; free virtual = 149936
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b845a2e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3176.453 ; gain = 0.004 ; free physical = 147046 ; free virtual = 149935

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b845a2e2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3176.453 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149932

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b845a2e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.453 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149932

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.453 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149932
Ending Netlist Obfuscation Task | Checksum: b845a2e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.453 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149932
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3176.453 ; gain = 542.758 ; free physical = 147043 ; free virtual = 149932
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:49:01 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:49:04 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 1
In 0 is 3
Weight 1 is 3
In 1 is 0
Weight 2 is 2
In 2 is 3
Calling
Expected 3, got 3
Expected 0, got 0
Expected 6, got 6
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148410 ; free virtual = 151293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148410 ; free virtual = 151293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148406 ; free virtual = 151290
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148402 ; free virtual = 151286
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:14:1) to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16:20) in function 'bram_single_port_mul'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151268
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148375 ; free virtual = 151261
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_BRAM has insufficient ports to support accesses to array 'mul_table_V_2' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_2_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) on array 'mul_table_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.01 seconds; current allocated memory: 181.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 181.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_2' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_urem_4ns_3ns_2_8_1' to 'calculate_value_ueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_ueOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 182.273 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 142.17 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_ueOg_div'
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mdEe_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148378 ; free virtual = 151265
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147745 ; free virtual = 150632
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:49:52 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 59.03 seconds; peak allocated memory: 182.273 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:50:03 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147969 ; free virtual = 150856
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28885
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147657 ; free virtual = 150544
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:39]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mdEe_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe_rom' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe' (6#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div_u' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
	Parameter cal_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div_u' (7#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div' (8#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg' (9#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:620]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:622]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:630]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:634]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (10#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2296.418 ; gain = 45.820 ; free physical = 147696 ; free virtual = 150583
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2311.254 ; gain = 60.656 ; free physical = 147691 ; free virtual = 150579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2319.262 ; gain = 68.664 ; free physical = 147691 ; free virtual = 150579
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2330.176 ; gain = 79.578 ; free physical = 147670 ; free virtual = 150559
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    5 Bit       Adders := 12    
+---Registers : 
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 26    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 4     
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 11    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.961 ; gain = 240.363 ; free physical = 147439 ; free virtual = 150330
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.961 ; gain = 240.363 ; free physical = 147429 ; free virtual = 150319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.961 ; gain = 240.363 ; free physical = 147438 ; free virtual = 150328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.961 ; gain = 240.363 ; free physical = 147436 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.961 ; gain = 240.363 ; free physical = 147436 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.961 ; gain = 240.363 ; free physical = 147435 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.961 ; gain = 240.363 ; free physical = 147435 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.961 ; gain = 240.363 ; free physical = 147434 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.961 ; gain = 240.363 ; free physical = 147434 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][3] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][3] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][3] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     6|
|3     |LUT2     |    11|
|4     |LUT3     |    17|
|5     |LUT4     |    17|
|6     |LUT5     |    15|
|7     |LUT6     |     1|
|8     |RAMB18E1 |     3|
|9     |SRL16E   |    12|
|10    |FDRE     |    69|
|11    |FDSE     |     1|
|12    |IBUF     |    15|
|13    |OBUF     |    18|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   186|
|2     |  calculate_value_ueOg_U1          |calculate_value_ueOg         |    28|
|3     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_4   |    28|
|4     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_5 |    22|
|5     |  calculate_value_ueOg_U2          |calculate_value_ueOg_0       |    28|
|6     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_2   |    28|
|7     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_3 |    22|
|8     |  calculate_value_ueOg_U3          |calculate_value_ueOg_1       |    28|
|9     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div     |    28|
|10    |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u   |    22|
|11    |  mul_table_V_0_U                  |calculate_value_mcud         |     1|
|12    |    calculate_value_mcud_rom_U     |calculate_value_mcud_rom     |     1|
|13    |  mul_table_V_1_U                  |calculate_value_mdEe         |     5|
|14    |    calculate_value_mdEe_rom_U     |calculate_value_mdEe_rom     |     5|
|15    |  mul_table_V_2_U                  |calculate_value_mbkb         |     1|
|16    |    calculate_value_mbkb_rom_U     |calculate_value_mbkb_rom     |     1|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.961 ; gain = 240.363 ; free physical = 147433 ; free virtual = 150323
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.961 ; gain = 240.363 ; free physical = 147433 ; free virtual = 150324
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.961 ; gain = 240.363 ; free physical = 147432 ; free virtual = 150323
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.016 ; gain = 0.000 ; free physical = 147499 ; free virtual = 150390
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.730 ; gain = 0.000 ; free physical = 147429 ; free virtual = 150320
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2635.730 ; gain = 385.195 ; free physical = 147570 ; free virtual = 150461
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2741.328 ; gain = 105.598 ; free physical = 147559 ; free virtual = 150450

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8c78f026

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2990.293 ; gain = 248.965 ; free physical = 147171 ; free virtual = 150062

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8c78f026

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3140.262 ; gain = 0.004 ; free physical = 147049 ; free virtual = 149940
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d8f3869a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3140.262 ; gain = 0.004 ; free physical = 147049 ; free virtual = 149940
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 88766acd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3140.262 ; gain = 0.004 ; free physical = 147049 ; free virtual = 149940
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 88766acd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3140.262 ; gain = 0.004 ; free physical = 147049 ; free virtual = 149940
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 88766acd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3140.262 ; gain = 0.004 ; free physical = 147049 ; free virtual = 149940
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ed53e3c3

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3140.262 ; gain = 0.004 ; free physical = 147049 ; free virtual = 149940

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: ed53e3c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3432.184 ; gain = 0.000 ; free physical = 147042 ; free virtual = 149933
Ending Power Optimization Task | Checksum: ed53e3c3

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3432.184 ; gain = 291.922 ; free physical = 147046 ; free virtual = 149936

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ed53e3c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3432.184 ; gain = 0.000 ; free physical = 147046 ; free virtual = 149936

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3432.184 ; gain = 0.000 ; free physical = 147046 ; free virtual = 149936
Ending Netlist Obfuscation Task | Checksum: ed53e3c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3432.184 ; gain = 0.000 ; free physical = 147046 ; free virtual = 149936
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3432.184 ; gain = 796.453 ; free physical = 147046 ; free virtual = 149936
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:51:15 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:51:19 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 0
Weight 1 is 1
In 1 is 0
Weight 2 is 0
In 2 is 3
Calling
Expected 0, got 0
Expected 0, got 0
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148410 ; free virtual = 151294
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148410 ; free virtual = 151294
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148398 ; free virtual = 151283
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148389 ; free virtual = 151274
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:20:1) to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:22:20) in function 'bram_dual_port_mul'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148386 ; free virtual = 151271
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148376 ; free virtual = 151261
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'mul_table_V_2' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.13 seconds; current allocated memory: 181.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 181.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_2' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_urem_4ns_3ns_2_8_1' to 'calculate_value_ueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_ueOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 182.271 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 142.17 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_ueOg_div'
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mdEe_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151268
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147749 ; free virtual = 150637
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:52:07 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 59.18 seconds; peak allocated memory: 182.271 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:52:17 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147972 ; free virtual = 150859
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31027
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147655 ; free virtual = 150543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:52]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mdEe_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe_rom' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe' (6#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div_u' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
	Parameter cal_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div_u' (7#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div' (8#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg' (9#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:663]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (10#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2296.418 ; gain = 45.820 ; free physical = 147692 ; free virtual = 150580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2311.254 ; gain = 60.656 ; free physical = 147687 ; free virtual = 150575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2319.262 ; gain = 68.664 ; free physical = 147687 ; free virtual = 150575
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2329.176 ; gain = 78.578 ; free physical = 147675 ; free virtual = 150564
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    5 Bit       Adders := 12    
+---Registers : 
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 26    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 5     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 10    
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2490.898 ; gain = 240.301 ; free physical = 147442 ; free virtual = 150333
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.898 ; gain = 240.301 ; free physical = 147431 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.898 ; gain = 240.301 ; free physical = 147436 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.898 ; gain = 240.301 ; free physical = 147439 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.898 ; gain = 240.301 ; free physical = 147439 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.898 ; gain = 240.301 ; free physical = 147437 ; free virtual = 150328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.898 ; gain = 240.301 ; free physical = 147437 ; free virtual = 150328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.898 ; gain = 240.301 ; free physical = 147435 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.898 ; gain = 240.301 ; free physical = 147434 ; free virtual = 150325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][3] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][3] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][3] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][3] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | ret_V_reg_477_pp0_iter2_reg_reg[3]                                                                             | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|calculate_value | ret_V_2_reg_489_pp0_iter2_reg_reg[3]                                                                           | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|calculate_value | ret_V_1_reg_483_pp0_iter2_reg_reg[3]                                                                           | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     6|
|3     |LUT1     |     1|
|4     |LUT2     |     9|
|5     |LUT3     |    22|
|6     |LUT4     |    17|
|7     |LUT5     |    12|
|8     |LUT6     |     2|
|9     |RAMB18E1 |     3|
|10    |SRL16E   |    24|
|11    |FDRE     |    57|
|12    |FDSE     |     1|
|13    |IBUF     |    15|
|14    |OBUF     |    18|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   188|
|2     |  calculate_value_ueOg_U1          |calculate_value_ueOg         |    28|
|3     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_4   |    28|
|4     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_5 |    22|
|5     |  calculate_value_ueOg_U2          |calculate_value_ueOg_0       |    28|
|6     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_2   |    28|
|7     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_3 |    22|
|8     |  calculate_value_ueOg_U3          |calculate_value_ueOg_1       |    28|
|9     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div     |    28|
|10    |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u   |    22|
|11    |  mul_table_V_0_U                  |calculate_value_mcud         |     1|
|12    |    calculate_value_mcud_rom_U     |calculate_value_mcud_rom     |     1|
|13    |  mul_table_V_1_U                  |calculate_value_mdEe         |    13|
|14    |    calculate_value_mdEe_rom_U     |calculate_value_mdEe_rom     |    13|
|15    |  mul_table_V_2_U                  |calculate_value_mbkb         |     1|
|16    |    calculate_value_mbkb_rom_U     |calculate_value_mbkb_rom     |     1|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.898 ; gain = 240.301 ; free physical = 147433 ; free virtual = 150324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.898 ; gain = 240.301 ; free physical = 147432 ; free virtual = 150323
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.898 ; gain = 240.301 ; free physical = 147431 ; free virtual = 150322
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.953 ; gain = 0.000 ; free physical = 147512 ; free virtual = 150403
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.637 ; gain = 0.000 ; free physical = 147429 ; free virtual = 150320
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2635.637 ; gain = 385.102 ; free physical = 147569 ; free virtual = 150460
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2714.516 ; gain = 78.879 ; free physical = 147560 ; free virtual = 150451

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7e46d496

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2990.488 ; gain = 275.973 ; free physical = 147163 ; free virtual = 150054

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1697aa317

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3140.457 ; gain = 0.004 ; free physical = 147048 ; free virtual = 149939
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a458bda7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3140.457 ; gain = 0.004 ; free physical = 147048 ; free virtual = 149939
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10c1d6488

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3140.457 ; gain = 0.004 ; free physical = 147048 ; free virtual = 149939
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 10c1d6488

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3140.457 ; gain = 0.004 ; free physical = 147048 ; free virtual = 149939
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 10c1d6488

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3140.457 ; gain = 0.004 ; free physical = 147048 ; free virtual = 149939
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 168267cdb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3140.457 ; gain = 0.004 ; free physical = 147048 ; free virtual = 149939

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: c35f7658

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3431.379 ; gain = 0.000 ; free physical = 147041 ; free virtual = 149932
Ending Power Optimization Task | Checksum: c35f7658

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3431.379 ; gain = 290.922 ; free physical = 147047 ; free virtual = 149938

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: a3deba14

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3431.379 ; gain = 0.000 ; free physical = 147041 ; free virtual = 149932
Ending Final Cleanup Task | Checksum: a3deba14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3431.379 ; gain = 0.000 ; free physical = 147041 ; free virtual = 149932

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3431.379 ; gain = 0.000 ; free physical = 147041 ; free virtual = 149932
Ending Netlist Obfuscation Task | Checksum: a3deba14

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3431.379 ; gain = 0.000 ; free physical = 147041 ; free virtual = 149932
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3431.379 ; gain = 795.742 ; free physical = 147041 ; free virtual = 149932
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:53:31 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:53:34 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 1
In 0 is 1
Weight 1 is 0
In 1 is 1
Weight 2 is 2
In 2 is 2
Calling
Expected 1, got 1
Expected 0, got 0
Expected 4, got 4
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148409 ; free virtual = 151293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148409 ; free virtual = 151293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148406 ; free virtual = 151290
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148403 ; free virtual = 151288
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148385 ; free virtual = 151270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148376 ; free virtual = 151261
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:28->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) on array 'mul_table_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.24 seconds; current allocated memory: 180.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 180.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 180.912 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148382 ; free virtual = 151268
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2286.910 ; gain = 2.020 ; free physical = 147746 ; free virtual = 150633
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:54:22 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 58.12 seconds; peak allocated memory: 180.912 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:54:32 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147971 ; free virtual = 150858
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 663
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147653 ; free virtual = 150539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147695 ; free virtual = 150582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147690 ; free virtual = 150577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147690 ; free virtual = 150577
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2336.164 ; gain = 85.570 ; free physical = 147680 ; free virtual = 150568
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2490.996 ; gain = 240.402 ; free physical = 147440 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 16x4          | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.996 ; gain = 240.402 ; free physical = 147429 ; free virtual = 150319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.996 ; gain = 240.402 ; free physical = 147437 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.996 ; gain = 240.402 ; free physical = 147429 ; free virtual = 150319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.996 ; gain = 240.402 ; free physical = 147429 ; free virtual = 150318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.996 ; gain = 240.402 ; free physical = 147428 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.996 ; gain = 240.402 ; free physical = 147428 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.996 ; gain = 240.402 ; free physical = 147427 ; free virtual = 150316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.996 ; gain = 240.402 ; free physical = 147427 ; free virtual = 150316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     4|
|4     |LUT4 |     5|
|5     |LUT5 |     5|
|6     |LUT6 |     2|
|7     |FDRE |     8|
|8     |FDSE |     1|
|9     |IBUF |    15|
|10    |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    60|
|2     |  mul_table_V_U                |calculate_value_mbkb     |    13|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |    13|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.996 ; gain = 240.402 ; free physical = 147441 ; free virtual = 150331
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.996 ; gain = 240.402 ; free physical = 147441 ; free virtual = 150330
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.996 ; gain = 240.402 ; free physical = 147440 ; free virtual = 150329
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 147515 ; free virtual = 150405
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.734 ; gain = 0.000 ; free physical = 147428 ; free virtual = 150317
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2634.734 ; gain = 384.203 ; free physical = 147561 ; free virtual = 150451
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.488 ; gain = 90.754 ; free physical = 147542 ; free virtual = 150432

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1231a86e8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3018.461 ; gain = 292.973 ; free physical = 147150 ; free virtual = 150039

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1231a86e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3169.430 ; gain = 0.004 ; free physical = 147036 ; free virtual = 149925
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1231a86e8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3169.430 ; gain = 0.004 ; free physical = 147036 ; free virtual = 149925
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17a612d47

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.430 ; gain = 0.004 ; free physical = 147035 ; free virtual = 149924
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 17a612d47

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.430 ; gain = 0.004 ; free physical = 147035 ; free virtual = 149924
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: ff6641cb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3169.430 ; gain = 0.004 ; free physical = 147035 ; free virtual = 149924
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 130a1b698

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3169.430 ; gain = 0.004 ; free physical = 147034 ; free virtual = 149924

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 130a1b698

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3169.430 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149919

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 130a1b698

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.430 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149919

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.430 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149918
Ending Netlist Obfuscation Task | Checksum: 130a1b698

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.430 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149918
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3169.430 ; gain = 534.695 ; free physical = 147029 ; free virtual = 149918
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:55:43 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:55:46 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 0
Weight 1 is 0
In 1 is 2
Weight 2 is 1
In 2 is 0
Calling
Expected 0, got 0
Expected 0, got 0
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148404 ; free virtual = 151288
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148404 ; free virtual = 151288
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148401 ; free virtual = 151285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148399 ; free virtual = 151283
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148380 ; free virtual = 151265
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148380 ; free virtual = 151265
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.19 seconds; current allocated memory: 180.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 180.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 180.888 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148377 ; free virtual = 151264
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147745 ; free virtual = 150631
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:56:33 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.92 seconds; peak allocated memory: 180.888 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:56:44 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147965 ; free virtual = 150852
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2841
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147646 ; free virtual = 150533
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147690 ; free virtual = 150577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147685 ; free virtual = 150572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.254 ; gain = 67.660 ; free physical = 147685 ; free virtual = 150572
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2336.164 ; gain = 85.570 ; free physical = 147662 ; free virtual = 150549
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147437 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 16x4          | LUT            | 
|calculate_value_mbkb_rom | p_0_out    | 16x4          | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147428 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147436 ; free virtual = 150325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147432 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147432 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147432 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147431 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147431 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147431 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     3|
|3     |LUT3 |     3|
|4     |LUT4 |     6|
|5     |LUT5 |     3|
|6     |LUT6 |     4|
|7     |FDRE |    12|
|8     |IBUF |    15|
|9     |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    65|
|2     |  mul_table_V_U                |calculate_value_mbkb     |    20|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |    20|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147431 ; free virtual = 150321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147430 ; free virtual = 150319
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147429 ; free virtual = 150319
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.082 ; gain = 0.000 ; free physical = 147510 ; free virtual = 150399
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.828 ; gain = 0.000 ; free physical = 147422 ; free virtual = 150312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2633.828 ; gain = 383.297 ; free physical = 147557 ; free virtual = 150446
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2706.770 ; gain = 72.941 ; free physical = 147553 ; free virtual = 150443

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 74dd38ca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3023.750 ; gain = 316.980 ; free physical = 147150 ; free virtual = 150040

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 74dd38ca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3174.688 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149932
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 74dd38ca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3174.688 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149932
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13271ad67

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3174.688 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149932
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 13271ad67

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3174.688 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149932
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 15496be63

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3174.688 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149932
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               4  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b5383540

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3174.688 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149932

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b5383540

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3174.688 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149932

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b5383540

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.688 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149932

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.688 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149932
Ending Netlist Obfuscation Task | Checksum: b5383540

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.688 ; gain = 0.000 ; free physical = 147043 ; free virtual = 149932
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3174.688 ; gain = 540.859 ; free physical = 147043 ; free virtual = 149932
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:57:54 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 3
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 22:57:57 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 3
In 0 is 3
Weight 1 is 6
In 1 is 0
Weight 2 is 4
In 2 is 5
Calling
Expected 9, got 9
Expected 0, got 0
Expected 20, got 20
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151275
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151275
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148402 ; free virtual = 151286
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148399 ; free virtual = 151284
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151266
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148378 ; free virtual = 151263
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.65 seconds; current allocated memory: 181.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 181.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 182.166 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 617.28 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148377 ; free virtual = 151264
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147747 ; free virtual = 150633
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 22:58:44 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.33 seconds; peak allocated memory: 182.166 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 22:58:54 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147967 ; free virtual = 150854
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4920
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147652 ; free virtual = 150539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.418 ; gain = 43.820 ; free physical = 147677 ; free virtual = 150563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.254 ; gain = 58.656 ; free physical = 147688 ; free virtual = 150574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.262 ; gain = 66.664 ; free physical = 147688 ; free virtual = 150574
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.176 ; gain = 75.578 ; free physical = 147686 ; free virtual = 150574
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2480.977 ; gain = 230.379 ; free physical = 147438 ; free virtual = 150328
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.949 ; gain = 233.352 ; free physical = 147438 ; free virtual = 150328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.953 ; gain = 241.355 ; free physical = 147436 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.957 ; gain = 241.359 ; free physical = 147436 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.957 ; gain = 241.359 ; free physical = 147436 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.957 ; gain = 241.359 ; free physical = 147436 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.957 ; gain = 241.359 ; free physical = 147436 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.957 ; gain = 241.359 ; free physical = 147436 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.957 ; gain = 241.359 ; free physical = 147436 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT4 |     3|
|3     |LUT6 |    12|
|4     |IBUF |    19|
|5     |OBUF |    24|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    61|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.957 ; gain = 241.359 ; free physical = 147436 ; free virtual = 150326
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.957 ; gain = 241.359 ; free physical = 147440 ; free virtual = 150330
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.961 ; gain = 241.359 ; free physical = 147440 ; free virtual = 150330
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.023 ; gain = 0.000 ; free physical = 147506 ; free virtual = 150396
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.738 ; gain = 0.000 ; free physical = 147429 ; free virtual = 150319
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2633.738 ; gain = 383.203 ; free physical = 147571 ; free virtual = 150460
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2739.336 ; gain = 105.598 ; free physical = 147558 ; free virtual = 150448

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 6de2a40a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3013.301 ; gain = 273.965 ; free physical = 147156 ; free virtual = 150046

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6de2a40a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.270 ; gain = 0.004 ; free physical = 147046 ; free virtual = 149936
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6de2a40a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.270 ; gain = 0.004 ; free physical = 147046 ; free virtual = 149936
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6de2a40a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3164.270 ; gain = 0.004 ; free physical = 147046 ; free virtual = 149936
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 6de2a40a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3164.270 ; gain = 0.004 ; free physical = 147046 ; free virtual = 149936
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 6de2a40a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3164.270 ; gain = 0.004 ; free physical = 147046 ; free virtual = 149936
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 6de2a40a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3164.270 ; gain = 0.004 ; free physical = 147046 ; free virtual = 149936

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 6de2a40a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3164.270 ; gain = 0.000 ; free physical = 147047 ; free virtual = 149936

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6de2a40a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.270 ; gain = 0.000 ; free physical = 147047 ; free virtual = 149936

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.270 ; gain = 0.000 ; free physical = 147047 ; free virtual = 149936
Ending Netlist Obfuscation Task | Checksum: 6de2a40a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.270 ; gain = 0.000 ; free physical = 147047 ; free virtual = 149936
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3164.270 ; gain = 530.531 ; free physical = 147047 ; free virtual = 149936
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:00:06 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:00:09 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 3
In 0 is 1
Weight 1 is 1
In 1 is 0
Weight 2 is 2
In 2 is 3
Calling
Expected 3, got 3
Expected 0, got 0
Expected 6, got 6
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148407 ; free virtual = 151291
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148407 ; free virtual = 151291
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148408 ; free virtual = 151293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148405 ; free virtual = 151290
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148386 ; free virtual = 151272
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148384 ; free virtual = 151270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.74 seconds; current allocated memory: 181.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 182.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_3ns_3ns_6_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 182.212 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 310.56 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148378 ; free virtual = 151265
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147747 ; free virtual = 150634
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:00:56 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.75 seconds; peak allocated memory: 182.212 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:01:06 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147967 ; free virtual = 150855
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7033
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147653 ; free virtual = 150540
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147692 ; free virtual = 150580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147686 ; free virtual = 150574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147686 ; free virtual = 150574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2329.172 ; gain = 78.578 ; free physical = 147677 ; free virtual = 150565
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	                4x4  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.941 ; gain = 232.348 ; free physical = 147438 ; free virtual = 150328
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.941 ; gain = 232.348 ; free physical = 147428 ; free virtual = 150318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2490.941 ; gain = 240.348 ; free physical = 147437 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147434 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147434 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147433 ; free virtual = 150323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147433 ; free virtual = 150323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147432 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147432 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT4 |     3|
|3     |LUT6 |    12|
|4     |IBUF |    19|
|5     |OBUF |    24|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |    61|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |     3|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_3 |     3|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |     3|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_2 |     3|
|6     |  calculate_value_mbkb_U3            |calculate_value_mbkb_1           |     3|
|7     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |     3|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147431 ; free virtual = 150321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.945 ; gain = 240.352 ; free physical = 147433 ; free virtual = 150323
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.949 ; gain = 240.352 ; free physical = 147432 ; free virtual = 150322
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.012 ; gain = 0.000 ; free physical = 147509 ; free virtual = 150399
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.699 ; gain = 0.000 ; free physical = 147425 ; free virtual = 150315
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2577.699 ; gain = 327.168 ; free physical = 147564 ; free virtual = 150454
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2665.484 ; gain = 87.785 ; free physical = 147547 ; free virtual = 150437

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1467f825a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2969.457 ; gain = 303.973 ; free physical = 147148 ; free virtual = 150038

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1467f825a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3120.426 ; gain = 0.004 ; free physical = 147037 ; free virtual = 149927
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1467f825a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3120.426 ; gain = 0.004 ; free physical = 147037 ; free virtual = 149927
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1467f825a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3120.426 ; gain = 0.004 ; free physical = 147037 ; free virtual = 149927
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1467f825a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3120.426 ; gain = 0.004 ; free physical = 147037 ; free virtual = 149927
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1467f825a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3120.426 ; gain = 0.004 ; free physical = 147037 ; free virtual = 149927
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1467f825a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3120.426 ; gain = 0.004 ; free physical = 147036 ; free virtual = 149926

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1467f825a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3120.426 ; gain = 0.000 ; free physical = 147033 ; free virtual = 149923

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1467f825a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3120.426 ; gain = 0.000 ; free physical = 147033 ; free virtual = 149923

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3120.426 ; gain = 0.000 ; free physical = 147033 ; free virtual = 149923
Ending Netlist Obfuscation Task | Checksum: 1467f825a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3120.426 ; gain = 0.000 ; free physical = 147033 ; free virtual = 149923
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3120.426 ; gain = 542.727 ; free physical = 147032 ; free virtual = 149922
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:02:17 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:02:21 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 6
In 0 is 2
Weight 1 is 5
In 1 is 6
Weight 2 is 3
In 2 is 1
Calling
Expected 12, got 12
Expected 30, got 30
Expected 3, got 3
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148406 ; free virtual = 151291
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148406 ; free virtual = 151291
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148403 ; free virtual = 151288
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148400 ; free virtual = 151285
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:14:1) to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16:20) in function 'bram_single_port_mul'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148378 ; free virtual = 151265
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148368 ; free virtual = 151254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_BRAM has insufficient ports to support accesses to array 'mul_table_V_2' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_2_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) on array 'mul_table_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.09 seconds; current allocated memory: 182.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 183.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_2' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_urem_6ns_3ns_2_10_1' to 'calculate_value_ueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_ueOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 183.860 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 134.70 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_ueOg_div'
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mdEe_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148366 ; free virtual = 151255
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147727 ; free virtual = 150615
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:03:09 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 58.8 seconds; peak allocated memory: 183.860 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:03:19 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147965 ; free virtual = 150854
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9059
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147656 ; free virtual = 150544
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 21 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 21 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 22 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 21 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 21 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mdEe_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe_rom' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe' (6#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 10 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
	Parameter in0_WIDTH bound to: 6 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div_u' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
	Parameter in0_WIDTH bound to: 6 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
	Parameter cal_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div_u' (7#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div' (8#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg' (9#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:613]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:617]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:629]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (10#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2297.418 ; gain = 46.820 ; free physical = 147691 ; free virtual = 150580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.254 ; gain = 61.656 ; free physical = 147689 ; free virtual = 150578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.262 ; gain = 69.664 ; free physical = 147689 ; free virtual = 150578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2329.176 ; gain = 78.578 ; free physical = 147664 ; free virtual = 150553
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    7 Bit       Adders := 18    
+---Registers : 
	                6 Bit    Registers := 32    
	                5 Bit    Registers := 15    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 4     
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 17    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.898 ; gain = 241.301 ; free physical = 147440 ; free virtual = 150332
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2491.898 ; gain = 241.301 ; free physical = 147430 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2491.898 ; gain = 241.301 ; free physical = 147436 ; free virtual = 150328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2491.898 ; gain = 241.301 ; free physical = 147434 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2491.898 ; gain = 241.301 ; free physical = 147434 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2491.898 ; gain = 241.301 ; free physical = 147433 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2491.898 ; gain = 241.301 ; free physical = 147432 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2491.898 ; gain = 241.301 ; free physical = 147431 ; free virtual = 150323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2491.898 ; gain = 241.301 ; free physical = 147430 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][5] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][5] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][5] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][5] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][5] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][5] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][5] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][5] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][5] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][5] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][5] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][5] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][5] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][5] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][5] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | ret_V_reg_424_pp0_iter2_reg_reg[5]                                                                             | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|calculate_value | ret_V_1_reg_430_pp0_iter2_reg_reg[5]                                                                           | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    18|
|3     |LUT1     |     9|
|4     |LUT2     |    33|
|5     |LUT3     |    31|
|6     |LUT4     |    16|
|7     |LUT5     |    39|
|8     |LUT6     |    19|
|9     |RAMB18E1 |     3|
|10    |SRL16E   |    30|
|11    |FDRE     |   124|
|12    |FDSE     |     1|
|13    |IBUF     |    21|
|14    |OBUF     |    24|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   369|
|2     |  calculate_value_ueOg_U1          |calculate_value_ueOg         |    46|
|3     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_4   |    46|
|4     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_5 |    44|
|5     |  calculate_value_ueOg_U2          |calculate_value_ueOg_0       |    46|
|6     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_2   |    46|
|7     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_3 |    44|
|8     |  calculate_value_ueOg_U3          |calculate_value_ueOg_1       |    52|
|9     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div     |    52|
|10    |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u   |    44|
|11    |  mul_table_V_0_U                  |calculate_value_mcud         |     1|
|12    |    calculate_value_mcud_rom_U     |calculate_value_mcud_rom     |     1|
|13    |  mul_table_V_1_U                  |calculate_value_mdEe         |    70|
|14    |    calculate_value_mdEe_rom_U     |calculate_value_mdEe_rom     |    70|
|15    |  mul_table_V_2_U                  |calculate_value_mbkb         |     1|
|16    |    calculate_value_mbkb_rom_U     |calculate_value_mbkb_rom     |     1|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2491.898 ; gain = 241.301 ; free physical = 147430 ; free virtual = 150322
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2491.898 ; gain = 241.301 ; free physical = 147431 ; free virtual = 150323
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2491.898 ; gain = 241.301 ; free physical = 147431 ; free virtual = 150323
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2503.953 ; gain = 0.000 ; free physical = 147498 ; free virtual = 150390
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.668 ; gain = 0.000 ; free physical = 147425 ; free virtual = 150317
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2635.668 ; gain = 385.133 ; free physical = 147566 ; free virtual = 150458
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2708.609 ; gain = 72.941 ; free physical = 147553 ; free virtual = 150445

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e040f5f0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3008.590 ; gain = 299.980 ; free physical = 147167 ; free virtual = 150059

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e040f5f0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3158.559 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 102a0e0c1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3158.559 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19e334351

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3158.559 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 19e334351

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3158.559 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 19e334351

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3158.559 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 172f480d8

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3158.559 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 172f480d8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3441.520 ; gain = 0.000 ; free physical = 147023 ; free virtual = 149915
Ending Power Optimization Task | Checksum: 172f480d8

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3441.520 ; gain = 282.961 ; free physical = 147026 ; free virtual = 149918

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 172f480d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3441.520 ; gain = 0.000 ; free physical = 147026 ; free virtual = 149918

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3441.520 ; gain = 0.000 ; free physical = 147026 ; free virtual = 149918
Ending Netlist Obfuscation Task | Checksum: 172f480d8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3441.520 ; gain = 0.000 ; free physical = 147026 ; free virtual = 149918
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 3441.520 ; gain = 805.852 ; free physical = 147026 ; free virtual = 149918
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:04:33 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:04:36 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 0
Weight 1 is 7
In 1 is 1
Weight 2 is 2
In 2 is 3
Calling
Expected 0, got 0
Expected 7, got 7
Expected 6, got 6
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148400 ; free virtual = 151285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148400 ; free virtual = 151285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148395 ; free virtual = 151280
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148382 ; free virtual = 151267
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:20:1) to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:22:20) in function 'bram_dual_port_mul'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148371 ; free virtual = 151257
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148361 ; free virtual = 151247
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'mul_table_V_2' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.22 seconds; current allocated memory: 182.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 183.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_2' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_urem_6ns_3ns_2_10_1' to 'calculate_value_ueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_ueOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 183.864 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 134.70 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_ueOg_div'
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mdEe_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148369 ; free virtual = 151257
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2286.910 ; gain = 2.020 ; free physical = 147733 ; free virtual = 150621
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:05:25 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 58.6 seconds; peak allocated memory: 183.864 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:05:35 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147965 ; free virtual = 150853
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11188
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147651 ; free virtual = 150539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 21 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 21 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 22 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 22 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:52]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 21 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 21 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mdEe_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe_rom' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe' (6#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 10 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
	Parameter in0_WIDTH bound to: 6 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div_u' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
	Parameter in0_WIDTH bound to: 6 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
	Parameter cal_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div_u' (7#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div' (8#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg' (9#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:678]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (10#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2298.414 ; gain = 47.820 ; free physical = 147678 ; free virtual = 150567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2313.250 ; gain = 62.656 ; free physical = 147683 ; free virtual = 150572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2321.258 ; gain = 70.664 ; free physical = 147683 ; free virtual = 150572
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.172 ; gain = 80.578 ; free physical = 147658 ; free virtual = 150547
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    7 Bit       Adders := 18    
+---Registers : 
	                6 Bit    Registers := 36    
	                5 Bit    Registers := 15    
	                3 Bit    Registers := 21    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 6     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147435 ; free virtual = 150327
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147434 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147432 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147432 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147432 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147432 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147432 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147432 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147432 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][5] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][5] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][5] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][5] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][5] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][5] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][5] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][5] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][5] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][5] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][5] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][5] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][5] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][5] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][5] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | ret_V_reg_441_pp0_iter3_reg_reg[5]                                                                             | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|calculate_value | ret_V_2_reg_453_pp0_iter3_reg_reg[5]                                                                           | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|calculate_value | ret_V_1_reg_447_pp0_iter3_reg_reg[5]                                                                           | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    18|
|3     |LUT1     |     9|
|4     |LUT2     |    33|
|5     |LUT3     |    34|
|6     |LUT4     |    21|
|7     |LUT5     |    37|
|8     |LUT6     |    12|
|9     |RAMB18E1 |     3|
|10    |SRL16E   |    36|
|11    |FDRE     |    98|
|12    |IBUF     |    21|
|13    |OBUF     |    24|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   347|
|2     |  calculate_value_ueOg_U1          |calculate_value_ueOg         |    52|
|3     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_4   |    52|
|4     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_5 |    44|
|5     |  calculate_value_ueOg_U2          |calculate_value_ueOg_0       |    52|
|6     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_2   |    52|
|7     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_3 |    44|
|8     |  calculate_value_ueOg_U3          |calculate_value_ueOg_1       |    52|
|9     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div     |    52|
|10    |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u   |    44|
|11    |  mul_table_V_0_U                  |calculate_value_mcud         |     1|
|12    |    calculate_value_mcud_rom_U     |calculate_value_mcud_rom     |     1|
|13    |  mul_table_V_1_U                  |calculate_value_mdEe         |    25|
|14    |    calculate_value_mdEe_rom_U     |calculate_value_mdEe_rom     |    25|
|15    |  mul_table_V_2_U                  |calculate_value_mbkb         |     1|
|16    |    calculate_value_mbkb_rom_U     |calculate_value_mbkb_rom     |     1|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147432 ; free virtual = 150324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147433 ; free virtual = 150325
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147433 ; free virtual = 150325
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2503.949 ; gain = 0.000 ; free physical = 147497 ; free virtual = 150389
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.664 ; gain = 0.000 ; free physical = 147422 ; free virtual = 150314
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2635.664 ; gain = 385.133 ; free physical = 147562 ; free virtual = 150454
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.512 ; gain = 81.848 ; free physical = 147552 ; free virtual = 150444

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e41165ed

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3008.484 ; gain = 290.973 ; free physical = 147167 ; free virtual = 150059

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e41165ed

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3158.453 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c4faf859

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3158.453 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15a80d1ed

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3158.453 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 15a80d1ed

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3158.453 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 15a80d1ed

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3158.453 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cad1f28f

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3158.453 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 4df2cd71

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3442.383 ; gain = 0.000 ; free physical = 147037 ; free virtual = 149929
Ending Power Optimization Task | Checksum: 4df2cd71

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3442.383 ; gain = 283.930 ; free physical = 147042 ; free virtual = 149934

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 8c1e22af

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3442.383 ; gain = 0.000 ; free physical = 147034 ; free virtual = 149926
Ending Final Cleanup Task | Checksum: 8c1e22af

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3442.383 ; gain = 0.000 ; free physical = 147034 ; free virtual = 149926

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.383 ; gain = 0.000 ; free physical = 147034 ; free virtual = 149926
Ending Netlist Obfuscation Task | Checksum: 8c1e22af

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.383 ; gain = 0.000 ; free physical = 147034 ; free virtual = 149926
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3442.383 ; gain = 806.719 ; free physical = 147034 ; free virtual = 149926
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:06:51 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:06:54 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 1
In 0 is 3
Weight 1 is 6
In 1 is 2
Weight 2 is 5
In 2 is 5
Calling
Expected 3, got 3
Expected 12, got 12
Expected 25, got 25
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148401 ; free virtual = 151286
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148401 ; free virtual = 151286
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148399 ; free virtual = 151284
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148397 ; free virtual = 151282
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148372 ; free virtual = 151258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148364 ; free virtual = 151250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:28->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) on array 'mul_table_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.02 seconds; current allocated memory: 182.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 182.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 182.580 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148368 ; free virtual = 151256
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147731 ; free virtual = 150619
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:07:41 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.63 seconds; peak allocated memory: 182.580 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:07:52 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147965 ; free virtual = 150853
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13322
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147652 ; free virtual = 150540
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147683 ; free virtual = 150571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147682 ; free virtual = 150570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147681 ; free virtual = 150569
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2337.164 ; gain = 86.570 ; free physical = 147674 ; free virtual = 150563
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2490.051 ; gain = 239.457 ; free physical = 147445 ; free virtual = 150335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 64x6          | LUT            | 
|calculate_value          | p_0_out    | 64x6          | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.051 ; gain = 239.457 ; free physical = 147443 ; free virtual = 150334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.051 ; gain = 239.457 ; free physical = 147443 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.051 ; gain = 239.457 ; free physical = 147443 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.051 ; gain = 239.457 ; free physical = 147443 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.051 ; gain = 239.457 ; free physical = 147443 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.051 ; gain = 239.457 ; free physical = 147443 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.051 ; gain = 239.457 ; free physical = 147443 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.051 ; gain = 239.457 ; free physical = 147443 ; free virtual = 150333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     4|
|4     |LUT4 |     3|
|5     |LUT5 |     7|
|6     |LUT6 |     5|
|7     |FDRE |    10|
|8     |FDSE |     1|
|9     |IBUF |    21|
|10    |OBUF |    24|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    78|
|2     |  mul_table_V_U                |calculate_value_mbkb     |    19|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |    19|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.051 ; gain = 239.457 ; free physical = 147443 ; free virtual = 150333
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.051 ; gain = 239.457 ; free physical = 147445 ; free virtual = 150335
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.051 ; gain = 239.457 ; free physical = 147445 ; free virtual = 150335
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.113 ; gain = 0.000 ; free physical = 147515 ; free virtual = 150406
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.797 ; gain = 0.000 ; free physical = 147429 ; free virtual = 150320
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2632.797 ; gain = 382.266 ; free physical = 147570 ; free virtual = 150461
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.613 ; gain = 84.816 ; free physical = 147558 ; free virtual = 150448

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15a2ac7f4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3024.586 ; gain = 306.973 ; free physical = 147155 ; free virtual = 150046

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15a2ac7f4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3174.555 ; gain = 0.004 ; free physical = 147033 ; free virtual = 149923
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15a2ac7f4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3174.555 ; gain = 0.004 ; free physical = 147033 ; free virtual = 149923
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b3fb3f8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3174.555 ; gain = 0.004 ; free physical = 147031 ; free virtual = 149922
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: b3fb3f8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3174.555 ; gain = 0.004 ; free physical = 147031 ; free virtual = 149922
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 161cfd878

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3174.555 ; gain = 0.004 ; free physical = 147039 ; free virtual = 149930
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              12  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2ab33841

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3174.555 ; gain = 0.004 ; free physical = 147046 ; free virtual = 149937

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2ab33841

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3174.555 ; gain = 0.000 ; free physical = 147047 ; free virtual = 149938

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2ab33841

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.555 ; gain = 0.000 ; free physical = 147047 ; free virtual = 149938

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.555 ; gain = 0.000 ; free physical = 147047 ; free virtual = 149938
Ending Netlist Obfuscation Task | Checksum: 2ab33841

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3174.555 ; gain = 0.000 ; free physical = 147047 ; free virtual = 149938
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3174.555 ; gain = 541.758 ; free physical = 147047 ; free virtual = 149938
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:09:03 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:09:06 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 1
In 0 is 3
Weight 1 is 5
In 1 is 6
Weight 2 is 7
In 2 is 7
Calling
Expected 3, got 3
Expected 30, got 30
Expected 49, got 49
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148407 ; free virtual = 151292
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148407 ; free virtual = 151292
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151276
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148398 ; free virtual = 151284
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148376 ; free virtual = 151263
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148367 ; free virtual = 151253
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.03 seconds; current allocated memory: 182.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 182.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 182.558 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148378 ; free virtual = 151266
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147740 ; free virtual = 150628
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:09:54 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.83 seconds; peak allocated memory: 182.558 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:10:04 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147950 ; free virtual = 150838
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15376
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147651 ; free virtual = 150539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147682 ; free virtual = 150570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147670 ; free virtual = 150558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147667 ; free virtual = 150555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2338.168 ; gain = 87.570 ; free physical = 147669 ; free virtual = 150558
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.023 ; gain = 238.426 ; free physical = 147440 ; free virtual = 150331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 64x6          | LUT            | 
|calculate_value_mbkb_rom | p_0_out    | 64x6          | LUT            | 
|calculate_value          | p_0_out    | 64x6          | LUT            | 
|calculate_value          | p_0_out    | 64x6          | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.023 ; gain = 238.426 ; free physical = 147439 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.023 ; gain = 238.426 ; free physical = 147438 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.023 ; gain = 238.426 ; free physical = 147438 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.023 ; gain = 238.426 ; free physical = 147438 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.023 ; gain = 238.426 ; free physical = 147438 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.023 ; gain = 238.426 ; free physical = 147438 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.023 ; gain = 238.426 ; free physical = 147438 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.023 ; gain = 238.426 ; free physical = 147438 ; free virtual = 150329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     9|
|4     |LUT4 |     5|
|5     |LUT6 |     9|
|6     |FDRE |    16|
|7     |IBUF |    21|
|8     |OBUF |    24|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    89|
|2     |  mul_table_V_U                |calculate_value_mbkb     |    32|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |    32|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.023 ; gain = 238.426 ; free physical = 147438 ; free virtual = 150329
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.023 ; gain = 238.426 ; free physical = 147439 ; free virtual = 150330
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.023 ; gain = 238.426 ; free physical = 147439 ; free virtual = 150330
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.086 ; gain = 0.000 ; free physical = 147512 ; free virtual = 150403
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.770 ; gain = 0.000 ; free physical = 147426 ; free virtual = 150317
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2633.770 ; gain = 383.234 ; free physical = 147567 ; free virtual = 150458
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2736.398 ; gain = 102.629 ; free physical = 147555 ; free virtual = 150446

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16a3b9e6b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3030.363 ; gain = 293.965 ; free physical = 147149 ; free virtual = 150040

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16a3b9e6b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3180.332 ; gain = 0.004 ; free physical = 147043 ; free virtual = 149934
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16a3b9e6b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3180.332 ; gain = 0.004 ; free physical = 147043 ; free virtual = 149934
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a4f32db9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3180.332 ; gain = 0.004 ; free physical = 147043 ; free virtual = 149934
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1a4f32db9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3180.332 ; gain = 0.004 ; free physical = 147043 ; free virtual = 149934
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 15f030ec0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3180.332 ; gain = 0.004 ; free physical = 147043 ; free virtual = 149934
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               6  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1773af0f8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3180.332 ; gain = 0.004 ; free physical = 147043 ; free virtual = 149934

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1773af0f8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3180.332 ; gain = 0.000 ; free physical = 147044 ; free virtual = 149935

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1773af0f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.332 ; gain = 0.000 ; free physical = 147044 ; free virtual = 149935

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.332 ; gain = 0.000 ; free physical = 147044 ; free virtual = 149935
Ending Netlist Obfuscation Task | Checksum: 1773af0f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3180.332 ; gain = 0.000 ; free physical = 147044 ; free virtual = 149935
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3180.332 ; gain = 546.562 ; free physical = 147044 ; free virtual = 149935
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:11:15 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 4
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:11:18 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 2
In 0 is 0
Weight 1 is 14
In 1 is 3
Weight 2 is 14
In 2 is 5
Calling
Expected 0, got 0
Expected 42, got 42
Expected 70, got 70
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148402 ; free virtual = 151287
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148402 ; free virtual = 151287
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148397 ; free virtual = 151283
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148387 ; free virtual = 151273
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148371 ; free virtual = 151257
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148365 ; free virtual = 151252
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.45 seconds; current allocated memory: 181.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 181.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 182.183 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 427.35 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148374 ; free virtual = 151261
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147744 ; free virtual = 150632
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:12:05 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.03 seconds; peak allocated memory: 182.183 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:12:15 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147955 ; free virtual = 150843
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17370
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147642 ; free virtual = 150530
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.414 ; gain = 43.820 ; free physical = 147689 ; free virtual = 150578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.250 ; gain = 58.656 ; free physical = 147678 ; free virtual = 150567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.258 ; gain = 66.664 ; free physical = 147686 ; free virtual = 150574
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.172 ; gain = 75.578 ; free physical = 147684 ; free virtual = 150573
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2488.965 ; gain = 238.371 ; free physical = 147438 ; free virtual = 150329
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2488.965 ; gain = 238.371 ; free physical = 147436 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2488.965 ; gain = 238.371 ; free physical = 147436 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.965 ; gain = 238.371 ; free physical = 147435 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.965 ; gain = 238.371 ; free physical = 147435 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.965 ; gain = 238.371 ; free physical = 147435 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.965 ; gain = 238.371 ; free physical = 147435 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.965 ; gain = 238.371 ; free physical = 147435 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.965 ; gain = 238.371 ; free physical = 147435 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT2   |     9|
|3     |LUT3   |     3|
|4     |LUT4   |    12|
|5     |LUT5   |     3|
|6     |LUT6   |    30|
|7     |IBUF   |    25|
|8     |OBUF   |    30|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   118|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.965 ; gain = 238.371 ; free physical = 147435 ; free virtual = 150326
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.965 ; gain = 238.371 ; free physical = 147437 ; free virtual = 150328
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.965 ; gain = 238.371 ; free physical = 147437 ; free virtual = 150328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.020 ; gain = 0.000 ; free physical = 147509 ; free virtual = 150400
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.703 ; gain = 0.000 ; free physical = 147424 ; free virtual = 150315
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2633.703 ; gain = 383.172 ; free physical = 147565 ; free virtual = 150456
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.332 ; gain = 102.629 ; free physical = 147554 ; free virtual = 150445

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1976a9475

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3003.297 ; gain = 266.965 ; free physical = 147157 ; free virtual = 150048

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1976a9475

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3153.266 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149933
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11b12739b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3153.266 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149933
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10b7a7927

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3153.266 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149933
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 10b7a7927

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3153.266 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149933
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 10b7a7927

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3153.266 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149933
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 9816c9f6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3153.266 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149933

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 9816c9f6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3153.266 ; gain = 0.000 ; free physical = 147042 ; free virtual = 149933

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 9816c9f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.266 ; gain = 0.000 ; free physical = 147042 ; free virtual = 149933

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.266 ; gain = 0.000 ; free physical = 147042 ; free virtual = 149933
Ending Netlist Obfuscation Task | Checksum: 9816c9f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.266 ; gain = 0.000 ; free physical = 147042 ; free virtual = 149933
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3153.266 ; gain = 519.562 ; free physical = 147042 ; free virtual = 149933
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:13:28 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:13:31 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 11
In 0 is 5
Weight 1 is 11
In 1 is 3
Weight 2 is 1
In 2 is 15
Calling
Expected 55, got 55
Expected 33, got 33
Expected 15, got 15
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148400 ; free virtual = 151286
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148400 ; free virtual = 151286
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151278
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148385 ; free virtual = 151271
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148363 ; free virtual = 151250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148369 ; free virtual = 151256
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.38 seconds; current allocated memory: 181.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 182.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_4ns_4ns_8_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 182.260 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 230.20 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148373 ; free virtual = 151261
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147736 ; free virtual = 150625
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:14:18 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.58 seconds; peak allocated memory: 182.260 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:14:28 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147965 ; free virtual = 150854
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19449
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147651 ; free virtual = 150539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147680 ; free virtual = 150569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147685 ; free virtual = 150574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147685 ; free virtual = 150574
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2329.176 ; gain = 78.578 ; free physical = 147677 ; free virtual = 150566
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	                5x5  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.914 ; gain = 232.316 ; free physical = 147442 ; free virtual = 150333
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.914 ; gain = 232.316 ; free physical = 147440 ; free virtual = 150331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.914 ; gain = 240.316 ; free physical = 147439 ; free virtual = 150331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147439 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147439 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147439 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147439 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147439 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147439 ; free virtual = 150330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT1   |     3|
|3     |LUT2   |    15|
|4     |LUT3   |     9|
|5     |LUT4   |    18|
|6     |LUT5   |     3|
|7     |LUT6   |    15|
|8     |IBUF   |    25|
|9     |OBUF   |    30|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |   130|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |    25|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_3 |    25|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |    25|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_2 |    25|
|6     |  calculate_value_mbkb_U3            |calculate_value_mbkb_1           |    25|
|7     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |    25|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147439 ; free virtual = 150330
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.918 ; gain = 240.320 ; free physical = 147441 ; free virtual = 150332
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.922 ; gain = 240.320 ; free physical = 147441 ; free virtual = 150332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.016 ; gain = 0.000 ; free physical = 147509 ; free virtual = 150400
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2577.672 ; gain = 0.000 ; free physical = 147426 ; free virtual = 150317
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2577.672 ; gain = 327.137 ; free physical = 147567 ; free virtual = 150459
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2647.645 ; gain = 69.973 ; free physical = 147556 ; free virtual = 150447

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9e629720

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2970.625 ; gain = 322.980 ; free physical = 147153 ; free virtual = 150044

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9e629720

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3120.594 ; gain = 0.004 ; free physical = 147040 ; free virtual = 149931
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8a337358

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3120.594 ; gain = 0.004 ; free physical = 147040 ; free virtual = 149931
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14044f8f7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3120.594 ; gain = 0.004 ; free physical = 147040 ; free virtual = 149931
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 14044f8f7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3120.594 ; gain = 0.004 ; free physical = 147040 ; free virtual = 149931
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 14044f8f7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3120.594 ; gain = 0.004 ; free physical = 147040 ; free virtual = 149931
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2c1ba2eb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3120.594 ; gain = 0.004 ; free physical = 147040 ; free virtual = 149931

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2c1ba2eb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3120.594 ; gain = 0.000 ; free physical = 147040 ; free virtual = 149931

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2c1ba2eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3120.594 ; gain = 0.000 ; free physical = 147040 ; free virtual = 149931

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3120.594 ; gain = 0.000 ; free physical = 147040 ; free virtual = 149931
Ending Netlist Obfuscation Task | Checksum: 2c1ba2eb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3120.594 ; gain = 0.000 ; free physical = 147040 ; free virtual = 149931
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3120.594 ; gain = 542.922 ; free physical = 147040 ; free virtual = 149931
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:15:40 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:15:44 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 4
In 0 is 0
Weight 1 is 11
In 1 is 9
Weight 2 is 9
In 2 is 5
Calling
Expected 0, got 0
Expected 99, got 99
Expected 45, got 45
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148403 ; free virtual = 151289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148403 ; free virtual = 151289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148400 ; free virtual = 151287
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148397 ; free virtual = 151284
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:14:1) to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16:20) in function 'bram_single_port_mul'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148378 ; free virtual = 151265
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148376 ; free virtual = 151264
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_BRAM has insufficient ports to support accesses to array 'mul_table_V_2' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_2_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) on array 'mul_table_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.73 seconds; current allocated memory: 182.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 183.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_2' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_urem_8ns_3ns_2_12_1' to 'calculate_value_ueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_ueOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 184.005 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 128.63 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_ueOg_div'
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mdEe_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148365 ; free virtual = 151255
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147731 ; free virtual = 150621
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:16:33 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 59.66 seconds; peak allocated memory: 184.005 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:16:43 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147962 ; free virtual = 150852
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21535
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147646 ; free virtual = 150536
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 85 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 85 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 86 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 86 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 85 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 85 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mdEe_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe_rom' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe' (6#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div_u' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div_u' (7#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div' (8#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg' (9#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:641]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:651]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:655]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (10#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2305.418 ; gain = 54.820 ; free physical = 147679 ; free virtual = 150569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2320.254 ; gain = 69.656 ; free physical = 147675 ; free virtual = 150565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2328.262 ; gain = 77.664 ; free physical = 147675 ; free virtual = 150565
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.176 ; gain = 88.578 ; free physical = 147644 ; free virtual = 150534
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 24    
+---Registers : 
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 21    
	                3 Bit    Registers := 28    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 5     
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 23    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2493.992 ; gain = 243.395 ; free physical = 147413 ; free virtual = 150307
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2493.992 ; gain = 243.395 ; free physical = 147427 ; free virtual = 150320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2501.984 ; gain = 251.387 ; free physical = 147425 ; free virtual = 150318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.988 ; gain = 251.391 ; free physical = 147425 ; free virtual = 150318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.988 ; gain = 251.391 ; free physical = 147425 ; free virtual = 150318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.988 ; gain = 251.391 ; free physical = 147425 ; free virtual = 150318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.988 ; gain = 251.391 ; free physical = 147425 ; free virtual = 150318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.988 ; gain = 251.391 ; free physical = 147425 ; free virtual = 150318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.988 ; gain = 251.391 ; free physical = 147425 ; free virtual = 150318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][7] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][7] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][7] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][7] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][7] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][7] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][7] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][7] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][7] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][7] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][7] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][7] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][7] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][7] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][7] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][7] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][7] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][7] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | ret_V_1_reg_446_pp0_iter2_reg_reg[7]                                                                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|calculate_value | ret_V_2_reg_452_pp0_iter2_reg_reg[7]                                                                           | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|calculate_value | ret_V_reg_440_pp0_iter3_reg_reg[7]                                                                             | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    30|
|3     |LUT1     |     9|
|4     |LUT2     |    71|
|5     |LUT3     |    45|
|6     |LUT4     |    38|
|7     |LUT5     |    48|
|8     |LUT6     |    50|
|9     |RAMB18E1 |     3|
|10    |SRL16E   |    48|
|11    |FDRE     |   174|
|12    |FDSE     |     1|
|13    |IBUF     |    27|
|14    |OBUF     |    30|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   575|
|2     |  calculate_value_ueOg_U1          |calculate_value_ueOg         |    79|
|3     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_4   |    79|
|4     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_5 |    77|
|5     |  calculate_value_ueOg_U2          |calculate_value_ueOg_0       |    87|
|6     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_2   |    87|
|7     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_3 |    77|
|8     |  calculate_value_ueOg_U3          |calculate_value_ueOg_1       |    87|
|9     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div     |    87|
|10    |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u   |    77|
|11    |  mul_table_V_0_U                  |calculate_value_mcud         |     1|
|12    |    calculate_value_mcud_rom_U     |calculate_value_mcud_rom     |     1|
|13    |  mul_table_V_1_U                  |calculate_value_mdEe         |   129|
|14    |    calculate_value_mdEe_rom_U     |calculate_value_mdEe_rom     |   129|
|15    |  mul_table_V_2_U                  |calculate_value_mbkb         |     1|
|16    |    calculate_value_mbkb_rom_U     |calculate_value_mbkb_rom     |     1|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.988 ; gain = 251.391 ; free physical = 147425 ; free virtual = 150318
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.988 ; gain = 251.391 ; free physical = 147427 ; free virtual = 150320
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.992 ; gain = 251.391 ; free physical = 147427 ; free virtual = 150320
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.086 ; gain = 0.000 ; free physical = 147500 ; free virtual = 150393
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.832 ; gain = 0.000 ; free physical = 147414 ; free virtual = 150308
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2638.832 ; gain = 388.297 ; free physical = 147556 ; free virtual = 150449
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2708.805 ; gain = 69.973 ; free physical = 147544 ; free virtual = 150437

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d613f597

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3023.785 ; gain = 314.980 ; free physical = 147149 ; free virtual = 150042

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d613f597

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3173.754 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149926
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 965e7ba5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3173.754 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149926
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 171d8a4e2

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3173.754 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149926
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 171d8a4e2

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3173.754 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149926
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 171d8a4e2

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3173.754 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149926
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ec9401b1

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3173.754 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149926

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: ec9401b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3450.711 ; gain = 0.000 ; free physical = 147025 ; free virtual = 149918
Ending Power Optimization Task | Checksum: ec9401b1

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3450.711 ; gain = 276.957 ; free physical = 147030 ; free virtual = 149923

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ec9401b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3450.711 ; gain = 0.000 ; free physical = 147030 ; free virtual = 149923

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3450.711 ; gain = 0.000 ; free physical = 147030 ; free virtual = 149923
Ending Netlist Obfuscation Task | Checksum: ec9401b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3450.711 ; gain = 0.000 ; free physical = 147030 ; free virtual = 149923
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3450.711 ; gain = 811.879 ; free physical = 147030 ; free virtual = 149923
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:17:57 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:18:01 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 9
In 0 is 5
Weight 1 is 9
In 1 is 12
Weight 2 is 3
In 2 is 0
Calling
Expected 45, got 45
Expected 108, got 108
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148398 ; free virtual = 151284
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148398 ; free virtual = 151284
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148395 ; free virtual = 151281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148392 ; free virtual = 151279
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:20:1) to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:22:20) in function 'bram_dual_port_mul'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148360 ; free virtual = 151248
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148364 ; free virtual = 151252
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'mul_table_V_2' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.69 seconds; current allocated memory: 182.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 183.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_2' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_urem_8ns_3ns_2_12_1' to 'calculate_value_ueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_ueOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 184.003 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 128.63 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_ueOg_div'
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mdEe_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148360 ; free virtual = 151250
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147725 ; free virtual = 150615
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:18:51 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 60.22 seconds; peak allocated memory: 184.003 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:19:01 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147962 ; free virtual = 150851
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23690
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147645 ; free virtual = 150535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 85 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 85 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 86 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 86 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:52]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 85 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 85 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mdEe_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe_rom' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe' (6#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div_u' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div_u' (7#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div' (8#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg' (9#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:702]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (10#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2306.414 ; gain = 55.820 ; free physical = 147679 ; free virtual = 150569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2321.250 ; gain = 70.656 ; free physical = 147673 ; free virtual = 150564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2329.258 ; gain = 78.664 ; free physical = 147673 ; free virtual = 150564
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2338.172 ; gain = 87.578 ; free physical = 147640 ; free virtual = 150531
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 24    
+---Registers : 
	                8 Bit    Registers := 45    
	                7 Bit    Registers := 21    
	                3 Bit    Registers := 27    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 7     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 22    
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2493.988 ; gain = 243.395 ; free physical = 147430 ; free virtual = 150323
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2493.988 ; gain = 243.395 ; free physical = 147428 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2501.980 ; gain = 251.387 ; free physical = 147426 ; free virtual = 150319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.984 ; gain = 251.391 ; free physical = 147427 ; free virtual = 150320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.984 ; gain = 251.391 ; free physical = 147427 ; free virtual = 150320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.984 ; gain = 251.391 ; free physical = 147427 ; free virtual = 150320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.984 ; gain = 251.391 ; free physical = 147427 ; free virtual = 150320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.984 ; gain = 251.391 ; free physical = 147427 ; free virtual = 150320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.984 ; gain = 251.391 ; free physical = 147427 ; free virtual = 150320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][7] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][7] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][7] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][7] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][7] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][7] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][7] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][7] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][7] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][7] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][7] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][7] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][7] | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][7] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][7] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][7] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][7] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][7] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][7] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | ret_V_reg_441_pp0_iter4_reg_reg[7]                                                                             | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|calculate_value | ret_V_2_reg_453_pp0_iter4_reg_reg[7]                                                                           | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|calculate_value | ret_V_1_reg_447_pp0_iter4_reg_reg[7]                                                                           | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+----------------+----------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    30|
|3     |LUT1     |     9|
|4     |LUT2     |    69|
|5     |LUT3     |    51|
|6     |LUT4     |    44|
|7     |LUT5     |    47|
|8     |LUT6     |    36|
|9     |RAMB18E1 |     3|
|10    |SRL16E   |    48|
|11    |FDRE     |   150|
|12    |IBUF     |    27|
|13    |OBUF     |    30|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   545|
|2     |  calculate_value_ueOg_U1          |calculate_value_ueOg         |    87|
|3     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_4   |    87|
|4     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_5 |    77|
|5     |  calculate_value_ueOg_U2          |calculate_value_ueOg_0       |    87|
|6     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_2   |    87|
|7     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_3 |    77|
|8     |  calculate_value_ueOg_U3          |calculate_value_ueOg_1       |    87|
|9     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div     |    87|
|10    |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u   |    77|
|11    |  mul_table_V_0_U                  |calculate_value_mcud         |     1|
|12    |    calculate_value_mcud_rom_U     |calculate_value_mcud_rom     |     1|
|13    |  mul_table_V_1_U                  |calculate_value_mdEe         |    38|
|14    |    calculate_value_mdEe_rom_U     |calculate_value_mdEe_rom     |    38|
|15    |  mul_table_V_2_U                  |calculate_value_mbkb         |     1|
|16    |    calculate_value_mbkb_rom_U     |calculate_value_mbkb_rom     |     1|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.984 ; gain = 251.391 ; free physical = 147427 ; free virtual = 150320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.984 ; gain = 251.391 ; free physical = 147428 ; free virtual = 150321
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2501.988 ; gain = 251.391 ; free physical = 147428 ; free virtual = 150321
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2509.082 ; gain = 0.000 ; free physical = 147499 ; free virtual = 150392
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.828 ; gain = 0.000 ; free physical = 147417 ; free virtual = 150310
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2638.828 ; gain = 388.297 ; free physical = 147558 ; free virtual = 150451
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2726.613 ; gain = 87.785 ; free physical = 147547 ; free virtual = 150440

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15c39679b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3023.586 ; gain = 296.973 ; free physical = 147159 ; free virtual = 150052

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15c39679b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3173.555 ; gain = 0.004 ; free physical = 147035 ; free virtual = 149929
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 103686fb2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3173.555 ; gain = 0.004 ; free physical = 147035 ; free virtual = 149929
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 192cdd897

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3173.555 ; gain = 0.004 ; free physical = 147035 ; free virtual = 149929
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 192cdd897

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3173.555 ; gain = 0.004 ; free physical = 147035 ; free virtual = 149929
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 192cdd897

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3173.555 ; gain = 0.004 ; free physical = 147035 ; free virtual = 149929
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13e6b6668

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3173.555 ; gain = 0.004 ; free physical = 147035 ; free virtual = 149929

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1250ad844

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3450.465 ; gain = 0.000 ; free physical = 147032 ; free virtual = 149925
Ending Power Optimization Task | Checksum: 1250ad844

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3450.465 ; gain = 276.910 ; free physical = 147036 ; free virtual = 149929

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 539f6ff3

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3450.465 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149922
Ending Final Cleanup Task | Checksum: 539f6ff3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3450.465 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149922

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3450.465 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149922
Ending Netlist Obfuscation Task | Checksum: 539f6ff3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3450.465 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149922
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 3450.465 ; gain = 811.637 ; free physical = 147029 ; free virtual = 149922
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:20:18 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:20:22 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 11
In 0 is 5
Weight 1 is 9
In 1 is 1
Weight 2 is 5
In 2 is 10
Calling
Expected 55, got 55
Expected 9, got 9
Expected 50, got 50
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148402 ; free virtual = 151288
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148402 ; free virtual = 151288
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148399 ; free virtual = 151285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148396 ; free virtual = 151283
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148374 ; free virtual = 151261
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148364 ; free virtual = 151252
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:28->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) on array 'mul_table_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.29 seconds; current allocated memory: 182.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 182.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 182.677 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148367 ; free virtual = 151256
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147732 ; free virtual = 150621
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:21:10 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 58.4 seconds; peak allocated memory: 182.677 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:21:20 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147963 ; free virtual = 150852
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25805
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147649 ; free virtual = 150538
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2296.418 ; gain = 45.820 ; free physical = 147671 ; free virtual = 150561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.254 ; gain = 61.656 ; free physical = 147669 ; free virtual = 150558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.262 ; gain = 69.664 ; free physical = 147668 ; free virtual = 150557
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2340.168 ; gain = 89.570 ; free physical = 147673 ; free virtual = 150563
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2506.047 ; gain = 255.449 ; free physical = 147435 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 256x8         | LUT            | 
|calculate_value          | p_0_out    | 256x8         | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2506.047 ; gain = 255.449 ; free physical = 147434 ; free virtual = 150326
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2506.047 ; gain = 255.449 ; free physical = 147433 ; free virtual = 150325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2506.047 ; gain = 255.449 ; free physical = 147433 ; free virtual = 150325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2506.047 ; gain = 255.449 ; free physical = 147433 ; free virtual = 150325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2506.047 ; gain = 255.449 ; free physical = 147433 ; free virtual = 150325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2506.047 ; gain = 255.449 ; free physical = 147433 ; free virtual = 150325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2506.047 ; gain = 255.449 ; free physical = 147433 ; free virtual = 150325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2506.047 ; gain = 255.449 ; free physical = 147433 ; free virtual = 150325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     4|
|4     |LUT4  |     4|
|5     |LUT5  |    10|
|6     |LUT6  |    20|
|7     |MUXF7 |     6|
|8     |MUXF8 |     3|
|9     |FDRE  |    12|
|10    |FDSE  |     1|
|11    |IBUF  |    27|
|12    |OBUF  |    30|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |   119|
|2     |  mul_table_V_U                |calculate_value_mbkb     |    48|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |    48|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2506.047 ; gain = 255.449 ; free physical = 147433 ; free virtual = 150325
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2506.047 ; gain = 255.449 ; free physical = 147434 ; free virtual = 150326
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2506.047 ; gain = 255.449 ; free physical = 147434 ; free virtual = 150326
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.230 ; gain = 0.000 ; free physical = 147500 ; free virtual = 150392
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.941 ; gain = 0.000 ; free physical = 147420 ; free virtual = 150312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2635.941 ; gain = 385.406 ; free physical = 147559 ; free virtual = 150451
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2714.820 ; gain = 78.879 ; free physical = 147551 ; free virtual = 150443

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7c3b9ff6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3032.793 ; gain = 317.973 ; free physical = 147150 ; free virtual = 150042

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7c3b9ff6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3181.762 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7c3b9ff6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3181.762 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9121324e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3181.762 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 9121324e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3181.762 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: bcfd6e77

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3181.762 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11ee70f5d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3181.762 ; gain = 0.004 ; free physical = 147042 ; free virtual = 149934

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11ee70f5d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3181.762 ; gain = 0.000 ; free physical = 147042 ; free virtual = 149934

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11ee70f5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.762 ; gain = 0.000 ; free physical = 147042 ; free virtual = 149934

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.762 ; gain = 0.000 ; free physical = 147042 ; free virtual = 149934
Ending Netlist Obfuscation Task | Checksum: 11ee70f5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.762 ; gain = 0.000 ; free physical = 147042 ; free virtual = 149934
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3181.762 ; gain = 545.820 ; free physical = 147042 ; free virtual = 149934
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:22:32 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:22:36 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 6
In 0 is 13
Weight 1 is 4
In 1 is 4
Weight 2 is 11
In 2 is 15
Calling
Expected 78, got 78
Expected 16, got 16
Expected 165, got 165
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151276
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148397 ; free virtual = 151283
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148395 ; free virtual = 151282
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148392 ; free virtual = 151279
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148372 ; free virtual = 151260
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148370 ; free virtual = 151258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.39 seconds; current allocated memory: 182.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 182.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 182.653 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148350 ; free virtual = 151239
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147729 ; free virtual = 150618
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:23:23 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 58.05 seconds; peak allocated memory: 182.653 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:23:33 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147963 ; free virtual = 150852
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27992
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147639 ; free virtual = 150528
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2296.414 ; gain = 45.820 ; free physical = 147685 ; free virtual = 150575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.250 ; gain = 61.656 ; free physical = 147679 ; free virtual = 150569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2320.258 ; gain = 69.664 ; free physical = 147679 ; free virtual = 150569
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2340.164 ; gain = 89.570 ; free physical = 147672 ; free virtual = 150562
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2507.074 ; gain = 256.480 ; free physical = 147430 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 256x8         | LUT            | 
|calculate_value_mbkb_rom | p_0_out    | 256x8         | LUT            | 
|calculate_value          | p_0_out    | 256x8         | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2507.074 ; gain = 256.480 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2507.074 ; gain = 256.480 ; free physical = 147428 ; free virtual = 150320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.074 ; gain = 256.480 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.074 ; gain = 256.480 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.074 ; gain = 256.480 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.074 ; gain = 256.480 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.074 ; gain = 256.480 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.074 ; gain = 256.480 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     3|
|3     |LUT3  |    11|
|4     |LUT4  |     5|
|5     |LUT5  |     3|
|6     |LUT6  |    39|
|7     |MUXF7 |    12|
|8     |MUXF8 |     6|
|9     |FDRE  |    20|
|10    |IBUF  |    27|
|11    |OBUF  |    30|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |   157|
|2     |  mul_table_V_U                |calculate_value_mbkb     |    88|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |    88|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.074 ; gain = 256.480 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.074 ; gain = 256.480 ; free physical = 147430 ; free virtual = 150322
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.074 ; gain = 256.480 ; free physical = 147430 ; free virtual = 150322
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2511.258 ; gain = 0.000 ; free physical = 147502 ; free virtual = 150394
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.969 ; gain = 0.000 ; free physical = 147420 ; free virtual = 150312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2635.969 ; gain = 385.438 ; free physical = 147562 ; free virtual = 150454
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2735.629 ; gain = 99.660 ; free physical = 147550 ; free virtual = 150442

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d89ad616

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3031.594 ; gain = 295.965 ; free physical = 147140 ; free virtual = 150032

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d89ad616

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3182.531 ; gain = 0.004 ; free physical = 147041 ; free virtual = 149933
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d89ad616

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3182.531 ; gain = 0.004 ; free physical = 147041 ; free virtual = 149933
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7f2abff6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3182.531 ; gain = 0.004 ; free physical = 147041 ; free virtual = 149933
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 7f2abff6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3182.531 ; gain = 0.004 ; free physical = 147041 ; free virtual = 149933
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: f0e30e8b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3182.531 ; gain = 0.004 ; free physical = 147041 ; free virtual = 149933
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1236e9591

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3182.531 ; gain = 0.004 ; free physical = 147041 ; free virtual = 149933

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1236e9591

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3182.531 ; gain = 0.000 ; free physical = 147041 ; free virtual = 149933

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1236e9591

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.531 ; gain = 0.000 ; free physical = 147041 ; free virtual = 149933

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.531 ; gain = 0.000 ; free physical = 147041 ; free virtual = 149933
Ending Netlist Obfuscation Task | Checksum: 1236e9591

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3182.531 ; gain = 0.000 ; free physical = 147041 ; free virtual = 149933
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3182.531 ; gain = 546.562 ; free physical = 147041 ; free virtual = 149933
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:24:46 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 6
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:24:49 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 62
In 0 is 25
Weight 1 is 58
In 1 is 12
Weight 2 is 15
In 2 is 21
Calling
Expected 1550, got 1550
Expected 696, got 696
Expected 315, got 315
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148400 ; free virtual = 151286
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148400 ; free virtual = 151286
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148392 ; free virtual = 151279
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148384 ; free virtual = 151272
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148368 ; free virtual = 151256
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148358 ; free virtual = 151245
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.59 seconds; current allocated memory: 181.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 182.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 182.233 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 264.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148372 ; free virtual = 151260
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147737 ; free virtual = 150626
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:25:36 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.45 seconds; peak allocated memory: 182.233 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:25:46 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147961 ; free virtual = 150850
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30026
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147644 ; free virtual = 150532
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.414 ; gain = 43.820 ; free physical = 147682 ; free virtual = 150571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.250 ; gain = 58.656 ; free physical = 147671 ; free virtual = 150560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.258 ; gain = 66.664 ; free physical = 147671 ; free virtual = 150560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.172 ; gain = 75.578 ; free physical = 147670 ; free virtual = 150559
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147432 ; free virtual = 150323
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147430 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    18|
|2     |LUT2   |    30|
|3     |LUT3   |     6|
|4     |LUT4   |    27|
|5     |LUT5   |    27|
|6     |LUT6   |    48|
|7     |IBUF   |    37|
|8     |OBUF   |    42|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   235|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147430 ; free virtual = 150322
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.027 ; gain = 238.434 ; free physical = 147430 ; free virtual = 150322
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2503.051 ; gain = 0.000 ; free physical = 147505 ; free virtual = 150397
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2635.734 ; gain = 0.000 ; free physical = 147421 ; free virtual = 150313
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2635.734 ; gain = 385.203 ; free physical = 147563 ; free virtual = 150455
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.582 ; gain = 81.848 ; free physical = 147551 ; free virtual = 150442

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dfa3af74

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3033.555 ; gain = 315.973 ; free physical = 147138 ; free virtual = 150030

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dfa3af74

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3183.523 ; gain = 0.004 ; free physical = 147036 ; free virtual = 149928
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12e584515

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3183.523 ; gain = 0.004 ; free physical = 147036 ; free virtual = 149928
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1211c0b62

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3183.523 ; gain = 0.004 ; free physical = 147036 ; free virtual = 149928
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1211c0b62

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3183.523 ; gain = 0.004 ; free physical = 147036 ; free virtual = 149928
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1211c0b62

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3183.523 ; gain = 0.004 ; free physical = 147036 ; free virtual = 149928
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 181edb8a7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3183.523 ; gain = 0.004 ; free physical = 147036 ; free virtual = 149928

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 181edb8a7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3183.523 ; gain = 0.000 ; free physical = 147036 ; free virtual = 149928

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 181edb8a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.523 ; gain = 0.000 ; free physical = 147036 ; free virtual = 149928

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.523 ; gain = 0.000 ; free physical = 147036 ; free virtual = 149928
Ending Netlist Obfuscation Task | Checksum: 181edb8a7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.523 ; gain = 0.000 ; free physical = 147036 ; free virtual = 149928
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3183.523 ; gain = 547.789 ; free physical = 147036 ; free virtual = 149928
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:26:59 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:27:02 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 34
In 0 is 55
Weight 1 is 30
In 1 is 51
Weight 2 is 42
In 2 is 60
Calling
Expected 1870, got 1870
Expected 1530, got 1530
Expected 2520, got 2520
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148398 ; free virtual = 151284
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148398 ; free virtual = 151284
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151268
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148392 ; free virtual = 151279
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148373 ; free virtual = 151260
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148370 ; free virtual = 151258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.44 seconds; current allocated memory: 181.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 182.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_6ns_6ns_12_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 182.230 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 185.70 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148369 ; free virtual = 151258
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147737 ; free virtual = 150626
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:27:49 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.36 seconds; peak allocated memory: 182.230 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:27:59 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147962 ; free virtual = 150851
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32091
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147646 ; free virtual = 150535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147690 ; free virtual = 150579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147684 ; free virtual = 150573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147684 ; free virtual = 150573
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.172 ; gain = 76.578 ; free physical = 147672 ; free virtual = 150562
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	                7x7  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.879 ; gain = 233.285 ; free physical = 147429 ; free virtual = 150321
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.879 ; gain = 233.285 ; free physical = 147435 ; free virtual = 150327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.879 ; gain = 241.285 ; free physical = 147433 ; free virtual = 150325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.883 ; gain = 241.289 ; free physical = 147432 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.883 ; gain = 241.289 ; free physical = 147432 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.883 ; gain = 241.289 ; free physical = 147431 ; free virtual = 150323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.883 ; gain = 241.289 ; free physical = 147431 ; free virtual = 150323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.883 ; gain = 241.289 ; free physical = 147430 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.883 ; gain = 241.289 ; free physical = 147430 ; free virtual = 150322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    27|
|2     |LUT2   |    60|
|3     |LUT3   |     6|
|4     |LUT4   |    30|
|5     |LUT6   |    54|
|6     |IBUF   |    37|
|7     |OBUF   |    42|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |   256|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |    59|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_3 |    59|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |    59|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_2 |    59|
|6     |  calculate_value_mbkb_U3            |calculate_value_mbkb_1           |    59|
|7     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |    59|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.883 ; gain = 241.289 ; free physical = 147430 ; free virtual = 150322
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.883 ; gain = 241.289 ; free physical = 147431 ; free virtual = 150323
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.887 ; gain = 241.289 ; free physical = 147431 ; free virtual = 150323
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2501.949 ; gain = 0.000 ; free physical = 147507 ; free virtual = 150399
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.664 ; gain = 0.000 ; free physical = 147410 ; free virtual = 150302
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2634.664 ; gain = 384.133 ; free physical = 147561 ; free virtual = 150453
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.293 ; gain = 102.629 ; free physical = 147543 ; free virtual = 150435

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a25b8c9f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3020.258 ; gain = 282.965 ; free physical = 147157 ; free virtual = 150049

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a25b8c9f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3171.227 ; gain = 0.004 ; free physical = 147039 ; free virtual = 149931
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13cec76b4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3171.227 ; gain = 0.004 ; free physical = 147039 ; free virtual = 149931
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 134868061

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3171.227 ; gain = 0.004 ; free physical = 147039 ; free virtual = 149931
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 134868061

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3171.227 ; gain = 0.004 ; free physical = 147039 ; free virtual = 149931
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 134868061

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3171.227 ; gain = 0.004 ; free physical = 147039 ; free virtual = 149931
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2d4240bb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3171.227 ; gain = 0.004 ; free physical = 147039 ; free virtual = 149931

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2d4240bb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3171.227 ; gain = 0.000 ; free physical = 147039 ; free virtual = 149931

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2d4240bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.227 ; gain = 0.000 ; free physical = 147039 ; free virtual = 149931

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.227 ; gain = 0.000 ; free physical = 147039 ; free virtual = 149931
Ending Netlist Obfuscation Task | Checksum: 2d4240bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3171.227 ; gain = 0.000 ; free physical = 147039 ; free virtual = 149931
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3171.227 ; gain = 536.562 ; free physical = 147039 ; free virtual = 149931
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:29:12 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:29:15 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 63
In 0 is 16
Weight 1 is 44
In 1 is 50
Weight 2 is 57
In 2 is 62
Calling
Expected 1008, got 1008
Expected 2200, got 2200
Expected 3534, got 3534
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148394 ; free virtual = 151282
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151279
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:14:1) to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16:20) in function 'bram_single_port_mul'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148370 ; free virtual = 151259
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148369 ; free virtual = 151258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_BRAM has insufficient ports to support accesses to array 'mul_table_V_2' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_2_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) on array 'mul_table_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.1 seconds; current allocated memory: 185.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 185.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_2' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_urem_12ns_3ns_2_16_1' to 'calculate_value_ueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_14ns_12ns_26_1_1' to 'calculate_value_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mfYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calculate_value_ueOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 186.392 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_ueOg_div'
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mdEe_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148355 ; free virtual = 151247
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147722 ; free virtual = 150614
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:30:08 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 63.27 seconds; peak allocated memory: 186.392 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:30:18 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147956 ; free virtual = 150848
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1825
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147642 ; free virtual = 150534
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1365 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1365 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1366 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1366 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:39]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1365 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1365 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mdEe_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe_rom' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe' (6#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div_u' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
	Parameter cal_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div_u' (7#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div' (8#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg' (9#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mfYi' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mfYi_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mfYi_DSP48_0' (10#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mfYi' (11#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:705]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:707]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:717]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:719]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:721]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (12#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2299.418 ; gain = 48.820 ; free physical = 147677 ; free virtual = 150569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2314.254 ; gain = 63.656 ; free physical = 147676 ; free virtual = 150568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2322.262 ; gain = 71.664 ; free physical = 147676 ; free virtual = 150568
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2331.176 ; gain = 80.578 ; free physical = 147623 ; free virtual = 150516
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   13 Bit       Adders := 36    
+---Registers : 
	               12 Bit    Registers := 61    
	               11 Bit    Registers := 36    
	                3 Bit    Registers := 40    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 6     
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 35    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP udiv_ln16_1_reg_455_reg, operation Mode is: ((A:0x1556)*B'')'.
DSP Report: register ret_V_1_reg_443_pp0_iter2_reg_reg is absorbed into DSP udiv_ln16_1_reg_455_reg.
DSP Report: register ret_V_1_reg_443_pp0_iter3_reg_reg is absorbed into DSP udiv_ln16_1_reg_455_reg.
DSP Report: register udiv_ln16_1_reg_455_reg is absorbed into DSP udiv_ln16_1_reg_455_reg.
DSP Report: operator calculate_value_mfYi_U4/calculate_value_mfYi_DSP48_0_U/p is absorbed into DSP udiv_ln16_1_reg_455_reg.
DSP Report: Generating DSP udiv_ln16_2_reg_475_reg, operation Mode is: ((A:0x1556)*B'')'.
DSP Report: register ret_V_2_reg_449_pp0_iter2_reg_reg is absorbed into DSP udiv_ln16_2_reg_475_reg.
DSP Report: register ret_V_2_reg_449_pp0_iter3_reg_reg is absorbed into DSP udiv_ln16_2_reg_475_reg.
DSP Report: register udiv_ln16_2_reg_475_reg is absorbed into DSP udiv_ln16_2_reg_475_reg.
DSP Report: operator calculate_value_mfYi_U5/calculate_value_mfYi_DSP48_0_U/p is absorbed into DSP udiv_ln16_2_reg_475_reg.
DSP Report: Generating DSP udiv_ln_reg_485_reg, operation Mode is: ((A:0x1556)*B'')'.
DSP Report: register ret_V_reg_437_pp0_iter3_reg_reg is absorbed into DSP udiv_ln_reg_485_reg.
DSP Report: register ret_V_reg_437_pp0_iter4_reg_reg is absorbed into DSP udiv_ln_reg_485_reg.
DSP Report: register udiv_ln_reg_485_reg is absorbed into DSP udiv_ln_reg_485_reg.
DSP Report: operator calculate_value_mfYi_U6/calculate_value_mfYi_DSP48_0_U/p is absorbed into DSP udiv_ln_reg_485_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2494.898 ; gain = 244.301 ; free physical = 147422 ; free virtual = 150318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value | ((A:0x1556)*B'')' | 12     | 13     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|calculate_value | ((A:0x1556)*B'')' | 12     | 13     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|calculate_value | ((A:0x1556)*B'')' | 12     | 13     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
+----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2494.898 ; gain = 244.301 ; free physical = 147420 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2494.898 ; gain = 244.301 ; free physical = 147418 ; free virtual = 150315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2494.898 ; gain = 244.301 ; free physical = 147418 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2494.898 ; gain = 244.301 ; free physical = 147418 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2494.898 ; gain = 244.301 ; free physical = 147418 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2494.898 ; gain = 244.301 ; free physical = 147418 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2494.898 ; gain = 244.301 ; free physical = 147418 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2494.898 ; gain = 244.301 ; free physical = 147418 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][11]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][11]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][11]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][11]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][11]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][11]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][11]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][11]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][11]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | ret_V_reg_437_pp0_iter2_reg_reg[11]                                                                               | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
+----------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    78|
|3     |DSP48E1  |     3|
|4     |LUT1     |   165|
|5     |LUT2     |     2|
|6     |LUT3     |   204|
|7     |LUT4     |     1|
|8     |LUT5     |    38|
|9     |LUT6     |    13|
|10    |RAMB36E1 |     3|
|11    |SRL16E   |    48|
|12    |FDRE     |   349|
|13    |FDSE     |     1|
|14    |IBUF     |    39|
|15    |OBUF     |    42|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   987|
|2     |  calculate_value_ueOg_U1          |calculate_value_ueOg         |   241|
|3     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_4   |   241|
|4     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_5 |   239|
|5     |  calculate_value_ueOg_U2          |calculate_value_ueOg_0       |   253|
|6     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_2   |   253|
|7     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_3 |   239|
|8     |  calculate_value_ueOg_U3          |calculate_value_ueOg_1       |   253|
|9     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div     |   253|
|10    |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u   |   239|
|11    |  mul_table_V_0_U                  |calculate_value_mcud         |     1|
|12    |    calculate_value_mcud_rom_U     |calculate_value_mcud_rom     |     1|
|13    |  mul_table_V_1_U                  |calculate_value_mdEe         |    25|
|14    |    calculate_value_mdEe_rom_U     |calculate_value_mdEe_rom     |    25|
|15    |  mul_table_V_2_U                  |calculate_value_mbkb         |     1|
|16    |    calculate_value_mbkb_rom_U     |calculate_value_mbkb_rom     |     1|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2494.898 ; gain = 244.301 ; free physical = 147419 ; free virtual = 150315
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2494.898 ; gain = 244.301 ; free physical = 147420 ; free virtual = 150317
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2494.898 ; gain = 244.301 ; free physical = 147420 ; free virtual = 150317
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2505.953 ; gain = 0.000 ; free physical = 147493 ; free virtual = 150389
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2639.699 ; gain = 0.000 ; free physical = 147409 ; free virtual = 150306
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 2639.699 ; gain = 389.164 ; free physical = 147547 ; free virtual = 150444
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2718.578 ; gain = 78.879 ; free physical = 147538 ; free virtual = 150434

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a17e16c1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2968.551 ; gain = 249.973 ; free physical = 147158 ; free virtual = 150054

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a17e16c1

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3119.488 ; gain = 0.004 ; free physical = 147029 ; free virtual = 149925
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a17e16c1

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3119.488 ; gain = 0.004 ; free physical = 147029 ; free virtual = 149925
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16dd75c63

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3119.488 ; gain = 0.004 ; free physical = 147029 ; free virtual = 149925
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 16dd75c63

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3119.488 ; gain = 0.004 ; free physical = 147029 ; free virtual = 149925
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 16dd75c63

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3119.488 ; gain = 0.004 ; free physical = 147029 ; free virtual = 149925
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18fbdea64

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3119.488 ; gain = 0.004 ; free physical = 147029 ; free virtual = 149925

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 18fbdea64

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3422.469 ; gain = 0.000 ; free physical = 147026 ; free virtual = 149922
Ending Power Optimization Task | Checksum: 18fbdea64

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3422.469 ; gain = 302.980 ; free physical = 147029 ; free virtual = 149926

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18fbdea64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.469 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149926

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.469 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149926
Ending Netlist Obfuscation Task | Checksum: 18fbdea64

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3422.469 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149926
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3422.469 ; gain = 782.770 ; free physical = 147029 ; free virtual = 149926
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:31:33 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:31:37 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 52
In 0 is 59
Weight 1 is 10
In 1 is 16
Weight 2 is 62
In 2 is 18
Calling
Expected 3068, got 3068
Expected 160, got 160
Expected 1116, got 1116
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148395 ; free virtual = 151283
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148395 ; free virtual = 151283
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151278
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148387 ; free virtual = 151276
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:20:1) to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:22:20) in function 'bram_dual_port_mul'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148367 ; free virtual = 151256
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148366 ; free virtual = 151255
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'mul_table_V_2' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.38 seconds; current allocated memory: 185.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 185.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_2' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_urem_12ns_3ns_2_16_1' to 'calculate_value_ueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_14ns_12ns_26_1_1' to 'calculate_value_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mfYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calculate_value_ueOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 186.417 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_ueOg_div'
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mdEe_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148353 ; free virtual = 151245
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147718 ; free virtual = 150610
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:32:30 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 64.04 seconds; peak allocated memory: 186.417 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:32:41 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.969 ; gain = 2.023 ; free physical = 147946 ; free virtual = 150838
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4134
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.902 ; gain = 5.871 ; free physical = 147640 ; free virtual = 150532
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1365 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1365 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1366 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1366 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:52]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1365 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1365 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mdEe_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe_rom' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe' (6#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div_u' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
	Parameter cal_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div_u' (7#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div' (8#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg' (9#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mfYi' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mfYi_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mfYi_DSP48_0' (10#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mfYi' (11#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:798]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:800]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:802]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (12#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2302.852 ; gain = 51.820 ; free physical = 147667 ; free virtual = 150560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.688 ; gain = 66.656 ; free physical = 147673 ; free virtual = 150566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2325.695 ; gain = 74.664 ; free physical = 147673 ; free virtual = 150566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2334.609 ; gain = 83.578 ; free physical = 147593 ; free virtual = 150487
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   13 Bit       Adders := 36    
+---Registers : 
	               12 Bit    Registers := 71    
	               11 Bit    Registers := 36    
	                3 Bit    Registers := 39    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 9     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 34    
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP udiv_ln22_2_reg_451_reg, operation Mode is: ((A:0x1556)*B'')'.
DSP Report: register ret_V_2_reg_445_pp0_iter4_reg_reg is absorbed into DSP udiv_ln22_2_reg_451_reg.
DSP Report: register ret_V_2_reg_445_pp0_iter5_reg_reg is absorbed into DSP udiv_ln22_2_reg_451_reg.
DSP Report: register udiv_ln22_2_reg_451_reg is absorbed into DSP udiv_ln22_2_reg_451_reg.
DSP Report: operator calculate_value_mfYi_U4/calculate_value_mfYi_DSP48_0_U/p is absorbed into DSP udiv_ln22_2_reg_451_reg.
DSP Report: Generating DSP udiv_ln_reg_456_reg, operation Mode is: ((A:0x1556)*B'')'.
DSP Report: register ret_V_reg_433_pp0_iter5_reg_reg is absorbed into DSP udiv_ln_reg_456_reg.
DSP Report: register ret_V_reg_433_pp0_iter6_reg_reg is absorbed into DSP udiv_ln_reg_456_reg.
DSP Report: register udiv_ln_reg_456_reg is absorbed into DSP udiv_ln_reg_456_reg.
DSP Report: operator calculate_value_mfYi_U5/calculate_value_mfYi_DSP48_0_U/p is absorbed into DSP udiv_ln_reg_456_reg.
DSP Report: Generating DSP udiv_ln22_1_reg_461_reg, operation Mode is: ((A:0x1556)*B'')'.
DSP Report: register ret_V_1_reg_439_pp0_iter5_reg_reg is absorbed into DSP udiv_ln22_1_reg_461_reg.
DSP Report: register ret_V_1_reg_439_pp0_iter6_reg_reg is absorbed into DSP udiv_ln22_1_reg_461_reg.
DSP Report: register udiv_ln22_1_reg_461_reg is absorbed into DSP udiv_ln22_1_reg_461_reg.
DSP Report: operator calculate_value_mfYi_U6/calculate_value_mfYi_DSP48_0_U/p is absorbed into DSP udiv_ln22_1_reg_461_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2497.332 ; gain = 246.301 ; free physical = 147408 ; free virtual = 150305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value | ((A:0x1556)*B'')' | 12     | 13     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|calculate_value | ((A:0x1556)*B'')' | 12     | 13     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|calculate_value | ((A:0x1556)*B'')' | 12     | 13     | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
+----------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.332 ; gain = 246.301 ; free physical = 147411 ; free virtual = 150308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.332 ; gain = 246.301 ; free physical = 147416 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2497.332 ; gain = 246.301 ; free physical = 147416 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2497.332 ; gain = 246.301 ; free physical = 147416 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2497.332 ; gain = 246.301 ; free physical = 147416 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2497.332 ; gain = 246.301 ; free physical = 147416 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2497.332 ; gain = 246.301 ; free physical = 147416 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2497.332 ; gain = 246.301 ; free physical = 147416 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][11]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][11]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][11]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][11]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][11]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][11]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][11]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][11]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][11]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[9].dividend_tmp_reg[10][11]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | ret_V_2_reg_445_pp0_iter3_reg_reg[11]                                                                             | 4      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|calculate_value | ret_V_reg_433_pp0_iter4_reg_reg[11]                                                                               | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|calculate_value | ret_V_1_reg_439_pp0_iter4_reg_reg[11]                                                                             | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
+----------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    78|
|3     |DSP48E1  |     3|
|4     |LUT1     |   165|
|5     |LUT2     |     3|
|6     |LUT3     |   214|
|7     |LUT4     |     2|
|8     |LUT5     |    38|
|9     |LUT6     |     3|
|10    |RAMB36E1 |     3|
|11    |SRL16E   |    72|
|12    |FDRE     |   330|
|13    |IBUF     |    39|
|14    |OBUF     |    42|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |   993|
|2     |  calculate_value_ueOg_U1          |calculate_value_ueOg         |   241|
|3     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_4   |   241|
|4     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_5 |   239|
|5     |  calculate_value_ueOg_U2          |calculate_value_ueOg_0       |   241|
|6     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_2   |   241|
|7     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_3 |   239|
|8     |  calculate_value_ueOg_U3          |calculate_value_ueOg_1       |   253|
|9     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div     |   253|
|10    |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u   |   239|
|11    |  mul_table_V_0_U                  |calculate_value_mcud         |     1|
|12    |    calculate_value_mcud_rom_U     |calculate_value_mcud_rom     |     1|
|13    |  mul_table_V_1_U                  |calculate_value_mdEe         |    38|
|14    |    calculate_value_mdEe_rom_U     |calculate_value_mdEe_rom     |    38|
|15    |  mul_table_V_2_U                  |calculate_value_mbkb         |     1|
|16    |    calculate_value_mbkb_rom_U     |calculate_value_mbkb_rom     |     1|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2497.332 ; gain = 246.301 ; free physical = 147416 ; free virtual = 150313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2497.332 ; gain = 246.301 ; free physical = 147419 ; free virtual = 150316
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2497.332 ; gain = 246.301 ; free physical = 147419 ; free virtual = 150316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2509.387 ; gain = 0.000 ; free physical = 147490 ; free virtual = 150387
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.133 ; gain = 0.000 ; free physical = 147405 ; free virtual = 150302
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2641.133 ; gain = 390.164 ; free physical = 147544 ; free virtual = 150441
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2711.105 ; gain = 69.973 ; free physical = 147526 ; free virtual = 150424

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9ef6f9d1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2970.086 ; gain = 258.980 ; free physical = 147150 ; free virtual = 150047

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9ef6f9d1

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3121.023 ; gain = 0.004 ; free physical = 147022 ; free virtual = 149919
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9ef6f9d1

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3121.023 ; gain = 0.004 ; free physical = 147021 ; free virtual = 149918
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 78e22e91

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3121.023 ; gain = 0.004 ; free physical = 147018 ; free virtual = 149915
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 78e22e91

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3121.023 ; gain = 0.004 ; free physical = 147016 ; free virtual = 149913
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 78e22e91

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3121.023 ; gain = 0.004 ; free physical = 147016 ; free virtual = 149913
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15a4c6ee1

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3121.023 ; gain = 0.004 ; free physical = 147014 ; free virtual = 149911

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 15a4c6ee1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3425.965 ; gain = 0.000 ; free physical = 147019 ; free virtual = 149916
Ending Power Optimization Task | Checksum: 15a4c6ee1

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3425.965 ; gain = 304.941 ; free physical = 147023 ; free virtual = 149920

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15a4c6ee1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3425.965 ; gain = 0.000 ; free physical = 147023 ; free virtual = 149920

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3425.965 ; gain = 0.000 ; free physical = 147023 ; free virtual = 149920
Ending Netlist Obfuscation Task | Checksum: 15a4c6ee1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3425.965 ; gain = 0.000 ; free physical = 147023 ; free virtual = 149920
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3425.965 ; gain = 784.832 ; free physical = 147023 ; free virtual = 149920
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:33:56 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:33:59 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 60
In 0 is 4
Weight 1 is 51
In 1 is 22
Weight 2 is 3
In 2 is 19
Calling
Expected 240, got 240
Expected 1122, got 1122
Expected 57, got 57
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148401 ; free virtual = 151288
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148401 ; free virtual = 151288
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148388 ; free virtual = 151276
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148379 ; free virtual = 151268
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148364 ; free virtual = 151253
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148369 ; free virtual = 151259
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:28->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) on array 'mul_table_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.39 seconds; current allocated memory: 184.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 184.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 184.920 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148360 ; free virtual = 151251
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147726 ; free virtual = 150617
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:34:51 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 62.67 seconds; peak allocated memory: 184.920 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:35:02 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.500 ; gain = 2.023 ; free physical = 147958 ; free virtual = 150849
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6417
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 2.902 ; free physical = 147642 ; free virtual = 150533
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2297.414 ; gain = 43.852 ; free physical = 147666 ; free virtual = 150558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2313.250 ; gain = 59.688 ; free physical = 147677 ; free virtual = 150569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2321.254 ; gain = 67.691 ; free physical = 147677 ; free virtual = 150569
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2339.164 ; gain = 85.602 ; free physical = 147652 ; free virtual = 150544
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 2547.012 ; gain = 293.449 ; free physical = 147404 ; free virtual = 150299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 4096x12       | LUT            | 
|calculate_value          | p_0_out    | 4096x12       | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 2547.016 ; gain = 293.453 ; free physical = 147404 ; free virtual = 150299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 2547.016 ; gain = 293.453 ; free physical = 147410 ; free virtual = 150305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2547.016 ; gain = 293.453 ; free physical = 147410 ; free virtual = 150305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2547.016 ; gain = 293.453 ; free physical = 147410 ; free virtual = 150305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2547.016 ; gain = 293.453 ; free physical = 147410 ; free virtual = 150305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2547.016 ; gain = 293.453 ; free physical = 147410 ; free virtual = 150305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2547.016 ; gain = 293.453 ; free physical = 147410 ; free virtual = 150305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2547.016 ; gain = 293.453 ; free physical = 147410 ; free virtual = 150305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     2|
|3     |LUT3  |     7|
|4     |LUT4  |    14|
|5     |LUT5  |    58|
|6     |LUT6  |   381|
|7     |MUXF7 |    72|
|8     |MUXF8 |    26|
|9     |FDRE  |    16|
|10    |FDSE  |     1|
|11    |IBUF  |    39|
|12    |OBUF  |    42|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |   659|
|2     |  mul_table_V_U                |calculate_value_mbkb     |   564|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |   564|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2547.016 ; gain = 293.453 ; free physical = 147410 ; free virtual = 150305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2547.016 ; gain = 293.453 ; free physical = 147412 ; free virtual = 150307
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 2547.020 ; gain = 293.453 ; free physical = 147412 ; free virtual = 150307
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2551.211 ; gain = 0.000 ; free physical = 147484 ; free virtual = 150379
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2641.984 ; gain = 0.000 ; free physical = 147410 ; free virtual = 150305
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 2641.984 ; gain = 388.484 ; free physical = 147552 ; free virtual = 150447
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2711.957 ; gain = 69.973 ; free physical = 147539 ; free virtual = 150434

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15ad44e80

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3038.938 ; gain = 326.980 ; free physical = 147148 ; free virtual = 150043

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15ad44e80

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3187.906 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149926
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15ad44e80

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3187.906 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149926
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9b40d390

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3187.906 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149926
INFO: [Opt 31-389] Phase Sweep created 24 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 9b40d390

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3187.906 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149926
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 75d15123

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3187.906 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149926
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              24  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: df8bd5a5

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3187.906 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149926

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: df8bd5a5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3187.906 ; gain = 0.000 ; free physical = 147032 ; free virtual = 149926

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: df8bd5a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.906 ; gain = 0.000 ; free physical = 147032 ; free virtual = 149926

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.906 ; gain = 0.000 ; free physical = 147032 ; free virtual = 149926
Ending Netlist Obfuscation Task | Checksum: df8bd5a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.906 ; gain = 0.000 ; free physical = 147032 ; free virtual = 149926
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3187.906 ; gain = 545.922 ; free physical = 147032 ; free virtual = 149926
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:36:22 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:36:26 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 46
In 0 is 34
Weight 1 is 27
In 1 is 8
Weight 2 is 61
In 2 is 19
Calling
Expected 1564, got 1564
Expected 216, got 216
Expected 1159, got 1159
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148398 ; free virtual = 151285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148398 ; free virtual = 151285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151269
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151279
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148368 ; free virtual = 151258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148367 ; free virtual = 151257
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.67 seconds; current allocated memory: 184.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 184.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 184.897 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148358 ; free virtual = 151249
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147724 ; free virtual = 150615
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:37:18 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 62.94 seconds; peak allocated memory: 184.897 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:37:28 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147959 ; free virtual = 150850
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8606
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147644 ; free virtual = 150535
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2299.414 ; gain = 48.820 ; free physical = 147678 ; free virtual = 150570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2314.250 ; gain = 63.656 ; free physical = 147677 ; free virtual = 150568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2322.258 ; gain = 71.664 ; free physical = 147677 ; free virtual = 150568
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2339.164 ; gain = 88.570 ; free physical = 147624 ; free virtual = 150516
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 2550.020 ; gain = 299.426 ; free physical = 147396 ; free virtual = 150291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 4096x12       | LUT            | 
|calculate_value_mbkb_rom | p_0_out    | 4096x12       | LUT            | 
|calculate_value          | p_0_out    | 4096x12       | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2550.020 ; gain = 299.426 ; free physical = 147403 ; free virtual = 150298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2550.020 ; gain = 299.426 ; free physical = 147407 ; free virtual = 150303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2550.020 ; gain = 299.426 ; free physical = 147407 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2550.020 ; gain = 299.426 ; free physical = 147407 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2550.020 ; gain = 299.426 ; free physical = 147407 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2550.020 ; gain = 299.426 ; free physical = 147407 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2550.020 ; gain = 299.426 ; free physical = 147407 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2550.020 ; gain = 299.426 ; free physical = 147407 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     7|
|3     |LUT3  |    29|
|4     |LUT4  |    17|
|5     |LUT5  |   138|
|6     |LUT6  |   702|
|7     |MUXF7 |   172|
|8     |MUXF8 |    44|
|9     |FDRE  |    28|
|10    |IBUF  |    39|
|11    |OBUF  |    42|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |  1219|
|2     |  mul_table_V_U                |calculate_value_mbkb     |  1126|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |  1126|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2550.020 ; gain = 299.426 ; free physical = 147407 ; free virtual = 150302
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2550.020 ; gain = 299.426 ; free physical = 147409 ; free virtual = 150305
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2550.020 ; gain = 299.426 ; free physical = 147409 ; free virtual = 150305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2554.211 ; gain = 0.000 ; free physical = 147480 ; free virtual = 150376
INFO: [Netlist 29-17] Analyzing 216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'calculate_value' is not ideal for floorplanning, since the cellview 'calculate_value_mbkb_rom' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.984 ; gain = 0.000 ; free physical = 147407 ; free virtual = 150303
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2642.984 ; gain = 392.453 ; free physical = 147545 ; free virtual = 150441
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2712.957 ; gain = 69.973 ; free physical = 147536 ; free virtual = 150432

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: aa4fa414

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3039.930 ; gain = 326.973 ; free physical = 147147 ; free virtual = 150042

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: aa4fa414

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3188.898 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149924
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: aa4fa414

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3188.898 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149924
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ebf184f0

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3188.898 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149924
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: ebf184f0

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3188.898 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149924
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: a6a53fb6

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3188.898 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149924
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              12  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 8505dc50

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3188.898 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149924

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8505dc50

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3188.898 ; gain = 0.000 ; free physical = 147028 ; free virtual = 149924

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8505dc50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.898 ; gain = 0.000 ; free physical = 147028 ; free virtual = 149924

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.898 ; gain = 0.000 ; free physical = 147028 ; free virtual = 149924
Ending Netlist Obfuscation Task | Checksum: 8505dc50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3188.898 ; gain = 0.000 ; free physical = 147028 ; free virtual = 149924
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3188.898 ; gain = 545.914 ; free physical = 147028 ; free virtual = 149924
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:38:56 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 8
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:38:59 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 36
In 0 is 88
Weight 1 is 136
In 1 is 203
Weight 2 is 228
In 2 is 22
Calling
Expected 3168, got 3168
Expected 27608, got 27608
Expected 5016, got 5016
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151268
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148380 ; free virtual = 151268
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148390 ; free virtual = 151278
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148388 ; free virtual = 151276
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148368 ; free virtual = 151257
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148366 ; free virtual = 151255
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.46 seconds; current allocated memory: 183.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 183.377 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 239.81 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148353 ; free virtual = 151243
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147729 ; free virtual = 150619
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:39:46 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.32 seconds; peak allocated memory: 183.377 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:39:56 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147948 ; free virtual = 150838
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10805
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147638 ; free virtual = 150529
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.418 ; gain = 43.820 ; free physical = 147680 ; free virtual = 150571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.254 ; gain = 58.656 ; free physical = 147677 ; free virtual = 150567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.262 ; gain = 66.664 ; free physical = 147677 ; free virtual = 150567
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147675 ; free virtual = 150566
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.031 ; gain = 238.434 ; free physical = 147422 ; free virtual = 150315
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.031 ; gain = 238.434 ; free physical = 147421 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.031 ; gain = 238.434 ; free physical = 147419 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.031 ; gain = 238.434 ; free physical = 147421 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.031 ; gain = 238.434 ; free physical = 147421 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.031 ; gain = 238.434 ; free physical = 147421 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.031 ; gain = 238.434 ; free physical = 147421 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.031 ; gain = 238.434 ; free physical = 147421 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.031 ; gain = 238.434 ; free physical = 147421 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    30|
|2     |LUT2   |    78|
|3     |LUT3   |     9|
|4     |LUT4   |    63|
|5     |LUT5   |     9|
|6     |LUT6   |   111|
|7     |IBUF   |    49|
|8     |OBUF   |    54|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   403|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.031 ; gain = 238.434 ; free physical = 147421 ; free virtual = 150314
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.031 ; gain = 238.434 ; free physical = 147422 ; free virtual = 150315
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.031 ; gain = 238.434 ; free physical = 147422 ; free virtual = 150315
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.055 ; gain = 0.000 ; free physical = 147494 ; free virtual = 150387
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2636.738 ; gain = 0.000 ; free physical = 147411 ; free virtual = 150304
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2636.738 ; gain = 386.203 ; free physical = 147553 ; free virtual = 150446
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.398 ; gain = 99.660 ; free physical = 147541 ; free virtual = 150434

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f83d4f62

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3034.363 ; gain = 297.965 ; free physical = 147133 ; free virtual = 150026

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f83d4f62

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3183.332 ; gain = 0.004 ; free physical = 147029 ; free virtual = 149922
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1eb5d6bfe

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3183.332 ; gain = 0.004 ; free physical = 147029 ; free virtual = 149922
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ae118d77

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3183.332 ; gain = 0.004 ; free physical = 147029 ; free virtual = 149922
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1ae118d77

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3183.332 ; gain = 0.004 ; free physical = 147029 ; free virtual = 149922
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1ae118d77

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3183.332 ; gain = 0.004 ; free physical = 147029 ; free virtual = 149922
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ec6d50df

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3183.332 ; gain = 0.004 ; free physical = 147029 ; free virtual = 149922

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ec6d50df

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3183.332 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149922

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ec6d50df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.332 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149922

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.332 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149922
Ending Netlist Obfuscation Task | Checksum: ec6d50df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.332 ; gain = 0.000 ; free physical = 147029 ; free virtual = 149922
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3183.332 ; gain = 546.594 ; free physical = 147029 ; free virtual = 149922
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:41:10 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:41:13 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 28
In 0 is 11
Weight 1 is 87
In 1 is 164
Weight 2 is 64
In 2 is 141
Calling
Expected 308, got 308
Expected 14268, got 14268
Expected 9024, got 9024
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148380 ; free virtual = 151268
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148380 ; free virtual = 151268
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151279
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148389 ; free virtual = 151278
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148370 ; free virtual = 151258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148367 ; free virtual = 151257
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.69 seconds; current allocated memory: 182.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_8ns_8ns_16_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 183.408 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 155.62 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148364 ; free virtual = 151255
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147719 ; free virtual = 150609
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:42:01 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.89 seconds; peak allocated memory: 183.408 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:42:11 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147958 ; free virtual = 150849
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12921
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147643 ; free virtual = 150533
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147683 ; free virtual = 150573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147678 ; free virtual = 150569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147679 ; free virtual = 150569
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2330.172 ; gain = 79.578 ; free physical = 147669 ; free virtual = 150560
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	                9x9  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.910 ; gain = 233.316 ; free physical = 147432 ; free virtual = 150326
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.910 ; gain = 233.316 ; free physical = 147418 ; free virtual = 150311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.910 ; gain = 241.316 ; free physical = 147423 ; free virtual = 150316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.914 ; gain = 241.320 ; free physical = 147419 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.914 ; gain = 241.320 ; free physical = 147419 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.914 ; gain = 241.320 ; free physical = 147417 ; free virtual = 150310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.914 ; gain = 241.320 ; free physical = 147417 ; free virtual = 150310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.914 ; gain = 241.320 ; free physical = 147416 ; free virtual = 150309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.914 ; gain = 241.320 ; free physical = 147416 ; free virtual = 150309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    39|
|2     |LUT2   |    75|
|3     |LUT3   |    15|
|4     |LUT4   |    69|
|5     |LUT5   |    33|
|6     |LUT6   |    90|
|7     |IBUF   |    49|
|8     |OBUF   |    54|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |   424|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |   107|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_3 |   107|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |   107|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_2 |   107|
|6     |  calculate_value_mbkb_U3            |calculate_value_mbkb_1           |   107|
|7     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |   107|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.914 ; gain = 241.320 ; free physical = 147415 ; free virtual = 150308
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.914 ; gain = 241.320 ; free physical = 147430 ; free virtual = 150323
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.918 ; gain = 241.320 ; free physical = 147430 ; free virtual = 150323
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.980 ; gain = 0.000 ; free physical = 147500 ; free virtual = 150394
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.695 ; gain = 0.000 ; free physical = 147411 ; free virtual = 150304
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2634.695 ; gain = 384.164 ; free physical = 147545 ; free virtual = 150438
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.418 ; gain = 93.723 ; free physical = 147538 ; free virtual = 150432

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13bb8cf7d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3035.352 ; gain = 306.934 ; free physical = 147157 ; free virtual = 150050

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13bb8cf7d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3183.352 ; gain = 0.004 ; free physical = 147021 ; free virtual = 149914
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 6b55c324

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3183.352 ; gain = 0.004 ; free physical = 147021 ; free virtual = 149914
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c187e31c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3183.352 ; gain = 0.004 ; free physical = 147019 ; free virtual = 149912
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: c187e31c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3183.352 ; gain = 0.004 ; free physical = 147019 ; free virtual = 149912
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: c187e31c

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3183.352 ; gain = 0.004 ; free physical = 147019 ; free virtual = 149912
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17deec35c

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3183.352 ; gain = 0.004 ; free physical = 147032 ; free virtual = 149925

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17deec35c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3183.352 ; gain = 0.000 ; free physical = 147027 ; free virtual = 149921

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17deec35c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.352 ; gain = 0.000 ; free physical = 147027 ; free virtual = 149920

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.352 ; gain = 0.000 ; free physical = 147027 ; free virtual = 149920
Ending Netlist Obfuscation Task | Checksum: 17deec35c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3183.352 ; gain = 0.000 ; free physical = 147027 ; free virtual = 149920
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3183.352 ; gain = 548.656 ; free physical = 147027 ; free virtual = 149920
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:43:24 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:43:27 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 191
In 0 is 109
Weight 1 is 120
In 1 is 95
Weight 2 is 63
In 2 is 179
Calling
Expected 20819, got 20819
Expected 11400, got 11400
Expected 11277, got 11277
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:14 ; elapsed = 00:04:18 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148386 ; free virtual = 151285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:14 ; elapsed = 00:04:18 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148386 ; free virtual = 151285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:15 ; elapsed = 00:04:19 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148345 ; free virtual = 151247
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:16 ; elapsed = 00:04:19 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148352 ; free virtual = 151254
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:14:1) to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16:20) in function 'bram_single_port_mul'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:16 ; elapsed = 00:04:20 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148320 ; free virtual = 151224
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:17 ; elapsed = 00:04:21 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148319 ; free virtual = 151223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_BRAM has insufficient ports to support accesses to array 'mul_table_V_2' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_2_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) on array 'mul_table_V_2' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 260.6 seconds; current allocated memory: 219.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_2' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_urem_16ns_3ns_2_20_1' to 'calculate_value_ueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_18ns_16ns_34_1_1' to 'calculate_value_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mfYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calculate_value_ueOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 220.451 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_ueOg_div'
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mdEe_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:21 ; elapsed = 00:04:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148294 ; free virtual = 151208
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.473 ; gain = 2.020 ; free physical = 147660 ; free virtual = 150576
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:48:16 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 298.99 seconds; peak allocated memory: 220.451 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:48:26 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.504 ; gain = 2.023 ; free physical = 147929 ; free virtual = 150846
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17654
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 2.902 ; free physical = 147615 ; free virtual = 150532
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 21845 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 21845 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 21846 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 21846 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 21845 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 21845 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mdEe_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe_rom' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe' (6#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 20 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div_u' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
	Parameter cal_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div_u' (7#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div' (8#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg' (9#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mfYi' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mfYi_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mfYi_DSP48_0' (10#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mfYi' (11#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:769]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:773]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:781]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:785]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (12#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2335.418 ; gain = 81.852 ; free physical = 147620 ; free virtual = 150539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2350.254 ; gain = 96.688 ; free physical = 147621 ; free virtual = 150541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2358.258 ; gain = 104.691 ; free physical = 147621 ; free virtual = 150541
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2422.324 ; gain = 168.758 ; free physical = 147478 ; free virtual = 150399
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 48    
+---Registers : 
	               16 Bit    Registers := 77    
	               15 Bit    Registers := 48    
	                3 Bit    Registers := 52    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 8     
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 47    
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP udiv_ln16_2_reg_439_reg, operation Mode is: ((A:0x15556)*B'')'.
DSP Report: register ret_V_2_reg_433_pp0_iter3_reg_reg is absorbed into DSP udiv_ln16_2_reg_439_reg.
DSP Report: register ret_V_2_reg_433_pp0_iter4_reg_reg is absorbed into DSP udiv_ln16_2_reg_439_reg.
DSP Report: register udiv_ln16_2_reg_439_reg is absorbed into DSP udiv_ln16_2_reg_439_reg.
DSP Report: operator calculate_value_mfYi_U4/calculate_value_mfYi_DSP48_0_U/p is absorbed into DSP udiv_ln16_2_reg_439_reg.
DSP Report: Generating DSP udiv_ln_reg_444_reg, operation Mode is: ((A:0x15556)*B'')'.
DSP Report: register ret_V_reg_421_pp0_iter4_reg_reg is absorbed into DSP udiv_ln_reg_444_reg.
DSP Report: register ret_V_reg_421_pp0_iter5_reg_reg is absorbed into DSP udiv_ln_reg_444_reg.
DSP Report: register udiv_ln_reg_444_reg is absorbed into DSP udiv_ln_reg_444_reg.
DSP Report: operator calculate_value_mfYi_U5/calculate_value_mfYi_DSP48_0_U/p is absorbed into DSP udiv_ln_reg_444_reg.
DSP Report: Generating DSP udiv_ln16_1_reg_484_reg, operation Mode is: ((A:0x15556)*B'')'.
DSP Report: register ret_V_1_reg_427_pp0_iter4_reg_reg is absorbed into DSP udiv_ln16_1_reg_484_reg.
DSP Report: register ret_V_1_reg_427_pp0_iter5_reg_reg is absorbed into DSP udiv_ln16_1_reg_484_reg.
DSP Report: register udiv_ln16_1_reg_484_reg is absorbed into DSP udiv_ln16_1_reg_484_reg.
DSP Report: operator calculate_value_mfYi_U6/calculate_value_mfYi_DSP48_0_U/p is absorbed into DSP udiv_ln16_1_reg_484_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2539.531 ; gain = 285.965 ; free physical = 147335 ; free virtual = 150266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value | ((A:0x15556)*B'')' | 16     | 17     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|calculate_value | ((A:0x15556)*B'')' | 16     | 17     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|calculate_value | ((A:0x15556)*B'')' | 16     | 17     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2539.531 ; gain = 285.965 ; free physical = 147328 ; free virtual = 150258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 2539.531 ; gain = 285.965 ; free physical = 147354 ; free virtual = 150285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 2539.531 ; gain = 285.965 ; free physical = 147343 ; free virtual = 150274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 2539.531 ; gain = 285.965 ; free physical = 147342 ; free virtual = 150273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2539.531 ; gain = 285.965 ; free physical = 147351 ; free virtual = 150282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2539.531 ; gain = 285.965 ; free physical = 147350 ; free virtual = 150281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2539.531 ; gain = 285.965 ; free physical = 147348 ; free virtual = 150279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2539.531 ; gain = 285.965 ; free physical = 147348 ; free virtual = 150279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][15]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][15]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][15]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][15]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][15]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][15]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][15]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[7].dividend_tmp_reg[8][15]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[8].dividend_tmp_reg[9][15]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[9].dividend_tmp_reg[10][15]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[10].dividend_tmp_reg[11][15] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[11].dividend_tmp_reg[12][15] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[12].dividend_tmp_reg[13][15] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[13].dividend_tmp_reg[14][15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[14].dividend_tmp_reg[15][15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][15]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][15]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][15]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][15]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][15]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][15]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][15]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[7].dividend_tmp_reg[8][15]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[8].dividend_tmp_reg[9][15]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[9].dividend_tmp_reg[10][15]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[10].dividend_tmp_reg[11][15] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[11].dividend_tmp_reg[12][15] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[12].dividend_tmp_reg[13][15] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[13].dividend_tmp_reg[14][15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[14].dividend_tmp_reg[15][15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][15]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][15]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][15]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][15]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][15]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][15]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][15]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[7].dividend_tmp_reg[8][15]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[8].dividend_tmp_reg[9][15]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[9].dividend_tmp_reg[10][15]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[10].dividend_tmp_reg[11][15] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[11].dividend_tmp_reg[12][15] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[12].dividend_tmp_reg[13][15] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[13].dividend_tmp_reg[14][15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[14].dividend_tmp_reg[15][15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | ret_V_2_reg_433_pp0_iter2_reg_reg[15]                                                                             | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|calculate_value | ret_V_reg_421_pp0_iter3_reg_reg[15]                                                                               | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|calculate_value | ret_V_1_reg_427_pp0_iter3_reg_reg[15]                                                                             | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+----------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   129|
|3     |DSP48E1  |     3|
|4     |LUT1     |   315|
|5     |LUT2     |     3|
|6     |LUT3     |   364|
|7     |LUT4     |     4|
|8     |LUT5     |    79|
|9     |LUT6     |     3|
|10    |RAMB36E1 |    48|
|11    |SRL16E   |    96|
|12    |FDRE     |   527|
|13    |FDSE     |     1|
|14    |IBUF     |    51|
|15    |OBUF     |    54|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |  1678|
|2     |  calculate_value_ueOg_U1          |calculate_value_ueOg         |   424|
|3     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_4   |   424|
|4     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_5 |   422|
|5     |  calculate_value_ueOg_U2          |calculate_value_ueOg_0       |   424|
|6     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_2   |   424|
|7     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_3 |   422|
|8     |  calculate_value_ueOg_U3          |calculate_value_ueOg_1       |   440|
|9     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div     |   440|
|10    |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u   |   422|
|11    |  mul_table_V_0_U                  |calculate_value_mcud         |    16|
|12    |    calculate_value_mcud_rom_U     |calculate_value_mcud_rom     |    16|
|13    |  mul_table_V_1_U                  |calculate_value_mdEe         |    80|
|14    |    calculate_value_mdEe_rom_U     |calculate_value_mdEe_rom     |    80|
|15    |  mul_table_V_2_U                  |calculate_value_mbkb         |    16|
|16    |    calculate_value_mbkb_rom_U     |calculate_value_mbkb_rom     |    16|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2539.531 ; gain = 285.965 ; free physical = 147347 ; free virtual = 150277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2539.531 ; gain = 285.965 ; free physical = 147347 ; free virtual = 150277
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 2539.531 ; gain = 285.965 ; free physical = 147347 ; free virtual = 150277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2543.715 ; gain = 0.000 ; free physical = 147430 ; free virtual = 150361
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.457 ; gain = 0.000 ; free physical = 147338 ; free virtual = 150269
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 2664.457 ; gain = 410.953 ; free physical = 147491 ; free virtual = 150422
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2731.461 ; gain = 67.004 ; free physical = 147467 ; free virtual = 150398

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11ac69d35

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3018.441 ; gain = 286.980 ; free physical = 147090 ; free virtual = 150020

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11ac69d35

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3169.410 ; gain = 0.004 ; free physical = 146967 ; free virtual = 149897
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11ac69d35

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3169.410 ; gain = 0.004 ; free physical = 146965 ; free virtual = 149895
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 180335184

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3169.410 ; gain = 0.004 ; free physical = 146963 ; free virtual = 149893
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 180335184

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3169.410 ; gain = 0.004 ; free physical = 146960 ; free virtual = 149890
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 180335184

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3169.410 ; gain = 0.004 ; free physical = 146958 ; free virtual = 149889
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 64e614de

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3169.410 ; gain = 0.004 ; free physical = 146971 ; free virtual = 149902

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 64e614de

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3462.352 ; gain = 0.000 ; free physical = 146944 ; free virtual = 149875
Ending Power Optimization Task | Checksum: 64e614de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3462.352 ; gain = 292.941 ; free physical = 146948 ; free virtual = 149879

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 64e614de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.352 ; gain = 0.000 ; free physical = 146948 ; free virtual = 149879

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.352 ; gain = 0.000 ; free physical = 146948 ; free virtual = 149879
Ending Netlist Obfuscation Task | Checksum: 64e614de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.352 ; gain = 0.000 ; free physical = 146948 ; free virtual = 149879
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3462.352 ; gain = 797.895 ; free physical = 146948 ; free virtual = 149879
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:50:11 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:50:15 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 30
In 0 is 203
Weight 1 is 106
In 1 is 97
Weight 2 is 35
In 2 is 203
Calling
Expected 6090, got 6090
Expected 10282, got 10282
Expected 7105, got 7105
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:16 ; elapsed = 00:04:20 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148378 ; free virtual = 151278
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:16 ; elapsed = 00:04:20 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148378 ; free virtual = 151278
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:17 ; elapsed = 00:04:21 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148353 ; free virtual = 151255
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:17 ; elapsed = 00:04:21 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148349 ; free virtual = 151251
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:20:1) to (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:22:20) in function 'bram_dual_port_mul'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:18 ; elapsed = 00:04:22 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148318 ; free virtual = 151221
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:19 ; elapsed = 00:04:22 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148303 ; free virtual = 151207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'mul_table_V_2' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 262.4 seconds; current allocated memory: 219.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 219.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_2' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_0' to 'calculate_value_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_urem_16ns_3ns_2_20_1' to 'calculate_value_ueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_18ns_16ns_34_1_1' to 'calculate_value_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mfYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'calculate_value_ueOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 220.470 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_ueOg_div'
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mdEe_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:23 ; elapsed = 00:04:28 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148291 ; free virtual = 151205
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.477 ; gain = 2.020 ; free physical = 147638 ; free virtual = 150555
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:55:05 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 293.64 seconds; peak allocated memory: 220.470 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue May 27 23:55:08 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.500 ; gain = 2.023 ; free physical = 147931 ; free virtual = 150849
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22850
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 2.902 ; free physical = 147614 ; free virtual = 150531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 21845 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 21845 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 21846 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 21846 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 21845 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 21845 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mdEe_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe_rom' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe' (6#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 20 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_ueOg_div_u' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 3 - type: integer 
	Parameter out_WIDTH bound to: 2 - type: integer 
	Parameter cal_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div_u' (7#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:7]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg_div' (8#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:67]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_ueOg' (9#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_ueOg.v:127]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mfYi' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mfYi_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mfYi_DSP48_0' (10#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mfYi' (11#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mfYi.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:836]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:848]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:850]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (12#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.430 ; gain = 118.867 ; free physical = 147589 ; free virtual = 150509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2387.266 ; gain = 133.703 ; free physical = 147595 ; free virtual = 150517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2395.273 ; gain = 141.711 ; free physical = 147595 ; free virtual = 150517
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2575.531 ; gain = 321.969 ; free physical = 147384 ; free virtual = 150309
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 48    
+---Registers : 
	               16 Bit    Registers := 89    
	               15 Bit    Registers := 48    
	                3 Bit    Registers := 51    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 11    
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   15 Bit        Muxes := 46    
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP udiv_ln22_2_reg_451_reg, operation Mode is: ((A:0x15556)*B'')'.
DSP Report: register ret_V_2_reg_445_pp0_iter6_reg_reg is absorbed into DSP udiv_ln22_2_reg_451_reg.
DSP Report: register ret_V_2_reg_445_pp0_iter7_reg_reg is absorbed into DSP udiv_ln22_2_reg_451_reg.
DSP Report: register udiv_ln22_2_reg_451_reg is absorbed into DSP udiv_ln22_2_reg_451_reg.
DSP Report: operator calculate_value_mfYi_U4/calculate_value_mfYi_DSP48_0_U/p is absorbed into DSP udiv_ln22_2_reg_451_reg.
DSP Report: Generating DSP udiv_ln_reg_456_reg, operation Mode is: ((A:0x15556)*B'')'.
DSP Report: register ret_V_reg_433_pp0_iter7_reg_reg is absorbed into DSP udiv_ln_reg_456_reg.
DSP Report: register ret_V_reg_433_pp0_iter8_reg_reg is absorbed into DSP udiv_ln_reg_456_reg.
DSP Report: register udiv_ln_reg_456_reg is absorbed into DSP udiv_ln_reg_456_reg.
DSP Report: operator calculate_value_mfYi_U5/calculate_value_mfYi_DSP48_0_U/p is absorbed into DSP udiv_ln_reg_456_reg.
DSP Report: Generating DSP udiv_ln22_1_reg_461_reg, operation Mode is: ((A:0x15556)*B'')'.
DSP Report: register ret_V_1_reg_439_pp0_iter7_reg_reg is absorbed into DSP udiv_ln22_1_reg_461_reg.
DSP Report: register ret_V_1_reg_439_pp0_iter8_reg_reg is absorbed into DSP udiv_ln22_1_reg_461_reg.
DSP Report: register udiv_ln22_1_reg_461_reg is absorbed into DSP udiv_ln22_1_reg_461_reg.
DSP Report: operator calculate_value_mfYi_U6/calculate_value_mfYi_DSP48_0_U/p is absorbed into DSP udiv_ln22_1_reg_461_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2595.527 ; gain = 341.965 ; free physical = 147281 ; free virtual = 150221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value | ((A:0x15556)*B'')' | 16     | 17     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|calculate_value | ((A:0x15556)*B'')' | 16     | 17     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|calculate_value | ((A:0x15556)*B'')' | 16     | 17     | -      | -      | 33     | 2    | 0    | -    | -    | -     | 1    | 0    | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 2595.527 ; gain = 341.965 ; free physical = 147277 ; free virtual = 150217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mbkb_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 2595.527 ; gain = 341.965 ; free physical = 147325 ; free virtual = 150265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2595.527 ; gain = 341.965 ; free physical = 147324 ; free virtual = 150264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2595.527 ; gain = 341.965 ; free physical = 147324 ; free virtual = 150264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2595.527 ; gain = 341.965 ; free physical = 147324 ; free virtual = 150264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2595.527 ; gain = 341.965 ; free physical = 147324 ; free virtual = 150264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2595.527 ; gain = 341.965 ; free physical = 147324 ; free virtual = 150264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2595.527 ; gain = 341.965 ; free physical = 147324 ; free virtual = 150264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][15]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][15]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][15]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][15]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][15]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][15]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][15]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[7].dividend_tmp_reg[8][15]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[8].dividend_tmp_reg[9][15]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[9].dividend_tmp_reg[10][15]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[10].dividend_tmp_reg[11][15] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[11].dividend_tmp_reg[12][15] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[12].dividend_tmp_reg[13][15] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[13].dividend_tmp_reg[14][15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U1/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[14].dividend_tmp_reg[15][15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][15]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][15]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][15]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][15]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][15]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][15]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][15]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[7].dividend_tmp_reg[8][15]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[8].dividend_tmp_reg[9][15]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[9].dividend_tmp_reg[10][15]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[10].dividend_tmp_reg[11][15] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[11].dividend_tmp_reg[12][15] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[12].dividend_tmp_reg[13][15] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[13].dividend_tmp_reg[14][15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U2/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[14].dividend_tmp_reg[15][15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[0].dividend_tmp_reg[1][15]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[1].dividend_tmp_reg[2][15]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[2].dividend_tmp_reg[3][15]   | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[3].dividend_tmp_reg[4][15]   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[4].dividend_tmp_reg[5][15]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[5].dividend_tmp_reg[6][15]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[6].dividend_tmp_reg[7][15]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[7].dividend_tmp_reg[8][15]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[8].dividend_tmp_reg[9][15]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[9].dividend_tmp_reg[10][15]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[10].dividend_tmp_reg[11][15] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[11].dividend_tmp_reg[12][15] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[12].dividend_tmp_reg[13][15] | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[13].dividend_tmp_reg[14][15] | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | calculate_value_ueOg_U3/calculate_value_ueOg_div_U/calculate_value_ueOg_div_u_0/loop[14].dividend_tmp_reg[15][15] | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|calculate_value | ret_V_2_reg_445_pp0_iter5_reg_reg[15]                                                                             | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|calculate_value | ret_V_reg_433_pp0_iter6_reg_reg[15]                                                                               | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|calculate_value | ret_V_1_reg_439_pp0_iter6_reg_reg[15]                                                                             | 7      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+----------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   129|
|3     |DSP48E1  |     3|
|4     |LUT1     |   315|
|5     |LUT2     |     8|
|6     |LUT3     |   396|
|7     |LUT4     |     3|
|8     |LUT5     |    51|
|9     |LUT6     |     3|
|10    |RAMB36E1 |    48|
|11    |SRL16E   |    96|
|12    |FDRE     |   530|
|13    |IBUF     |    51|
|14    |OBUF     |    54|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------+------+
|      |Instance                           |Module                       |Cells |
+------+-----------------------------------+-----------------------------+------+
|1     |top                                |                             |  1688|
|2     |  calculate_value_ueOg_U1          |calculate_value_ueOg         |   424|
|3     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_4   |   424|
|4     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_5 |   422|
|5     |  calculate_value_ueOg_U2          |calculate_value_ueOg_0       |   424|
|6     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div_2   |   424|
|7     |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u_3 |   422|
|8     |  calculate_value_ueOg_U3          |calculate_value_ueOg_1       |   440|
|9     |    calculate_value_ueOg_div_U     |calculate_value_ueOg_div     |   440|
|10    |      calculate_value_ueOg_div_u_0 |calculate_value_ueOg_div_u   |   422|
|11    |  mul_table_V_0_U                  |calculate_value_mcud         |    18|
|12    |    calculate_value_mcud_rom_U     |calculate_value_mcud_rom     |    18|
|13    |  mul_table_V_1_U                  |calculate_value_mdEe         |    82|
|14    |    calculate_value_mdEe_rom_U     |calculate_value_mdEe_rom     |    82|
|15    |  mul_table_V_2_U                  |calculate_value_mbkb         |    18|
|16    |    calculate_value_mbkb_rom_U     |calculate_value_mbkb_rom     |    18|
+------+-----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2595.527 ; gain = 341.965 ; free physical = 147324 ; free virtual = 150264
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2595.527 ; gain = 341.965 ; free physical = 147326 ; free virtual = 150266
Synthesis Optimization Complete : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 2595.527 ; gain = 341.965 ; free physical = 147326 ; free virtual = 150266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2599.711 ; gain = 0.000 ; free physical = 147390 ; free virtual = 150330
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.484 ; gain = 0.000 ; free physical = 147322 ; free virtual = 150262
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 2682.484 ; gain = 428.984 ; free physical = 147467 ; free virtual = 150407
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2758.395 ; gain = 75.910 ; free physical = 147458 ; free virtual = 150398

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: beddeacd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3038.336 ; gain = 279.941 ; free physical = 147070 ; free virtual = 150010

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: beddeacd

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3185.336 ; gain = 0.004 ; free physical = 146950 ; free virtual = 149890
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: beddeacd

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3185.336 ; gain = 0.004 ; free physical = 146950 ; free virtual = 149890
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a539d248

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3185.336 ; gain = 0.004 ; free physical = 146950 ; free virtual = 149890
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: a539d248

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3185.336 ; gain = 0.004 ; free physical = 146950 ; free virtual = 149890
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: a539d248

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3185.336 ; gain = 0.004 ; free physical = 146950 ; free virtual = 149890
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 80c321c1

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3185.336 ; gain = 0.004 ; free physical = 146950 ; free virtual = 149890

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 80c321c1

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3478.246 ; gain = 0.000 ; free physical = 146929 ; free virtual = 149869
Ending Power Optimization Task | Checksum: 80c321c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3478.246 ; gain = 292.910 ; free physical = 146935 ; free virtual = 149875

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 80c321c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3478.246 ; gain = 0.000 ; free physical = 146935 ; free virtual = 149875

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3478.246 ; gain = 0.000 ; free physical = 146935 ; free virtual = 149875
Ending Netlist Obfuscation Task | Checksum: 80c321c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3478.246 ; gain = 0.000 ; free physical = 146935 ; free virtual = 149875
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3478.246 ; gain = 795.762 ; free physical = 146935 ; free virtual = 149875
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue May 27 23:57:23 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Tue May 27 23:57:26 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 208
In 0 is 120
Weight 1 is 237
In 1 is 183
Weight 2 is 149
In 2 is 154
Calling
Expected 24960, got 24960
Expected 43371, got 43371
Expected 22946, got 22946
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:16 ; elapsed = 00:04:19 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148372 ; free virtual = 151272
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:16 ; elapsed = 00:04:19 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148371 ; free virtual = 151271
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:17 ; elapsed = 00:04:21 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148350 ; free virtual = 151252
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:17 ; elapsed = 00:04:21 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148344 ; free virtual = 151246
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:18 ; elapsed = 00:04:22 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148314 ; free virtual = 151218
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:18 ; elapsed = 00:04:22 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148306 ; free virtual = 151210
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:28->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) on array 'mul_table_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 262.18 seconds; current allocated memory: 217.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 218.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.418 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:23 ; elapsed = 00:04:27 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148276 ; free virtual = 151189
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.473 ; gain = 2.020 ; free physical = 147647 ; free virtual = 150563
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:02:15 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 299.31 seconds; peak allocated memory: 224.048 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:02:25 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.500 ; gain = 2.023 ; free physical = 147927 ; free virtual = 150844
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28417
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 2.902 ; free physical = 147614 ; free virtual = 150531
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2334.055 ; gain = 80.492 ; free physical = 147620 ; free virtual = 150538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2348.891 ; gain = 95.328 ; free physical = 147619 ; free virtual = 150537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.895 ; gain = 103.332 ; free physical = 147619 ; free virtual = 150537
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2452.398 ; gain = 198.836 ; free physical = 147471 ; free virtual = 150391
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:17 . Memory (MB): peak = 3188.355 ; gain = 934.793 ; free physical = 147290 ; free virtual = 150223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 65536x16      | LUT            | 
|calculate_value_mbkb_rom | p_0_out    | 65536x16      | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 3188.355 ; gain = 934.793 ; free physical = 147291 ; free virtual = 150223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 3188.355 ; gain = 934.793 ; free physical = 147318 ; free virtual = 150250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.355 ; gain = 934.793 ; free physical = 147330 ; free virtual = 150262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.355 ; gain = 934.793 ; free physical = 147330 ; free virtual = 150262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.355 ; gain = 934.793 ; free physical = 147329 ; free virtual = 150262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:22 . Memory (MB): peak = 3188.355 ; gain = 934.793 ; free physical = 147329 ; free virtual = 150262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 3188.355 ; gain = 934.793 ; free physical = 147330 ; free virtual = 150262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 3188.355 ; gain = 934.793 ; free physical = 147330 ; free virtual = 150262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |    10|
|3     |LUT3  |   132|
|4     |LUT4  |    93|
|5     |LUT5  |   678|
|6     |LUT6  |  3069|
|7     |MUXF7 |   698|
|8     |MUXF8 |   273|
|9     |FDRE  |    20|
|10    |FDSE  |     1|
|11    |IBUF  |    51|
|12    |OBUF  |    54|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |  5080|
|2     |  mul_table_V_U                |calculate_value_mbkb     |  4961|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |  4961|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 3188.355 ; gain = 934.793 ; free physical = 147330 ; free virtual = 150262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 3188.355 ; gain = 934.793 ; free physical = 147331 ; free virtual = 150263
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:23 . Memory (MB): peak = 3188.355 ; gain = 934.793 ; free physical = 147331 ; free virtual = 150263
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3192.547 ; gain = 0.000 ; free physical = 147403 ; free virtual = 150335
INFO: [Netlist 29-17] Analyzing 971 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'calculate_value' is not ideal for floorplanning, since the cellview 'calculate_value_mbkb_rom' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3248.508 ; gain = 0.000 ; free physical = 147333 ; free virtual = 150265
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 3248.508 ; gain = 995.008 ; free physical = 147475 ; free virtual = 150407
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3312.543 ; gain = 64.035 ; free physical = 147466 ; free virtual = 150398

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: dbb934bd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3312.543 ; gain = 0.000 ; free physical = 147097 ; free virtual = 150029

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dbb934bd

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3312.543 ; gain = 0.000 ; free physical = 146959 ; free virtual = 149891
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: dbb934bd

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3312.543 ; gain = 0.000 ; free physical = 146959 ; free virtual = 149891
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 35ad420a

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3312.543 ; gain = 0.000 ; free physical = 146958 ; free virtual = 149891
INFO: [Opt 31-389] Phase Sweep created 32 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 35ad420a

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3312.543 ; gain = 0.000 ; free physical = 146958 ; free virtual = 149891
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: b855b069

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3312.543 ; gain = 0.000 ; free physical = 146958 ; free virtual = 149891
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              32  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 139b454c6

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3312.543 ; gain = 0.000 ; free physical = 146958 ; free virtual = 149891

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 139b454c6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3312.543 ; gain = 0.000 ; free physical = 146958 ; free virtual = 149890

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 139b454c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.543 ; gain = 0.000 ; free physical = 146958 ; free virtual = 149890

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.543 ; gain = 0.000 ; free physical = 146958 ; free virtual = 149890
Ending Netlist Obfuscation Task | Checksum: 139b454c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3312.543 ; gain = 0.000 ; free physical = 146958 ; free virtual = 149890
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 3312.543 ; gain = 64.035 ; free physical = 146958 ; free virtual = 149890
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:04:42 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:04:46 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 245
In 0 is 162
Weight 1 is 179
In 1 is 29
Weight 2 is 138
In 2 is 196
Calling
Expected 39690, got 39690
Expected 5191, got 5191
Expected 27048, got 27048
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:04:15 ; elapsed = 00:04:18 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151283
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:04:15 ; elapsed = 00:04:18 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151284
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:04:16 ; elapsed = 00:04:20 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148356 ; free virtual = 151258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:17 ; elapsed = 00:04:20 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148341 ; free virtual = 151244
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 3.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:17 ; elapsed = 00:04:21 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148317 ; free virtual = 151222
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:18 ; elapsed = 00:04:21 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148317 ; free virtual = 151221
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 261.34 seconds; current allocated memory: 217.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 218.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 218.397 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:22 ; elapsed = 00:04:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148281 ; free virtual = 151195
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.473 ; gain = 2.020 ; free physical = 147642 ; free virtual = 150558
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:09:34 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 298.53 seconds; peak allocated memory: 224.034 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:09:44 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.504 ; gain = 2.023 ; free physical = 147927 ; free virtual = 150844
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1554
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 2.902 ; free physical = 147610 ; free virtual = 150527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 65536 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 65536 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2370.699 ; gain = 117.133 ; free physical = 147586 ; free virtual = 150507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2379.598 ; gain = 126.031 ; free physical = 147586 ; free virtual = 150505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2387.605 ; gain = 134.039 ; free physical = 147586 ; free virtual = 150505
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2611.738 ; gain = 358.172 ; free physical = 147365 ; free virtual = 150288
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 3248.328 ; gain = 994.762 ; free physical = 147211 ; free virtual = 150154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 65536x16      | LUT            | 
|calculate_value_mbkb_rom | p_0_out    | 65536x16      | LUT            | 
|calculate_value          | p_0_out    | 65536x16      | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:22 . Memory (MB): peak = 3248.328 ; gain = 994.762 ; free physical = 147211 ; free virtual = 150155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 3248.328 ; gain = 994.762 ; free physical = 147264 ; free virtual = 150208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 3248.328 ; gain = 994.762 ; free physical = 147274 ; free virtual = 150218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:31 . Memory (MB): peak = 3248.328 ; gain = 994.762 ; free physical = 147274 ; free virtual = 150218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 3248.328 ; gain = 994.762 ; free physical = 147275 ; free virtual = 150219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:31 . Memory (MB): peak = 3248.328 ; gain = 994.762 ; free physical = 147275 ; free virtual = 150219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 3248.328 ; gain = 994.762 ; free physical = 147267 ; free virtual = 150211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 3248.328 ; gain = 994.762 ; free physical = 147263 ; free virtual = 150207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |  1177|
|3     |LUT3  |   947|
|4     |LUT4  |  1505|
|5     |LUT5  |  2520|
|6     |LUT6  | 10902|
|7     |MUXF7 |  6623|
|8     |MUXF8 |   674|
|9     |FDRE  |    36|
|10    |IBUF  |    51|
|11    |OBUF  |    54|
+------+------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         | 24490|
|2     |  mul_table_V_U                |calculate_value_mbkb     | 24373|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom | 24373|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 3248.328 ; gain = 994.762 ; free physical = 147261 ; free virtual = 150205
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 3248.328 ; gain = 994.762 ; free physical = 147260 ; free virtual = 150204
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:32 . Memory (MB): peak = 3248.328 ; gain = 994.762 ; free physical = 147275 ; free virtual = 150219
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3252.520 ; gain = 0.000 ; free physical = 147341 ; free virtual = 150285
INFO: [Netlist 29-17] Analyzing 7297 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'calculate_value' is not ideal for floorplanning, since the cellview 'calculate_value_mbkb_rom' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3308.480 ; gain = 0.000 ; free physical = 147259 ; free virtual = 150202
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 3308.480 ; gain = 1054.977 ; free physical = 147413 ; free virtual = 150356
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3372.516 ; gain = 64.035 ; free physical = 147404 ; free virtual = 150348

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12c819683

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3372.516 ; gain = 0.000 ; free physical = 147020 ; free virtual = 149964

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13c32f930

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3372.516 ; gain = 0.000 ; free physical = 146906 ; free virtual = 149850
INFO: [Opt 31-389] Phase Retarget created 1800 cells and removed 1800 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13c32f930

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3372.516 ; gain = 0.000 ; free physical = 146906 ; free virtual = 149850
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f62b4bc5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3372.516 ; gain = 0.000 ; free physical = 146902 ; free virtual = 149846
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: f62b4bc5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3372.516 ; gain = 0.000 ; free physical = 146891 ; free virtual = 149835
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 94da7b60

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3372.516 ; gain = 0.000 ; free physical = 146896 ; free virtual = 149840
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1800  |            1800  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14d555f2b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3372.516 ; gain = 0.000 ; free physical = 146895 ; free virtual = 149839

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14d555f2b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3372.516 ; gain = 0.000 ; free physical = 146898 ; free virtual = 149842

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14d555f2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3372.516 ; gain = 0.000 ; free physical = 146898 ; free virtual = 149842

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3372.516 ; gain = 0.000 ; free physical = 146898 ; free virtual = 149842
Ending Netlist Obfuscation Task | Checksum: 14d555f2b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3372.516 ; gain = 0.000 ; free physical = 146897 ; free virtual = 149841
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3372.516 ; gain = 64.035 ; free physical = 146897 ; free virtual = 149841
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3475.586 ; gain = 103.070 ; free physical = 146774 ; free virtual = 149718
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3475.586 ; gain = 0.000 ; free physical = 146790 ; free virtual = 149734
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:12:35 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 10
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:12:39 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 721
In 0 is 967
Weight 1 is 618
In 1 is 366
Weight 2 is 830
In 2 is 125
Calling
Expected 697207, got 697207
Expected 226188, got 226188
Expected 103750, got 103750
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151279
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148391 ; free virtual = 151279
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148374 ; free virtual = 151263
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148382 ; free virtual = 151271
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148348 ; free virtual = 151238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148355 ; free virtual = 151245
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.88 seconds; current allocated memory: 182.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_10ns_10ns_20_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 183.352 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148361 ; free virtual = 151252
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147726 ; free virtual = 150617
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:13:26 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.57 seconds; peak allocated memory: 183.352 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:13:36 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.938 ; gain = 2.023 ; free physical = 147948 ; free virtual = 150838
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4909
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.902 ; gain = 2.902 ; free physical = 147633 ; free virtual = 150524
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.852 ; gain = 40.852 ; free physical = 147664 ; free virtual = 150555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.688 ; gain = 55.688 ; free physical = 147666 ; free virtual = 150557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.695 ; gain = 63.695 ; free physical = 147665 ; free virtual = 150557
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.609 ; gain = 72.609 ; free physical = 147665 ; free virtual = 150557
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2473.410 ; gain = 219.410 ; free physical = 147422 ; free virtual = 150316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.344 ; gain = 227.344 ; free physical = 147422 ; free virtual = 150316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2497.355 ; gain = 243.355 ; free physical = 147422 ; free virtual = 150315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2497.359 ; gain = 243.359 ; free physical = 147423 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2497.359 ; gain = 243.359 ; free physical = 147423 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2497.359 ; gain = 243.359 ; free physical = 147423 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2497.359 ; gain = 243.359 ; free physical = 147423 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2497.359 ; gain = 243.359 ; free physical = 147423 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2497.359 ; gain = 243.359 ; free physical = 147423 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     3|
|2     |IBUF    |    61|
|3     |OBUF    |    66|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   130|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_3 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_2 |     1|
|6     |  calculate_value_mbkb_U3          |calculate_value_mbkb_1         |     1|
|7     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2497.359 ; gain = 243.359 ; free physical = 147423 ; free virtual = 150317
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2497.359 ; gain = 243.359 ; free physical = 147424 ; free virtual = 150318
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2497.363 ; gain = 243.359 ; free physical = 147424 ; free virtual = 150318
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2501.555 ; gain = 0.000 ; free physical = 147495 ; free virtual = 150389
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.176 ; gain = 0.000 ; free physical = 147407 ; free virtual = 150301
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.176 ; gain = 324.238 ; free physical = 147548 ; free virtual = 150442
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2680.805 ; gain = 102.629 ; free physical = 147537 ; free virtual = 150431

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f4ea9dbb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2910.770 ; gain = 229.965 ; free physical = 147148 ; free virtual = 150042

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f4ea9dbb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3060.707 ; gain = 0.004 ; free physical = 147026 ; free virtual = 149920
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f4ea9dbb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3060.707 ; gain = 0.004 ; free physical = 147026 ; free virtual = 149920
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f4ea9dbb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3060.707 ; gain = 0.004 ; free physical = 147026 ; free virtual = 149920
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: f4ea9dbb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.707 ; gain = 0.004 ; free physical = 147026 ; free virtual = 149920
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: f4ea9dbb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.707 ; gain = 0.004 ; free physical = 147026 ; free virtual = 149920
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f4ea9dbb

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3060.707 ; gain = 0.004 ; free physical = 147026 ; free virtual = 149920

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f4ea9dbb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.707 ; gain = 0.000 ; free physical = 147026 ; free virtual = 149919

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f4ea9dbb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.707 ; gain = 0.000 ; free physical = 147026 ; free virtual = 149919

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.707 ; gain = 0.000 ; free physical = 147026 ; free virtual = 149919
Ending Netlist Obfuscation Task | Checksum: f4ea9dbb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.707 ; gain = 0.000 ; free physical = 147026 ; free virtual = 149919
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3060.707 ; gain = 482.531 ; free physical = 147026 ; free virtual = 149919
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:14:48 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:14:52 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 890
In 0 is 817
Weight 1 is 440
In 1 is 667
Weight 2 is 456
In 2 is 830
Calling
Expected 727130, got 727130
Expected 293480, got 293480
Expected 378480, got 378480
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148375 ; free virtual = 151264
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148375 ; free virtual = 151264
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148385 ; free virtual = 151274
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151271
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148362 ; free virtual = 151252
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148359 ; free virtual = 151249
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.93 seconds; current allocated memory: 182.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_10ns_10ns_20_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 183.379 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 140.09 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148349 ; free virtual = 151240
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147717 ; free virtual = 150608
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:15:39 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.88 seconds; peak allocated memory: 183.379 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:15:50 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147942 ; free virtual = 150833
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7035
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147621 ; free virtual = 150512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147675 ; free virtual = 150566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147669 ; free virtual = 150561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147669 ; free virtual = 150561
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.172 ; gain = 77.578 ; free physical = 147660 ; free virtual = 150553
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	              11x11  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147408 ; free virtual = 150302
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147415 ; free virtual = 150309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147412 ; free virtual = 150306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147413 ; free virtual = 150307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147413 ; free virtual = 150307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147413 ; free virtual = 150307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147413 ; free virtual = 150307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147413 ; free virtual = 150307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147413 ; free virtual = 150307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    51|
|2     |LUT2   |   117|
|3     |LUT3   |    21|
|4     |LUT4   |    63|
|5     |LUT5   |    36|
|6     |LUT6   |   204|
|7     |IBUF   |    61|
|8     |OBUF   |    66|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |   619|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |   164|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_3 |   164|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |   164|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_2 |   164|
|6     |  calculate_value_mbkb_U3            |calculate_value_mbkb_1           |   164|
|7     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |   164|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147413 ; free virtual = 150307
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147414 ; free virtual = 150308
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147414 ; free virtual = 150308
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2507.918 ; gain = 0.000 ; free physical = 147487 ; free virtual = 150381
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.633 ; gain = 0.000 ; free physical = 147407 ; free virtual = 150301
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2638.633 ; gain = 388.102 ; free physical = 147549 ; free virtual = 150443
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2705.637 ; gain = 67.004 ; free physical = 147537 ; free virtual = 150431

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 8fe3a1a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3035.617 ; gain = 329.980 ; free physical = 147138 ; free virtual = 150032

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8fe3a1a8

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3185.586 ; gain = 0.004 ; free physical = 147025 ; free virtual = 149919
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: acb7de2c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3185.586 ; gain = 0.004 ; free physical = 147025 ; free virtual = 149919
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ca6aad70

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3185.586 ; gain = 0.004 ; free physical = 147025 ; free virtual = 149919
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: ca6aad70

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3185.586 ; gain = 0.004 ; free physical = 147025 ; free virtual = 149919
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: ca6aad70

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3185.586 ; gain = 0.004 ; free physical = 147025 ; free virtual = 149919
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13539a867

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3185.586 ; gain = 0.004 ; free physical = 147025 ; free virtual = 149919

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13539a867

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3185.586 ; gain = 0.000 ; free physical = 147024 ; free virtual = 149918

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13539a867

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.586 ; gain = 0.000 ; free physical = 147024 ; free virtual = 149918

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.586 ; gain = 0.000 ; free physical = 147024 ; free virtual = 149918
Ending Netlist Obfuscation Task | Checksum: 13539a867

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.586 ; gain = 0.000 ; free physical = 147024 ; free virtual = 149918
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3185.586 ; gain = 546.953 ; free physical = 147024 ; free virtual = 149918
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:17:04 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:17:08 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 572
In 0 is 740
Weight 1 is 303
In 1 is 12
Weight 2 is 421
In 2 is 33
Calling
Expected 423280, got 423280
Expected 3636, got 3636
Expected 13893, got 13893
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148385 ; free virtual = 151273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148385 ; free virtual = 151274
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151272
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148380 ; free virtual = 151269
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148358 ; free virtual = 151247
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148357 ; free virtual = 151247
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.02 seconds; current allocated memory: 183.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_10ns_10ns_20_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 183.462 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148349 ; free virtual = 151240
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147713 ; free virtual = 150604
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:17:55 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.92 seconds; peak allocated memory: 183.462 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:18:05 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147947 ; free virtual = 150838
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9094
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147633 ; free virtual = 150525
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147673 ; free virtual = 150565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147656 ; free virtual = 150547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147655 ; free virtual = 150546
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147653 ; free virtual = 150544
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2473.977 ; gain = 223.379 ; free physical = 147414 ; free virtual = 150308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2481.910 ; gain = 231.312 ; free physical = 147421 ; free virtual = 150315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2497.922 ; gain = 247.324 ; free physical = 147420 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.926 ; gain = 247.328 ; free physical = 147420 ; free virtual = 150315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.926 ; gain = 247.328 ; free physical = 147420 ; free virtual = 150315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.926 ; gain = 247.328 ; free physical = 147420 ; free virtual = 150315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.926 ; gain = 247.328 ; free physical = 147420 ; free virtual = 150315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.926 ; gain = 247.328 ; free physical = 147420 ; free virtual = 150315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.926 ; gain = 247.328 ; free physical = 147420 ; free virtual = 150315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     3|
|2     |IBUF    |    61|
|3     |OBUF    |    66|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   130|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_3 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_2 |     1|
|6     |  calculate_value_mbkb_U3          |calculate_value_mbkb_1         |     1|
|7     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.926 ; gain = 247.328 ; free physical = 147421 ; free virtual = 150315
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.926 ; gain = 247.328 ; free physical = 147424 ; free virtual = 150318
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2497.930 ; gain = 247.328 ; free physical = 147424 ; free virtual = 150318
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2502.121 ; gain = 0.000 ; free physical = 147498 ; free virtual = 150392
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.773 ; gain = 0.000 ; free physical = 147393 ; free virtual = 150287
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2578.773 ; gain = 328.238 ; free physical = 147543 ; free virtual = 150437
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2645.777 ; gain = 67.004 ; free physical = 147540 ; free virtual = 150434

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c7bcf00f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2910.758 ; gain = 264.980 ; free physical = 147155 ; free virtual = 150049

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c7bcf00f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3060.695 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149922
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c7bcf00f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3060.695 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149922
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c7bcf00f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3060.695 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149922
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: c7bcf00f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.695 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149922
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: c7bcf00f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.695 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149922
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c7bcf00f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.695 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149922

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c7bcf00f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3060.695 ; gain = 0.000 ; free physical = 147028 ; free virtual = 149922

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c7bcf00f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.695 ; gain = 0.000 ; free physical = 147028 ; free virtual = 149922

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.695 ; gain = 0.000 ; free physical = 147028 ; free virtual = 149922
Ending Netlist Obfuscation Task | Checksum: c7bcf00f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.695 ; gain = 0.000 ; free physical = 147028 ; free virtual = 149922
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3060.695 ; gain = 481.922 ; free physical = 147028 ; free virtual = 149922
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:19:18 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 12
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:19:22 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 1826
In 0 is 1729
Weight 1 is 17
In 1 is 843
Weight 2 is 2737
In 2 is 3498
Calling
Expected 3157154, got 3157154
Expected 14331, got 14331
Expected 9574026, got 9574026
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151272
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151272
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148379 ; free virtual = 151268
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148376 ; free virtual = 151266
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148357 ; free virtual = 151247
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148354 ; free virtual = 151244
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.52 seconds; current allocated memory: 182.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_12ns_12ns_24_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 183.352 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148354 ; free virtual = 151245
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147722 ; free virtual = 150613
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:20:08 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.12 seconds; peak allocated memory: 183.352 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:20:18 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147946 ; free virtual = 150837
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11163
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147633 ; free virtual = 150524
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147672 ; free virtual = 150564
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147666 ; free virtual = 150558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147666 ; free virtual = 150558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147666 ; free virtual = 150558
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2473.945 ; gain = 223.348 ; free physical = 147423 ; free virtual = 150318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.848 ; gain = 232.250 ; free physical = 147422 ; free virtual = 150316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.852 ; gain = 240.254 ; free physical = 147422 ; free virtual = 150316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147422 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147422 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147422 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147422 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147422 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147422 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     3|
|2     |IBUF    |    73|
|3     |OBUF    |    78|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   154|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_3 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_2 |     1|
|6     |  calculate_value_mbkb_U3          |calculate_value_mbkb_1         |     1|
|7     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147422 ; free virtual = 150317
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147424 ; free virtual = 150319
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.859 ; gain = 240.258 ; free physical = 147424 ; free virtual = 150319
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.922 ; gain = 0.000 ; free physical = 147487 ; free virtual = 150382
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.609 ; gain = 0.000 ; free physical = 147409 ; free virtual = 150303
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.609 ; gain = 328.074 ; free physical = 147551 ; free virtual = 150445
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2645.613 ; gain = 67.004 ; free physical = 147531 ; free virtual = 150426

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 111f7568b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2910.594 ; gain = 264.980 ; free physical = 147142 ; free virtual = 150037

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 111f7568b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3060.531 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149922
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 111f7568b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3060.531 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149922
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 111f7568b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3060.531 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149922
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 111f7568b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.531 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149922
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 111f7568b

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.531 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149922
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 111f7568b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3060.531 ; gain = 0.004 ; free physical = 147028 ; free virtual = 149922

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 111f7568b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3060.531 ; gain = 0.000 ; free physical = 147028 ; free virtual = 149922

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 111f7568b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.531 ; gain = 0.000 ; free physical = 147028 ; free virtual = 149922

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.531 ; gain = 0.000 ; free physical = 147028 ; free virtual = 149922
Ending Netlist Obfuscation Task | Checksum: 111f7568b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.531 ; gain = 0.000 ; free physical = 147028 ; free virtual = 149922
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3060.531 ; gain = 481.922 ; free physical = 147028 ; free virtual = 149922
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:21:31 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:21:35 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 54
In 0 is 1351
Weight 1 is 3726
In 1 is 2513
Weight 2 is 1428
In 2 is 2880
Calling
Expected 72954, got 72954
Expected 9363438, got 9363438
Expected 4112640, got 4112640
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148377 ; free virtual = 151265
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148377 ; free virtual = 151265
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151272
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148380 ; free virtual = 151270
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148361 ; free virtual = 151251
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148359 ; free virtual = 151249
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.52 seconds; current allocated memory: 182.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_12ns_12ns_24_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 183.378 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 127.38 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148355 ; free virtual = 151247
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147720 ; free virtual = 150612
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:22:22 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.47 seconds; peak allocated memory: 183.378 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:22:32 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147933 ; free virtual = 150825
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13217
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147633 ; free virtual = 150524
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147674 ; free virtual = 150565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147662 ; free virtual = 150554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147661 ; free virtual = 150552
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.172 ; gain = 77.578 ; free physical = 147654 ; free virtual = 150547
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	              13x13  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147413 ; free virtual = 150307
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147413 ; free virtual = 150307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2491.895 ; gain = 241.301 ; free physical = 147409 ; free virtual = 150303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2494.852 ; gain = 244.258 ; free physical = 147408 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2494.852 ; gain = 244.258 ; free physical = 147408 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2494.852 ; gain = 244.258 ; free physical = 147408 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2494.852 ; gain = 244.258 ; free physical = 147408 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2494.852 ; gain = 244.258 ; free physical = 147408 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2494.852 ; gain = 244.258 ; free physical = 147408 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    69|
|2     |LUT1   |     3|
|3     |LUT2   |   165|
|4     |LUT3   |    30|
|5     |LUT4   |    72|
|6     |LUT5   |    48|
|7     |LUT6   |   288|
|8     |IBUF   |    73|
|9     |OBUF   |    78|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |   826|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |   225|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_3 |   225|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |   225|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_2 |   225|
|6     |  calculate_value_mbkb_U3            |calculate_value_mbkb_1           |   225|
|7     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |   225|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2494.852 ; gain = 244.258 ; free physical = 147408 ; free virtual = 150302
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2494.852 ; gain = 244.258 ; free physical = 147410 ; free virtual = 150304
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2494.855 ; gain = 244.258 ; free physical = 147410 ; free virtual = 150304
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2509.887 ; gain = 0.000 ; free physical = 147474 ; free virtual = 150368
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2638.602 ; gain = 0.000 ; free physical = 147401 ; free virtual = 150296
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2638.602 ; gain = 388.070 ; free physical = 147541 ; free virtual = 150436
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2723.418 ; gain = 84.816 ; free physical = 147521 ; free virtual = 150416

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1042f7443

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3035.391 ; gain = 311.973 ; free physical = 147128 ; free virtual = 150023

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1042f7443

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3186.359 ; gain = 0.004 ; free physical = 147017 ; free virtual = 149911
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e3fabc67

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3186.359 ; gain = 0.004 ; free physical = 147016 ; free virtual = 149910
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c53da0ed

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3186.359 ; gain = 0.004 ; free physical = 147014 ; free virtual = 149908
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: c53da0ed

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3186.359 ; gain = 0.004 ; free physical = 147013 ; free virtual = 149907
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: c53da0ed

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3186.359 ; gain = 0.004 ; free physical = 147012 ; free virtual = 149907
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13fb1b5e6

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3186.359 ; gain = 0.004 ; free physical = 147010 ; free virtual = 149904

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13fb1b5e6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3186.359 ; gain = 0.000 ; free physical = 147020 ; free virtual = 149915

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13fb1b5e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.359 ; gain = 0.000 ; free physical = 147020 ; free virtual = 149915

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.359 ; gain = 0.000 ; free physical = 147020 ; free virtual = 149915
Ending Netlist Obfuscation Task | Checksum: 13fb1b5e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.359 ; gain = 0.000 ; free physical = 147020 ; free virtual = 149915
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3186.359 ; gain = 547.758 ; free physical = 147020 ; free virtual = 149915
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:23:47 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:23:51 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 208
In 0 is 3853
Weight 1 is 2325
In 1 is 327
Weight 2 is 387
In 2 is 1743
Calling
Expected 801424, got 801424
Expected 760275, got 760275
Expected 674541, got 674541
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148388 ; free virtual = 151277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148388 ; free virtual = 151277
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148375 ; free virtual = 151264
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151270
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148358 ; free virtual = 151248
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148357 ; free virtual = 151247
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.71 seconds; current allocated memory: 183.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_12ns_12ns_24_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 183.462 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148352 ; free virtual = 151244
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2284.477 ; gain = 2.020 ; free physical = 147721 ; free virtual = 150613
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:24:38 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.16 seconds; peak allocated memory: 183.462 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:24:48 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147946 ; free virtual = 150838
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15342
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147631 ; free virtual = 150523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147670 ; free virtual = 150562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147664 ; free virtual = 150556
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.660 ; free physical = 147664 ; free virtual = 150556
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147663 ; free virtual = 150555
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2473.945 ; gain = 223.348 ; free physical = 147420 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.848 ; gain = 232.250 ; free physical = 147406 ; free virtual = 150301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.852 ; gain = 240.254 ; free physical = 147402 ; free virtual = 150296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147400 ; free virtual = 150295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147409 ; free virtual = 150303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147415 ; free virtual = 150310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147415 ; free virtual = 150310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147414 ; free virtual = 150309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147414 ; free virtual = 150308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     3|
|2     |IBUF    |    73|
|3     |OBUF    |    78|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   154|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_3 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_2 |     1|
|6     |  calculate_value_mbkb_U3          |calculate_value_mbkb_1         |     1|
|7     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147413 ; free virtual = 150308
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.855 ; gain = 240.258 ; free physical = 147413 ; free virtual = 150308
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.859 ; gain = 240.258 ; free physical = 147413 ; free virtual = 150308
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2500.922 ; gain = 0.000 ; free physical = 147491 ; free virtual = 150385
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.609 ; gain = 0.000 ; free physical = 147394 ; free virtual = 150289
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.609 ; gain = 328.074 ; free physical = 147542 ; free virtual = 150436
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2681.238 ; gain = 102.629 ; free physical = 147521 ; free virtual = 150416

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cdd7babc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2913.172 ; gain = 231.934 ; free physical = 147137 ; free virtual = 150032

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cdd7babc

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3061.141 ; gain = 0.004 ; free physical = 147014 ; free virtual = 149909
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cdd7babc

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3061.141 ; gain = 0.004 ; free physical = 147014 ; free virtual = 149909
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cdd7babc

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3061.141 ; gain = 0.004 ; free physical = 147013 ; free virtual = 149908
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: cdd7babc

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3061.141 ; gain = 0.004 ; free physical = 147012 ; free virtual = 149907
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: cdd7babc

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3061.141 ; gain = 0.004 ; free physical = 147012 ; free virtual = 149907
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cdd7babc

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3061.141 ; gain = 0.004 ; free physical = 147011 ; free virtual = 149906

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cdd7babc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3061.141 ; gain = 0.000 ; free physical = 147021 ; free virtual = 149916

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cdd7babc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.141 ; gain = 0.000 ; free physical = 147021 ; free virtual = 149916

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.141 ; gain = 0.000 ; free physical = 147021 ; free virtual = 149916
Ending Netlist Obfuscation Task | Checksum: cdd7babc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.141 ; gain = 0.000 ; free physical = 147021 ; free virtual = 149916
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3061.141 ; gain = 482.531 ; free physical = 147022 ; free virtual = 149917
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:26:02 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 14
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:26:06 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 12298
In 0 is 14386
Weight 1 is 331
In 1 is 10209
Weight 2 is 698
In 2 is 14836
Calling
Expected 176919028, got 176919028
Expected 3379179, got 3379179
Expected 10355528, got 10355528
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148384 ; free virtual = 151273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148384 ; free virtual = 151273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148372 ; free virtual = 151262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148362 ; free virtual = 151252
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148344 ; free virtual = 151234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148352 ; free virtual = 151243
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.7 seconds; current allocated memory: 182.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_14ns_14ns_28_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 183.353 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148356 ; free virtual = 151248
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147719 ; free virtual = 150611
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:26:53 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.55 seconds; peak allocated memory: 183.353 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:27:03 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147946 ; free virtual = 150837
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17362
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147632 ; free virtual = 150524
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147672 ; free virtual = 150563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147668 ; free virtual = 150561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147668 ; free virtual = 150561
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147667 ; free virtual = 150559
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2473.977 ; gain = 223.379 ; free physical = 147421 ; free virtual = 150316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.879 ; gain = 232.281 ; free physical = 147420 ; free virtual = 150315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.883 ; gain = 240.285 ; free physical = 147420 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147420 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147420 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147420 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147420 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147420 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147420 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     3|
|2     |IBUF    |    85|
|3     |OBUF    |    90|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   178|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_3 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_2 |     1|
|6     |  calculate_value_mbkb_U3          |calculate_value_mbkb_1         |     1|
|7     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147420 ; free virtual = 150314
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147422 ; free virtual = 150317
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.891 ; gain = 240.289 ; free physical = 147422 ; free virtual = 150317
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.953 ; gain = 0.000 ; free physical = 147483 ; free virtual = 150377
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.641 ; gain = 0.000 ; free physical = 147407 ; free virtual = 150302
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.641 ; gain = 328.105 ; free physical = 147547 ; free virtual = 150442
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2648.613 ; gain = 69.973 ; free physical = 147529 ; free virtual = 150424

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12587b9b3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2913.562 ; gain = 264.949 ; free physical = 147136 ; free virtual = 150031

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12587b9b3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3060.562 ; gain = 0.004 ; free physical = 147014 ; free virtual = 149909
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12587b9b3

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3060.562 ; gain = 0.004 ; free physical = 147014 ; free virtual = 149909
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12587b9b3

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.562 ; gain = 0.004 ; free physical = 147013 ; free virtual = 149907
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 12587b9b3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3060.562 ; gain = 0.004 ; free physical = 147012 ; free virtual = 149907
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 12587b9b3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3060.562 ; gain = 0.004 ; free physical = 147012 ; free virtual = 149907
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12587b9b3

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3060.562 ; gain = 0.004 ; free physical = 147012 ; free virtual = 149906

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12587b9b3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.562 ; gain = 0.000 ; free physical = 147025 ; free virtual = 149920

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12587b9b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.562 ; gain = 0.000 ; free physical = 147025 ; free virtual = 149920

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.562 ; gain = 0.000 ; free physical = 147025 ; free virtual = 149920
Ending Netlist Obfuscation Task | Checksum: 12587b9b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.562 ; gain = 0.000 ; free physical = 147025 ; free virtual = 149920
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3060.562 ; gain = 481.922 ; free physical = 147025 ; free virtual = 149920
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:28:16 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:28:20 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 4759
In 0 is 16103
Weight 1 is 14633
In 1 is 15814
Weight 2 is 11537
In 2 is 783
Calling
Expected 76634177, got 76634177
Expected 231406262, got 231406262
Expected 9033471, got 9033471
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148370 ; free virtual = 151259
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148363 ; free virtual = 151252
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148346 ; free virtual = 151236
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148337 ; free virtual = 151228
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.43 seconds; current allocated memory: 182.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 183.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_14ns_14ns_28_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 183.380 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 116.78 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148353 ; free virtual = 151244
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.477 ; gain = 2.020 ; free physical = 147720 ; free virtual = 150612
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:29:07 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.29 seconds; peak allocated memory: 183.380 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:29:17 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147945 ; free virtual = 150837
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19460
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147628 ; free virtual = 150519
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147664 ; free virtual = 150557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147663 ; free virtual = 150555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147663 ; free virtual = 150555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.172 ; gain = 77.578 ; free physical = 147653 ; free virtual = 150546
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	              15x15  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.926 ; gain = 241.332 ; free physical = 147408 ; free virtual = 150303
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2494.883 ; gain = 244.289 ; free physical = 147405 ; free virtual = 150300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2494.883 ; gain = 244.289 ; free physical = 147397 ; free virtual = 150292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2497.852 ; gain = 247.258 ; free physical = 147390 ; free virtual = 150285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2497.852 ; gain = 247.258 ; free physical = 147389 ; free virtual = 150284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2497.852 ; gain = 247.258 ; free physical = 147400 ; free virtual = 150295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2497.852 ; gain = 247.258 ; free physical = 147400 ; free virtual = 150295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2497.852 ; gain = 247.258 ; free physical = 147399 ; free virtual = 150294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2497.852 ; gain = 247.258 ; free physical = 147398 ; free virtual = 150293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   105|
|2     |LUT2   |   246|
|3     |LUT3   |    42|
|4     |LUT4   |   114|
|5     |LUT5   |    87|
|6     |LUT6   |   342|
|7     |IBUF   |    85|
|8     |OBUF   |    90|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |  1111|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |   312|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_3 |   312|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |   312|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_2 |   312|
|6     |  calculate_value_mbkb_U3            |calculate_value_mbkb_1           |   312|
|7     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |   312|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2497.852 ; gain = 247.258 ; free physical = 147397 ; free virtual = 150292
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2497.852 ; gain = 247.258 ; free physical = 147396 ; free virtual = 150291
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2497.855 ; gain = 247.258 ; free physical = 147396 ; free virtual = 150291
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2514.855 ; gain = 0.000 ; free physical = 147475 ; free virtual = 150370
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.602 ; gain = 0.000 ; free physical = 147385 ; free virtual = 150280
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2640.602 ; gain = 390.070 ; free physical = 147531 ; free virtual = 150426
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2710.574 ; gain = 69.973 ; free physical = 147530 ; free virtual = 150424

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 9bef957f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3037.555 ; gain = 326.980 ; free physical = 147123 ; free virtual = 150018

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9bef957f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3187.523 ; gain = 0.004 ; free physical = 147016 ; free virtual = 149911
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 48d6dfbf

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3187.523 ; gain = 0.004 ; free physical = 147016 ; free virtual = 149911
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9b94332a

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3187.523 ; gain = 0.004 ; free physical = 147016 ; free virtual = 149911
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 9b94332a

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3187.523 ; gain = 0.004 ; free physical = 147016 ; free virtual = 149911
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 9b94332a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3187.523 ; gain = 0.004 ; free physical = 147016 ; free virtual = 149911
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 95130bf9

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3187.523 ; gain = 0.004 ; free physical = 147016 ; free virtual = 149911

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 95130bf9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3187.523 ; gain = 0.000 ; free physical = 147015 ; free virtual = 149910

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 95130bf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.523 ; gain = 0.000 ; free physical = 147015 ; free virtual = 149910

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.523 ; gain = 0.000 ; free physical = 147015 ; free virtual = 149910
Ending Netlist Obfuscation Task | Checksum: 95130bf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.523 ; gain = 0.000 ; free physical = 147015 ; free virtual = 149910
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3187.523 ; gain = 546.922 ; free physical = 147015 ; free virtual = 149910
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:30:32 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:30:36 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 11408
In 0 is 6268
Weight 1 is 7645
In 1 is 12171
Weight 2 is 7560
In 2 is 16368
Calling
Expected 71505344, got 71505344
Expected 93047295, got 93047295
Expected 123742080, got 123742080
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148382 ; free virtual = 151271
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148382 ; free virtual = 151271
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148378 ; free virtual = 151268
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148375 ; free virtual = 151265
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148355 ; free virtual = 151245
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148354 ; free virtual = 151245
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.61 seconds; current allocated memory: 183.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_14ns_14ns_28_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 183.462 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148346 ; free virtual = 151238
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147695 ; free virtual = 150587
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:31:23 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.57 seconds; peak allocated memory: 183.462 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:31:33 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147944 ; free virtual = 150836
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21576
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147632 ; free virtual = 150524
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147662 ; free virtual = 150554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147666 ; free virtual = 150558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147666 ; free virtual = 150558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.172 ; gain = 76.578 ; free physical = 147665 ; free virtual = 150557
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2473.973 ; gain = 223.379 ; free physical = 147422 ; free virtual = 150317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 14     | 14     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.875 ; gain = 232.281 ; free physical = 147419 ; free virtual = 150314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.879 ; gain = 240.285 ; free physical = 147419 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147419 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147419 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147419 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147419 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147419 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147419 ; free virtual = 150313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     3|
|2     |IBUF    |    85|
|3     |OBUF    |    90|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   178|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_3 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_2 |     1|
|6     |  calculate_value_mbkb_U3          |calculate_value_mbkb_1         |     1|
|7     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147419 ; free virtual = 150313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147421 ; free virtual = 150316
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147421 ; free virtual = 150316
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.949 ; gain = 0.000 ; free physical = 147491 ; free virtual = 150386
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.605 ; gain = 0.000 ; free physical = 147405 ; free virtual = 150300
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.605 ; gain = 328.074 ; free physical = 147544 ; free virtual = 150439
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2666.391 ; gain = 87.785 ; free physical = 147531 ; free virtual = 150426

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ab1b47b2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2913.332 ; gain = 246.941 ; free physical = 147152 ; free virtual = 150047

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ab1b47b2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3061.332 ; gain = 0.004 ; free physical = 147023 ; free virtual = 149918
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ab1b47b2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3061.332 ; gain = 0.004 ; free physical = 147023 ; free virtual = 149918
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ab1b47b2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3061.332 ; gain = 0.004 ; free physical = 147023 ; free virtual = 149918
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: ab1b47b2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3061.332 ; gain = 0.004 ; free physical = 147023 ; free virtual = 149918
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: ab1b47b2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3061.332 ; gain = 0.004 ; free physical = 147023 ; free virtual = 149918
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ab1b47b2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3061.332 ; gain = 0.004 ; free physical = 147023 ; free virtual = 149918

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ab1b47b2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3061.332 ; gain = 0.000 ; free physical = 147023 ; free virtual = 149918

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ab1b47b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.332 ; gain = 0.000 ; free physical = 147023 ; free virtual = 149918

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.332 ; gain = 0.000 ; free physical = 147023 ; free virtual = 149918
Ending Netlist Obfuscation Task | Checksum: ab1b47b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.332 ; gain = 0.000 ; free physical = 147023 ; free virtual = 149918
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3061.332 ; gain = 482.727 ; free physical = 147023 ; free virtual = 149918
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:32:47 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 16
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:32:51 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 65218
In 0 is 57748
Weight 1 is 22047
In 1 is 59570
Weight 2 is 54678
In 2 is 9263
Calling
Expected 3766209064, got 3766209064
Expected 1313339790, got 1313339790
Expected 506482314, got 506482314
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148378 ; free virtual = 151268
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148359 ; free virtual = 151249
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148356 ; free virtual = 151247
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.42 seconds; current allocated memory: 181.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 181.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_16ns_16ns_32_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 182.126 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148345 ; free virtual = 151237
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2286.910 ; gain = 2.020 ; free physical = 147713 ; free virtual = 150605
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:33:37 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.04 seconds; peak allocated memory: 182.126 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:33:48 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.941 ; gain = 2.023 ; free physical = 147931 ; free virtual = 150823
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23648
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.906 ; gain = 2.902 ; free physical = 147629 ; free virtual = 150521
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.855 ; gain = 40.852 ; free physical = 147668 ; free virtual = 150560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.691 ; gain = 55.688 ; free physical = 147654 ; free virtual = 150546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.699 ; gain = 63.695 ; free physical = 147653 ; free virtual = 150545
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.613 ; gain = 72.609 ; free physical = 147653 ; free virtual = 150545
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2473.414 ; gain = 219.410 ; free physical = 147418 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.316 ; gain = 228.312 ; free physical = 147416 ; free virtual = 150311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.320 ; gain = 236.316 ; free physical = 147416 ; free virtual = 150310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.324 ; gain = 236.320 ; free physical = 147416 ; free virtual = 150311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.324 ; gain = 236.320 ; free physical = 147416 ; free virtual = 150311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.324 ; gain = 236.320 ; free physical = 147416 ; free virtual = 150311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.324 ; gain = 236.320 ; free physical = 147416 ; free virtual = 150311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.324 ; gain = 236.320 ; free physical = 147416 ; free virtual = 150311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.324 ; gain = 236.320 ; free physical = 147416 ; free virtual = 150311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     3|
|2     |IBUF    |    97|
|3     |OBUF    |   102|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   202|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_3 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_2 |     1|
|6     |  calculate_value_mbkb_U3          |calculate_value_mbkb_1         |     1|
|7     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.324 ; gain = 236.320 ; free physical = 147416 ; free virtual = 150311
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.324 ; gain = 236.320 ; free physical = 147418 ; free virtual = 150313
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.328 ; gain = 236.320 ; free physical = 147418 ; free virtual = 150313
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.391 ; gain = 0.000 ; free physical = 147486 ; free virtual = 150381
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2579.047 ; gain = 0.000 ; free physical = 147401 ; free virtual = 150296
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2579.047 ; gain = 325.105 ; free physical = 147542 ; free virtual = 150437
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2646.051 ; gain = 67.004 ; free physical = 147533 ; free virtual = 150428

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 114865c4e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2911.031 ; gain = 264.980 ; free physical = 147149 ; free virtual = 150044

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 114865c4e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3060.969 ; gain = 0.004 ; free physical = 147020 ; free virtual = 149915
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 114865c4e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3060.969 ; gain = 0.004 ; free physical = 147020 ; free virtual = 149915
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 114865c4e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.969 ; gain = 0.004 ; free physical = 147020 ; free virtual = 149915
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 114865c4e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3060.969 ; gain = 0.004 ; free physical = 147020 ; free virtual = 149915
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 114865c4e

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3060.969 ; gain = 0.004 ; free physical = 147020 ; free virtual = 149915
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 114865c4e

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3060.969 ; gain = 0.004 ; free physical = 147020 ; free virtual = 149915

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 114865c4e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3060.969 ; gain = 0.000 ; free physical = 147020 ; free virtual = 149914

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 114865c4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.969 ; gain = 0.000 ; free physical = 147020 ; free virtual = 149914

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.969 ; gain = 0.000 ; free physical = 147020 ; free virtual = 149914
Ending Netlist Obfuscation Task | Checksum: 114865c4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3060.969 ; gain = 0.000 ; free physical = 147020 ; free virtual = 149914
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3060.969 ; gain = 481.922 ; free physical = 147020 ; free virtual = 149914
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:35:01 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:35:05 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 63889
In 0 is 30945
Weight 1 is 38700
In 1 is 64282
Weight 2 is 4273
In 2 is 16878
Calling
Expected 1977045105, got 1977045105
Expected 2487713400, got 2487713400
Expected 72119694, got 72119694
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148385 ; free virtual = 151275
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148385 ; free virtual = 151275
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148382 ; free virtual = 151272
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148380 ; free virtual = 151270
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148362 ; free virtual = 151252
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148359 ; free virtual = 151250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-21] Estimated clock period (9.275ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'calculate_value' consists of the following:
	wire read on port 'weights_0_V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:61) [22]  (0 ns)
	'mul' operation ('mul_ln61', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:61) [26]  (9.28 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.42 seconds; current allocated memory: 181.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 181.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_16ns_16ns_32_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 182.187 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 107.82 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148348 ; free virtual = 151240
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2286.914 ; gain = 2.020 ; free physical = 147718 ; free virtual = 150610
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:35:51 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.02 seconds; peak allocated memory: 182.187 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:36:02 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147935 ; free virtual = 150827
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25684
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147626 ; free virtual = 150519
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147674 ; free virtual = 150567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147668 ; free virtual = 150561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147668 ; free virtual = 150561
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.176 ; gain = 77.578 ; free physical = 147654 ; free virtual = 150547
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	              17x17  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2507.906 ; gain = 257.309 ; free physical = 147407 ; free virtual = 150303
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2507.906 ; gain = 257.309 ; free physical = 147407 ; free virtual = 150302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2507.906 ; gain = 257.309 ; free physical = 147402 ; free virtual = 150298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.906 ; gain = 257.309 ; free physical = 147403 ; free virtual = 150298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.906 ; gain = 257.309 ; free physical = 147403 ; free virtual = 150298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.906 ; gain = 257.309 ; free physical = 147400 ; free virtual = 150295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.906 ; gain = 257.309 ; free physical = 147399 ; free virtual = 150295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.906 ; gain = 257.309 ; free physical = 147399 ; free virtual = 150294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.906 ; gain = 257.309 ; free physical = 147399 ; free virtual = 150294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   123|
|2     |LUT2   |   333|
|3     |LUT3   |    81|
|4     |LUT4   |   135|
|5     |LUT5   |    57|
|6     |LUT6   |   486|
|7     |IBUF   |    97|
|8     |OBUF   |   102|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |  1414|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |   405|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_3 |   405|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |   405|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_2 |   405|
|6     |  calculate_value_mbkb_U3            |calculate_value_mbkb_1           |   405|
|7     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |   405|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.906 ; gain = 257.309 ; free physical = 147398 ; free virtual = 150293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.906 ; gain = 257.309 ; free physical = 147397 ; free virtual = 150292
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2507.906 ; gain = 257.309 ; free physical = 147397 ; free virtual = 150292
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2519.961 ; gain = 0.000 ; free physical = 147476 ; free virtual = 150371
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2642.738 ; gain = 0.000 ; free physical = 147398 ; free virtual = 150293
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2642.738 ; gain = 392.203 ; free physical = 147533 ; free virtual = 150428
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2712.711 ; gain = 69.973 ; free physical = 147518 ; free virtual = 150413

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 113e9d72e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3039.691 ; gain = 326.980 ; free physical = 147136 ; free virtual = 150031

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 113e9d72e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3189.660 ; gain = 0.004 ; free physical = 147010 ; free virtual = 149905
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1283c6365

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3189.660 ; gain = 0.004 ; free physical = 147009 ; free virtual = 149904
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14994310c

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3189.660 ; gain = 0.004 ; free physical = 147005 ; free virtual = 149900
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 14994310c

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3189.660 ; gain = 0.004 ; free physical = 147003 ; free virtual = 149898
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 14994310c

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3189.660 ; gain = 0.004 ; free physical = 147014 ; free virtual = 149909
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e05d6f15

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3189.660 ; gain = 0.004 ; free physical = 147011 ; free virtual = 149906

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e05d6f15

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3189.660 ; gain = 0.000 ; free physical = 147005 ; free virtual = 149900

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e05d6f15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3189.660 ; gain = 0.000 ; free physical = 147005 ; free virtual = 149900

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3189.660 ; gain = 0.000 ; free physical = 147005 ; free virtual = 149900
Ending Netlist Obfuscation Task | Checksum: e05d6f15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3189.660 ; gain = 0.000 ; free physical = 147005 ; free virtual = 149900
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3189.660 ; gain = 546.922 ; free physical = 147005 ; free virtual = 149900
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:37:17 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:37:21 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 23454
In 0 is 24980
Weight 1 is 37435
In 1 is 13292
Weight 2 is 29916
In 2 is 26450
Calling
Expected 585880920, got 585880920
Expected 497586020, got 497586020
Expected 791278200, got 791278200
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148384 ; free virtual = 151274
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148384 ; free virtual = 151274
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148366 ; free virtual = 151256
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148376 ; free virtual = 151267
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148359 ; free virtual = 151250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148357 ; free virtual = 151248
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.69 seconds; current allocated memory: 181.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 181.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_mul_16ns_16ns_32_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 182.234 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 156.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148357 ; free virtual = 151249
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147724 ; free virtual = 150616
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:38:08 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.46 seconds; peak allocated memory: 182.234 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:38:18 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 147947 ; free virtual = 150839
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27920
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147631 ; free virtual = 150524
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_DSP48_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_DSP48_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:13]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147671 ; free virtual = 150563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147665 ; free virtual = 150557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147665 ; free virtual = 150557
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.172 ; gain = 76.578 ; free physical = 147664 ; free virtual = 150556
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U1/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U2/calculate_value_mbkb_DSP48_0_U/p.
DSP Report: Generating DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p, operation Mode is: A*B.
DSP Report: operator calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p is absorbed into DSP calculate_value_mbkb_U3/calculate_value_mbkb_DSP48_0_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2473.973 ; gain = 223.379 ; free physical = 147417 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|calculate_value_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|calculate_value_mbkb_DSP48_0 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2482.875 ; gain = 232.281 ; free physical = 147417 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.879 ; gain = 240.285 ; free physical = 147416 ; free virtual = 150311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147417 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147417 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147417 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147417 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147417 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147417 ; free virtual = 150312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     3|
|2     |IBUF    |    97|
|3     |OBUF    |   102|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+-------------------------------+------+
|      |Instance                           |Module                         |Cells |
+------+-----------------------------------+-------------------------------+------+
|1     |top                                |                               |   202|
|2     |  calculate_value_mbkb_U1          |calculate_value_mbkb           |     1|
|3     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_3 |     1|
|4     |  calculate_value_mbkb_U2          |calculate_value_mbkb_0         |     1|
|5     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0_2 |     1|
|6     |  calculate_value_mbkb_U3          |calculate_value_mbkb_1         |     1|
|7     |    calculate_value_mbkb_DSP48_0_U |calculate_value_mbkb_DSP48_0   |     1|
+------+-----------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147417 ; free virtual = 150312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.883 ; gain = 240.289 ; free physical = 147419 ; free virtual = 150314
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147419 ; free virtual = 150314
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2500.949 ; gain = 0.000 ; free physical = 147482 ; free virtual = 150377
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.605 ; gain = 0.000 ; free physical = 147405 ; free virtual = 150301
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2578.605 ; gain = 328.074 ; free physical = 147549 ; free virtual = 150444
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2663.422 ; gain = 84.816 ; free physical = 147537 ; free virtual = 150432

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16a18afca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2913.363 ; gain = 249.941 ; free physical = 147149 ; free virtual = 150044

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16a18afca

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3061.332 ; gain = 0.004 ; free physical = 147021 ; free virtual = 149916
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16a18afca

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3061.332 ; gain = 0.004 ; free physical = 147021 ; free virtual = 149916
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16a18afca

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3061.332 ; gain = 0.004 ; free physical = 147021 ; free virtual = 149916
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 16a18afca

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3061.332 ; gain = 0.004 ; free physical = 147021 ; free virtual = 149916
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 16a18afca

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3061.332 ; gain = 0.004 ; free physical = 147020 ; free virtual = 149915
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16a18afca

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3061.332 ; gain = 0.004 ; free physical = 147020 ; free virtual = 149915

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16a18afca

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3061.332 ; gain = 0.000 ; free physical = 147017 ; free virtual = 149912

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16a18afca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.332 ; gain = 0.000 ; free physical = 147016 ; free virtual = 149911

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.332 ; gain = 0.000 ; free physical = 147016 ; free virtual = 149911
Ending Netlist Obfuscation Task | Checksum: 16a18afca

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3061.332 ; gain = 0.000 ; free physical = 147016 ; free virtual = 149911
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3061.332 ; gain = 482.727 ; free physical = 147016 ; free virtual = 149911
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:39:31 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION N: 4
ITERATION IN WIDTH: 1
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:39:35 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 1
Weight 1 is 1
In 1 is 1
Weight 2 is 0
In 2 is 0
Weight 3 is 1
In 3 is 1
Calling
Expected 0, got 0
Expected 1, got 1
Expected 0, got 0
Expected 1, got 1
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148386 ; free virtual = 151276
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148386 ; free virtual = 151276
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148383 ; free virtual = 151273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151271
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148363 ; free virtual = 151253
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148361 ; free virtual = 151252
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.42 seconds; current allocated memory: 180.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 180.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 180.548 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 1022.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148360 ; free virtual = 151251
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147720 ; free virtual = 150611
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:40:22 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.19 seconds; peak allocated memory: 180.548 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:40:32 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147945 ; free virtual = 150837
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29972
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147630 ; free virtual = 150522
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.418 ; gain = 43.820 ; free physical = 147657 ; free virtual = 150550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.254 ; gain = 58.656 ; free physical = 147665 ; free virtual = 150557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.262 ; gain = 66.664 ; free physical = 147665 ; free virtual = 150557
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147665 ; free virtual = 150557
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2471.977 ; gain = 221.379 ; free physical = 147431 ; free virtual = 150325
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2471.977 ; gain = 221.379 ; free physical = 147429 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2479.977 ; gain = 229.379 ; free physical = 147429 ; free virtual = 150323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147429 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147429 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147429 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147429 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147429 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147429 ; free virtual = 150324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |IBUF |     9|
|3     |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    28|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147429 ; free virtual = 150324
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147431 ; free virtual = 150325
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2479.984 ; gain = 229.383 ; free physical = 147431 ; free virtual = 150325
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.047 ; gain = 0.000 ; free physical = 147500 ; free virtual = 150394
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.703 ; gain = 0.000 ; free physical = 147417 ; free virtual = 150312
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2568.703 ; gain = 318.168 ; free physical = 147550 ; free virtual = 150445
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2677.270 ; gain = 108.566 ; free physical = 147538 ; free virtual = 150433

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2946.234 ; gain = 268.965 ; free physical = 147137 ; free virtual = 150032

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.203 ; gain = 0.004 ; free physical = 147023 ; free virtual = 149918
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.203 ; gain = 0.004 ; free physical = 147023 ; free virtual = 149918
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.203 ; gain = 0.004 ; free physical = 147023 ; free virtual = 149918
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.203 ; gain = 0.004 ; free physical = 147023 ; free virtual = 149918
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.203 ; gain = 0.004 ; free physical = 147023 ; free virtual = 149918
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3095.203 ; gain = 0.004 ; free physical = 147023 ; free virtual = 149918

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3095.203 ; gain = 0.000 ; free physical = 147023 ; free virtual = 149918

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.203 ; gain = 0.000 ; free physical = 147023 ; free virtual = 149918

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.203 ; gain = 0.000 ; free physical = 147023 ; free virtual = 149918
Ending Netlist Obfuscation Task | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.203 ; gain = 0.000 ; free physical = 147023 ; free virtual = 149918
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3095.203 ; gain = 526.500 ; free physical = 147023 ; free virtual = 149918
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:41:45 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:41:49 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 0
Weight 1 is 1
In 1 is 1
Weight 2 is 0
In 2 is 0
Weight 3 is 0
In 3 is 0
Calling
Expected 0, got 0
Expected 1, got 1
Expected 0, got 0
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148371 ; free virtual = 151260
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148370 ; free virtual = 151260
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148379 ; free virtual = 151269
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148377 ; free virtual = 151267
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148358 ; free virtual = 151248
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148356 ; free virtual = 151247
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:62) on 'and' operation ('and_ln61', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:61) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:62) on 'and' operation ('and_ln61_1', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:61) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:62) on 'and' operation ('and_ln61_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:61) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:62) on 'and' operation ('and_ln61_3', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:61) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.69 seconds; current allocated memory: 180.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 180.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 180.718 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 1022.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148356 ; free virtual = 151248
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 147721 ; free virtual = 150613
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:42:36 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.74 seconds; peak allocated memory: 180.718 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:42:46 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 147940 ; free virtual = 150832
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32030
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147630 ; free virtual = 150522
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.418 ; gain = 43.820 ; free physical = 147669 ; free virtual = 150561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.254 ; gain = 58.656 ; free physical = 147663 ; free virtual = 150555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.262 ; gain = 66.664 ; free physical = 147662 ; free virtual = 150554
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147662 ; free virtual = 150555
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2471.977 ; gain = 221.379 ; free physical = 147424 ; free virtual = 150319
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2471.977 ; gain = 221.379 ; free physical = 147427 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2479.977 ; gain = 229.379 ; free physical = 147426 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147425 ; free virtual = 150320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147425 ; free virtual = 150320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147425 ; free virtual = 150320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147425 ; free virtual = 150320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147426 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147426 ; free virtual = 150321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |IBUF |     9|
|3     |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    28|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147426 ; free virtual = 150321
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.980 ; gain = 229.383 ; free physical = 147428 ; free virtual = 150323
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2479.984 ; gain = 229.383 ; free physical = 147429 ; free virtual = 150324
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.047 ; gain = 0.000 ; free physical = 147502 ; free virtual = 150396
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.703 ; gain = 0.000 ; free physical = 147407 ; free virtual = 150302
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2568.703 ; gain = 318.168 ; free physical = 147547 ; free virtual = 150441
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2677.270 ; gain = 108.566 ; free physical = 147534 ; free virtual = 150429

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2946.234 ; gain = 268.965 ; free physical = 147134 ; free virtual = 150029

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3095.203 ; gain = 0.004 ; free physical = 147010 ; free virtual = 149905
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3095.203 ; gain = 0.004 ; free physical = 147010 ; free virtual = 149905
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3095.203 ; gain = 0.004 ; free physical = 147010 ; free virtual = 149905
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.203 ; gain = 0.004 ; free physical = 147010 ; free virtual = 149905
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.203 ; gain = 0.004 ; free physical = 147009 ; free virtual = 149904
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3095.203 ; gain = 0.004 ; free physical = 147009 ; free virtual = 149904

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3095.203 ; gain = 0.000 ; free physical = 147020 ; free virtual = 149915

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.203 ; gain = 0.000 ; free physical = 147020 ; free virtual = 149915

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.203 ; gain = 0.000 ; free physical = 147019 ; free virtual = 149914
Ending Netlist Obfuscation Task | Checksum: 1aab3ae6c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.203 ; gain = 0.000 ; free physical = 147019 ; free virtual = 149914
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3095.203 ; gain = 526.500 ; free physical = 147019 ; free virtual = 149914
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:43:58 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:44:02 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 1
In 0 is 0
Weight 1 is 1
In 1 is 0
Weight 2 is 0
In 2 is 0
Weight 3 is 1
In 3 is 1
Calling
Expected 0, got 0
Expected 0, got 0
Expected 0, got 0
Expected 1, got 1
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148381 ; free virtual = 151270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148365 ; free virtual = 151255
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148370 ; free virtual = 151260
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 4.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148355 ; free virtual = 151245
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148355 ; free virtual = 151246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_BRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) on array 'mul_table_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.03 seconds; current allocated memory: 180.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 180.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 181.212 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148355 ; free virtual = 151247
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.477 ; gain = 2.020 ; free physical = 147802 ; free virtual = 150694
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:44:50 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 58.56 seconds; peak allocated memory: 181.212 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:45:00 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 148018 ; free virtual = 150910
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1669
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147718 ; free virtual = 150611
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147757 ; free virtual = 150649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147747 ; free virtual = 150640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147747 ; free virtual = 150639
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.172 ; gain = 77.578 ; free physical = 147733 ; free virtual = 150626
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2490.895 ; gain = 240.301 ; free physical = 147495 ; free virtual = 150390
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.895 ; gain = 240.301 ; free physical = 147500 ; free virtual = 150396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2490.895 ; gain = 240.301 ; free physical = 147500 ; free virtual = 150395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.895 ; gain = 240.301 ; free physical = 147500 ; free virtual = 150396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.895 ; gain = 240.301 ; free physical = 147500 ; free virtual = 150396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.895 ; gain = 240.301 ; free physical = 147500 ; free virtual = 150396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.895 ; gain = 240.301 ; free physical = 147500 ; free virtual = 150396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.895 ; gain = 240.301 ; free physical = 147500 ; free virtual = 150396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.895 ; gain = 240.301 ; free physical = 147500 ; free virtual = 150396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |     5|
|4     |LUT4     |     4|
|5     |LUT5     |     2|
|6     |LUT6     |     2|
|7     |RAMB18E1 |     1|
|8     |FDRE     |     5|
|9     |FDSE     |     1|
|10    |IBUF     |    11|
|11    |OBUF     |    15|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    48|
|2     |  mul_table_V_U                |calculate_value_mbkb     |     6|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |     6|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.895 ; gain = 240.301 ; free physical = 147500 ; free virtual = 150396
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.895 ; gain = 240.301 ; free physical = 147502 ; free virtual = 150397
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2490.895 ; gain = 240.301 ; free physical = 147502 ; free virtual = 150397
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.949 ; gain = 0.000 ; free physical = 147574 ; free virtual = 150469
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.633 ; gain = 0.000 ; free physical = 147481 ; free virtual = 150376
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2634.633 ; gain = 384.102 ; free physical = 147630 ; free virtual = 150525
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.262 ; gain = 102.629 ; free physical = 147609 ; free virtual = 150504

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 150f1e55e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2958.289 ; gain = 221.027 ; free physical = 147235 ; free virtual = 150131

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 150f1e55e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3109.227 ; gain = 0.004 ; free physical = 147092 ; free virtual = 149987
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 150f1e55e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3109.227 ; gain = 0.004 ; free physical = 147092 ; free virtual = 149987
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 150f1e55e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3109.227 ; gain = 0.004 ; free physical = 147092 ; free virtual = 149987
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 150f1e55e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3109.227 ; gain = 0.004 ; free physical = 147092 ; free virtual = 149987
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 150f1e55e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3109.227 ; gain = 0.004 ; free physical = 147091 ; free virtual = 149986
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 150f1e55e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3109.227 ; gain = 0.004 ; free physical = 147091 ; free virtual = 149986

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 150f1e55e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3397.160 ; gain = 0.000 ; free physical = 147100 ; free virtual = 149996
Ending Power Optimization Task | Checksum: 150f1e55e

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3397.160 ; gain = 287.934 ; free physical = 147104 ; free virtual = 150000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 150f1e55e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3397.160 ; gain = 0.000 ; free physical = 147104 ; free virtual = 150000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3397.160 ; gain = 0.000 ; free physical = 147104 ; free virtual = 150000
Ending Netlist Obfuscation Task | Checksum: 150f1e55e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3397.160 ; gain = 0.000 ; free physical = 147104 ; free virtual = 150000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3397.160 ; gain = 762.527 ; free physical = 147104 ; free virtual = 150000
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:46:13 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:46:17 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 0
Weight 1 is 0
In 1 is 0
Weight 2 is 0
In 2 is 1
Weight 3 is 1
In 3 is 1
Calling
Expected 0, got 0
Expected 0, got 0
Expected 0, got 0
Expected 1, got 1
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148468 ; free virtual = 151358
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148467 ; free virtual = 151357
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148470 ; free virtual = 151360
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148467 ; free virtual = 151358
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 4.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148449 ; free virtual = 151341
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148448 ; free virtual = 151339
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.8 seconds; current allocated memory: 180.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 180.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 181.158 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148433 ; free virtual = 151325
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147812 ; free virtual = 150704
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:47:05 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.74 seconds; peak allocated memory: 181.158 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:47:15 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 148025 ; free virtual = 150918
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3913
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147712 ; free virtual = 150604
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147757 ; free virtual = 150649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147752 ; free virtual = 150644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147752 ; free virtual = 150644
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.176 ; gain = 77.578 ; free physical = 147734 ; free virtual = 150627
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.883 ; gain = 232.285 ; free physical = 147496 ; free virtual = 150391
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.883 ; gain = 232.285 ; free physical = 147504 ; free virtual = 150400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2490.883 ; gain = 240.285 ; free physical = 147504 ; free virtual = 150400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147493 ; free virtual = 150389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147493 ; free virtual = 150388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147492 ; free virtual = 150387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147492 ; free virtual = 150387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147491 ; free virtual = 150386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147491 ; free virtual = 150386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |     7|
|4     |LUT4     |     3|
|5     |LUT6     |     1|
|6     |RAMB18E1 |     1|
|7     |FDRE     |     4|
|8     |IBUF     |    11|
|9     |OBUF     |    15|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    44|
|2     |  mul_table_V_U                |calculate_value_mbkb     |     6|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |     6|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147490 ; free virtual = 150385
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.887 ; gain = 240.289 ; free physical = 147506 ; free virtual = 150401
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.891 ; gain = 240.289 ; free physical = 147506 ; free virtual = 150401
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.953 ; gain = 0.000 ; free physical = 147578 ; free virtual = 150473
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.699 ; gain = 0.000 ; free physical = 147486 ; free virtual = 150381
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2633.699 ; gain = 383.164 ; free physical = 147620 ; free virtual = 150515
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2721.484 ; gain = 87.785 ; free physical = 147616 ; free virtual = 150511

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 105815db8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2958.520 ; gain = 237.035 ; free physical = 147244 ; free virtual = 150140

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 105815db8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3108.488 ; gain = 0.004 ; free physical = 147109 ; free virtual = 150005
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 105815db8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.488 ; gain = 0.004 ; free physical = 147109 ; free virtual = 150005
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 105815db8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.488 ; gain = 0.004 ; free physical = 147109 ; free virtual = 150005
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 105815db8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.488 ; gain = 0.004 ; free physical = 147110 ; free virtual = 150006
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 105815db8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3108.488 ; gain = 0.004 ; free physical = 147110 ; free virtual = 150006
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 105815db8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3108.488 ; gain = 0.004 ; free physical = 147110 ; free virtual = 150006

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 105815db8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3398.406 ; gain = 0.000 ; free physical = 147094 ; free virtual = 149989
Ending Power Optimization Task | Checksum: 105815db8

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3398.406 ; gain = 289.918 ; free physical = 147099 ; free virtual = 149994

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 105815db8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3398.406 ; gain = 0.000 ; free physical = 147099 ; free virtual = 149994

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3398.406 ; gain = 0.000 ; free physical = 147099 ; free virtual = 149994
Ending Netlist Obfuscation Task | Checksum: 105815db8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3398.406 ; gain = 0.000 ; free physical = 147099 ; free virtual = 149994
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3398.406 ; gain = 764.707 ; free physical = 147099 ; free virtual = 149994
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:48:27 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:48:31 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 0
Weight 1 is 1
In 1 is 1
Weight 2 is 0
In 2 is 1
Weight 3 is 0
In 3 is 0
Calling
Expected 0, got 0
Expected 1, got 1
Expected 0, got 0
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148465 ; free virtual = 151355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148465 ; free virtual = 151355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148457 ; free virtual = 151348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148451 ; free virtual = 151341
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 4.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148430 ; free virtual = 151321
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148439 ; free virtual = 151330
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:28->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) on array 'mul_table_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.04 seconds; current allocated memory: 180.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 180.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 181.182 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148433 ; free virtual = 151326
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 147800 ; free virtual = 150692
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:49:19 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 58.36 seconds; peak allocated memory: 181.182 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:49:29 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 148269 ; free virtual = 151162
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6086
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147952 ; free virtual = 150844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147995 ; free virtual = 150889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147990 ; free virtual = 150883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.660 ; free physical = 147990 ; free virtual = 150883
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2328.176 ; gain = 77.578 ; free physical = 147981 ; free virtual = 150875
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.930 ; gain = 239.332 ; free physical = 147741 ; free virtual = 150636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 4x1           | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.930 ; gain = 239.332 ; free physical = 147734 ; free virtual = 150630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.930 ; gain = 239.332 ; free physical = 147730 ; free virtual = 150626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.930 ; gain = 239.332 ; free physical = 147729 ; free virtual = 150625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.930 ; gain = 239.332 ; free physical = 147729 ; free virtual = 150624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.930 ; gain = 239.332 ; free physical = 147728 ; free virtual = 150624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.930 ; gain = 239.332 ; free physical = 147728 ; free virtual = 150624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.930 ; gain = 239.332 ; free physical = 147728 ; free virtual = 150623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.930 ; gain = 239.332 ; free physical = 147727 ; free virtual = 150623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     3|
|4     |LUT4 |     4|
|5     |LUT5 |     1|
|6     |LUT6 |     3|
|7     |FDRE |     6|
|8     |FDSE |     1|
|9     |IBUF |    11|
|10    |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    47|
|2     |  mul_table_V_U                |calculate_value_mbkb     |     5|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |     5|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.930 ; gain = 239.332 ; free physical = 147727 ; free virtual = 150622
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.930 ; gain = 239.332 ; free physical = 147727 ; free virtual = 150623
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.930 ; gain = 239.332 ; free physical = 147727 ; free virtual = 150622
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.984 ; gain = 0.000 ; free physical = 147816 ; free virtual = 150711
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.699 ; gain = 0.000 ; free physical = 147731 ; free virtual = 150627
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2633.699 ; gain = 383.164 ; free physical = 147870 ; free virtual = 150766
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2709.609 ; gain = 75.910 ; free physical = 147854 ; free virtual = 150750

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 182bf9c2c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3006.582 ; gain = 296.973 ; free physical = 147451 ; free virtual = 150347

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 182bf9c2c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3157.551 ; gain = 0.004 ; free physical = 147347 ; free virtual = 150243
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 182bf9c2c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3157.551 ; gain = 0.004 ; free physical = 147346 ; free virtual = 150242
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12a63d69d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3157.551 ; gain = 0.004 ; free physical = 147346 ; free virtual = 150242
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 12a63d69d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3157.551 ; gain = 0.004 ; free physical = 147346 ; free virtual = 150242
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1c47fc809

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3157.551 ; gain = 0.004 ; free physical = 147346 ; free virtual = 150242
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c951fe45

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3157.551 ; gain = 0.004 ; free physical = 147346 ; free virtual = 150241

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c951fe45

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3157.551 ; gain = 0.000 ; free physical = 147343 ; free virtual = 150238

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c951fe45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3157.551 ; gain = 0.000 ; free physical = 147342 ; free virtual = 150238

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3157.551 ; gain = 0.000 ; free physical = 147342 ; free virtual = 150238
Ending Netlist Obfuscation Task | Checksum: c951fe45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3157.551 ; gain = 0.000 ; free physical = 147342 ; free virtual = 150238
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3157.551 ; gain = 523.852 ; free physical = 147342 ; free virtual = 150238
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:50:41 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:50:45 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 0
Weight 1 is 1
In 1 is 0
Weight 2 is 0
In 2 is 1
Weight 3 is 0
In 3 is 1
Calling
Expected 0, got 0
Expected 0, got 0
Expected 0, got 0
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148710 ; free virtual = 151600
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148710 ; free virtual = 151600
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148708 ; free virtual = 151598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148705 ; free virtual = 151596
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 4.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148685 ; free virtual = 151576
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148684 ; free virtual = 151575
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.67 seconds; current allocated memory: 180.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 180.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 181.128 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148676 ; free virtual = 151569
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 148041 ; free virtual = 150934
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:51:33 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.84 seconds; peak allocated memory: 181.128 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:51:43 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 148268 ; free virtual = 151160
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8134
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147953 ; free virtual = 150846
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147982 ; free virtual = 150875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147985 ; free virtual = 150878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147984 ; free virtual = 150877
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2336.164 ; gain = 85.570 ; free physical = 147974 ; free virtual = 150868
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.949 ; gain = 232.355 ; free physical = 147729 ; free virtual = 150624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 4x1           | LUT            | 
|calculate_value_mbkb_rom | p_0_out    | 4x1           | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2482.949 ; gain = 232.355 ; free physical = 147740 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2490.949 ; gain = 240.355 ; free physical = 147739 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.953 ; gain = 240.359 ; free physical = 147739 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.953 ; gain = 240.359 ; free physical = 147739 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.953 ; gain = 240.359 ; free physical = 147739 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.953 ; gain = 240.359 ; free physical = 147739 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.953 ; gain = 240.359 ; free physical = 147739 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.953 ; gain = 240.359 ; free physical = 147739 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |     3|
|5     |LUT5 |     2|
|6     |LUT6 |     1|
|7     |FDRE |     6|
|8     |IBUF |    11|
|9     |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    43|
|2     |  mul_table_V_U                |calculate_value_mbkb     |     5|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |     5|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.953 ; gain = 240.359 ; free physical = 147739 ; free virtual = 150635
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.953 ; gain = 240.359 ; free physical = 147742 ; free virtual = 150638
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2490.957 ; gain = 240.359 ; free physical = 147742 ; free virtual = 150638
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.051 ; gain = 0.000 ; free physical = 147812 ; free virtual = 150708
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.734 ; gain = 0.000 ; free physical = 147719 ; free virtual = 150615
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2633.734 ; gain = 383.203 ; free physical = 147868 ; free virtual = 150764
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2727.457 ; gain = 93.723 ; free physical = 147843 ; free virtual = 150739

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 160eae28e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3012.422 ; gain = 284.965 ; free physical = 147455 ; free virtual = 150350

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 160eae28e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3162.391 ; gain = 0.004 ; free physical = 147340 ; free virtual = 150235
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 160eae28e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3162.391 ; gain = 0.004 ; free physical = 147340 ; free virtual = 150235
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15f59bec4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3162.391 ; gain = 0.004 ; free physical = 147339 ; free virtual = 150235
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 15f59bec4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3162.391 ; gain = 0.004 ; free physical = 147339 ; free virtual = 150235
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 190c86f15

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3162.391 ; gain = 0.004 ; free physical = 147339 ; free virtual = 150235
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 91fabde4

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3162.391 ; gain = 0.004 ; free physical = 147339 ; free virtual = 150234

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 91fabde4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3162.391 ; gain = 0.000 ; free physical = 147336 ; free virtual = 150232

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 91fabde4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.391 ; gain = 0.000 ; free physical = 147335 ; free virtual = 150231

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.391 ; gain = 0.000 ; free physical = 147335 ; free virtual = 150231
Ending Netlist Obfuscation Task | Checksum: 91fabde4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3162.391 ; gain = 0.000 ; free physical = 147335 ; free virtual = 150231
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3162.391 ; gain = 528.656 ; free physical = 147335 ; free virtual = 150231
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:52:54 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 2
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:52:58 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 2
In 0 is 3
Weight 1 is 1
In 1 is 3
Weight 2 is 2
In 2 is 3
Weight 3 is 0
In 3 is 0
Calling
Expected 6, got 6
Expected 3, got 3
Expected 6, got 6
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148705 ; free virtual = 151596
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148705 ; free virtual = 151596
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148703 ; free virtual = 151594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148700 ; free virtual = 151592
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148682 ; free virtual = 151573
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148680 ; free virtual = 151572
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.44 seconds; current allocated memory: 180.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 180.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 180.624 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 746.27 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148670 ; free virtual = 151563
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 148034 ; free virtual = 150927
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:53:45 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.18 seconds; peak allocated memory: 180.624 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:53:55 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2253.941 ; gain = 2.023 ; free physical = 148267 ; free virtual = 151160
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10146
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.906 ; gain = 2.902 ; free physical = 147954 ; free virtual = 150847
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.855 ; gain = 40.852 ; free physical = 147980 ; free virtual = 150873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.691 ; gain = 55.688 ; free physical = 147972 ; free virtual = 150866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.695 ; gain = 63.691 ; free physical = 147988 ; free virtual = 150881
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2326.613 ; gain = 72.609 ; free physical = 147974 ; free virtual = 150867
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2481.414 ; gain = 227.410 ; free physical = 147738 ; free virtual = 150634
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2484.387 ; gain = 230.383 ; free physical = 147738 ; free virtual = 150634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2492.391 ; gain = 238.387 ; free physical = 147738 ; free virtual = 150634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2492.395 ; gain = 238.391 ; free physical = 147738 ; free virtual = 150634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2492.395 ; gain = 238.391 ; free physical = 147738 ; free virtual = 150634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2492.395 ; gain = 238.391 ; free physical = 147738 ; free virtual = 150634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2492.395 ; gain = 238.391 ; free physical = 147738 ; free virtual = 150634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2492.395 ; gain = 238.391 ; free physical = 147738 ; free virtual = 150634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2492.395 ; gain = 238.391 ; free physical = 147738 ; free virtual = 150634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT4 |    12|
|3     |IBUF |    17|
|4     |OBUF |    23|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    56|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2492.395 ; gain = 238.391 ; free physical = 147738 ; free virtual = 150634
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2492.395 ; gain = 238.391 ; free physical = 147740 ; free virtual = 150636
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2492.398 ; gain = 238.391 ; free physical = 147740 ; free virtual = 150636
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.492 ; gain = 0.000 ; free physical = 147815 ; free virtual = 150711
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.207 ; gain = 0.000 ; free physical = 147711 ; free virtual = 150607
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2634.207 ; gain = 380.266 ; free physical = 147856 ; free virtual = 150752
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2739.805 ; gain = 105.598 ; free physical = 147847 ; free virtual = 150743

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 134b4d47c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3012.770 ; gain = 272.965 ; free physical = 147447 ; free virtual = 150343

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 134b4d47c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.738 ; gain = 0.004 ; free physical = 147333 ; free virtual = 150228
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 134b4d47c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.738 ; gain = 0.004 ; free physical = 147332 ; free virtual = 150228
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 134b4d47c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.738 ; gain = 0.004 ; free physical = 147332 ; free virtual = 150228
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 134b4d47c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.738 ; gain = 0.004 ; free physical = 147332 ; free virtual = 150228
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 134b4d47c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.738 ; gain = 0.004 ; free physical = 147332 ; free virtual = 150227
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 134b4d47c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3164.738 ; gain = 0.004 ; free physical = 147332 ; free virtual = 150227

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 134b4d47c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3164.738 ; gain = 0.000 ; free physical = 147328 ; free virtual = 150224

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 134b4d47c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.738 ; gain = 0.000 ; free physical = 147328 ; free virtual = 150224

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.738 ; gain = 0.000 ; free physical = 147328 ; free virtual = 150224
Ending Netlist Obfuscation Task | Checksum: 134b4d47c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3164.738 ; gain = 0.000 ; free physical = 147328 ; free virtual = 150224
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3164.738 ; gain = 530.531 ; free physical = 147327 ; free virtual = 150223
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:55:07 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:55:11 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 1
In 0 is 1
Weight 1 is 2
In 1 is 2
Weight 2 is 3
In 2 is 2
Weight 3 is 2
In 3 is 1
Calling
Expected 1, got 1
Expected 4, got 4
Expected 6, got 6
Expected 2, got 2
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148711 ; free virtual = 151602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148711 ; free virtual = 151602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148697 ; free virtual = 151588
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148704 ; free virtual = 151596
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148686 ; free virtual = 151578
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148678 ; free virtual = 151570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.16 seconds; current allocated memory: 180.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 180.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_2ns_2ns_4_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 180.807 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 477.10 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148684 ; free virtual = 151577
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 148052 ; free virtual = 150945
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:55:58 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 56.96 seconds; peak allocated memory: 180.807 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:56:08 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.969 ; gain = 2.023 ; free physical = 148269 ; free virtual = 151163
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12210
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.902 ; gain = 5.871 ; free physical = 147956 ; free virtual = 150850
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_Mul_LUT_0' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_Mul_LUT_0' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:16]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.852 ; gain = 43.820 ; free physical = 147991 ; free virtual = 150884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.688 ; gain = 58.656 ; free physical = 147974 ; free virtual = 150868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.695 ; gain = 66.664 ; free physical = 147989 ; free virtual = 150882
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.609 ; gain = 76.578 ; free physical = 147981 ; free virtual = 150875
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Multipliers : 
	                3x3  Multipliers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2483.348 ; gain = 232.316 ; free physical = 147743 ; free virtual = 150639
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2483.348 ; gain = 232.316 ; free physical = 147741 ; free virtual = 150637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2491.348 ; gain = 240.316 ; free physical = 147741 ; free virtual = 150637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.352 ; gain = 240.320 ; free physical = 147741 ; free virtual = 150637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.352 ; gain = 240.320 ; free physical = 147741 ; free virtual = 150637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.352 ; gain = 240.320 ; free physical = 147741 ; free virtual = 150637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.352 ; gain = 240.320 ; free physical = 147741 ; free virtual = 150637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.352 ; gain = 240.320 ; free physical = 147741 ; free virtual = 150637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.352 ; gain = 240.320 ; free physical = 147741 ; free virtual = 150637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT4 |    12|
|3     |IBUF |    17|
|4     |OBUF |    23|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------------+------+
|      |Instance                             |Module                           |Cells |
+------+-------------------------------------+---------------------------------+------+
|1     |top                                  |                                 |    56|
|2     |  calculate_value_mbkb_U1            |calculate_value_mbkb             |     1|
|3     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_5 |     1|
|4     |  calculate_value_mbkb_U2            |calculate_value_mbkb_0           |     1|
|5     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_4 |     1|
|6     |  calculate_value_mbkb_U3            |calculate_value_mbkb_1           |     1|
|7     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0_3 |     1|
|8     |  calculate_value_mbkb_U4            |calculate_value_mbkb_2           |     1|
|9     |    calculate_value_mbkb_Mul_LUT_0_U |calculate_value_mbkb_Mul_LUT_0   |     1|
+------+-------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.352 ; gain = 240.320 ; free physical = 147741 ; free virtual = 150637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.352 ; gain = 240.320 ; free physical = 147742 ; free virtual = 150638
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.355 ; gain = 240.320 ; free physical = 147742 ; free virtual = 150638
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.449 ; gain = 0.000 ; free physical = 147814 ; free virtual = 150710
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.133 ; gain = 0.000 ; free physical = 147730 ; free virtual = 150626
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2634.133 ; gain = 383.164 ; free physical = 147871 ; free virtual = 150767
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2718.949 ; gain = 84.816 ; free physical = 147861 ; free virtual = 150757

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10c57025c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3018.922 ; gain = 299.973 ; free physical = 147454 ; free virtual = 150350

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10c57025c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.891 ; gain = 0.004 ; free physical = 147349 ; free virtual = 150245
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10c57025c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.891 ; gain = 0.004 ; free physical = 147349 ; free virtual = 150245
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10c57025c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.891 ; gain = 0.004 ; free physical = 147349 ; free virtual = 150245
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 10c57025c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.891 ; gain = 0.004 ; free physical = 147349 ; free virtual = 150245
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 10c57025c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.891 ; gain = 0.004 ; free physical = 147349 ; free virtual = 150245
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10c57025c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.891 ; gain = 0.004 ; free physical = 147349 ; free virtual = 150245

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10c57025c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 147349 ; free virtual = 150245

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10c57025c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 147349 ; free virtual = 150245

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 147349 ; free virtual = 150245
Ending Netlist Obfuscation Task | Checksum: 10c57025c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 147349 ; free virtual = 150245
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3169.891 ; gain = 535.758 ; free physical = 147349 ; free virtual = 150245
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:57:20 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:57:24 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 3
In 0 is 2
Weight 1 is 3
In 1 is 3
Weight 2 is 1
In 2 is 0
Weight 3 is 1
In 3 is 1
Calling
Expected 6, got 6
Expected 9, got 9
Expected 0, got 0
Expected 1, got 1
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148694 ; free virtual = 151585
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148694 ; free virtual = 151584
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148703 ; free virtual = 151594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148701 ; free virtual = 151593
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'bram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148682 ; free virtual = 151574
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148680 ; free virtual = 151573
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_BRAM has insufficient ports to support accesses to array 'mul_table_V_1' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_1_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:16->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:89) on array 'mul_table_V_1' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.07 seconds; current allocated memory: 180.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 181.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_2' to 'calculate_value_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_3' to 'calculate_value_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mux_44_4_1_1' to 'calculate_value_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_meOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 181.732 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 191.86 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mdEe_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148672 ; free virtual = 151566
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2284.473 ; gain = 2.020 ; free physical = 148040 ; free virtual = 150934
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:58:13 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 58.93 seconds; peak allocated memory: 181.732 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 00:58:23 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 148268 ; free virtual = 151162
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14342
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147955 ; free virtual = 150849
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mdEe_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe_rom' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe' (6#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_meOg' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_meOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_meOg' (7#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_meOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (8#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147995 ; free virtual = 150889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147989 ; free virtual = 150884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147989 ; free virtual = 150884
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2329.176 ; gain = 78.578 ; free physical = 147979 ; free virtual = 150874
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 12    
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147745 ; free virtual = 150643
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147743 ; free virtual = 150641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_3_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147740 ; free virtual = 150637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147743 ; free virtual = 150640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147743 ; free virtual = 150640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147743 ; free virtual = 150640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147743 ; free virtual = 150640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147743 ; free virtual = 150640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147743 ; free virtual = 150640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |     9|
|4     |LUT4     |     8|
|5     |LUT5     |    10|
|6     |LUT6     |     2|
|7     |RAMB18E1 |     3|
|8     |FDRE     |     7|
|9     |FDSE     |     1|
|10    |IBUF     |    19|
|11    |OBUF     |    23|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    84|
|2     |  calculate_value_meOg_U1      |calculate_value_meOg     |     4|
|3     |  calculate_value_meOg_U2      |calculate_value_meOg_0   |     4|
|4     |  calculate_value_meOg_U3      |calculate_value_meOg_1   |     4|
|5     |  calculate_value_meOg_U4      |calculate_value_meOg_2   |     4|
|6     |  mul_table_V_1_U              |calculate_value_mbkb     |     1|
|7     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |     1|
|8     |  mul_table_V_2_U              |calculate_value_mcud     |     1|
|9     |    calculate_value_mcud_rom_U |calculate_value_mcud_rom |     1|
|10    |  mul_table_V_3_U              |calculate_value_mdEe     |     6|
|11    |    calculate_value_mdEe_rom_U |calculate_value_mdEe_rom |     6|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147743 ; free virtual = 150640
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147744 ; free virtual = 150642
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147744 ; free virtual = 150642
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.984 ; gain = 0.000 ; free physical = 147808 ; free virtual = 150705
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.668 ; gain = 0.000 ; free physical = 147730 ; free virtual = 150628
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2634.668 ; gain = 384.133 ; free physical = 147869 ; free virtual = 150766
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2746.203 ; gain = 111.535 ; free physical = 147857 ; free virtual = 150754

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: deeca020

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2971.168 ; gain = 224.965 ; free physical = 147476 ; free virtual = 150373

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: deeca020

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3122.137 ; gain = 0.004 ; free physical = 147347 ; free virtual = 150245
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: deeca020

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3122.137 ; gain = 0.004 ; free physical = 147347 ; free virtual = 150245
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: deeca020

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3122.137 ; gain = 0.004 ; free physical = 147347 ; free virtual = 150245
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: deeca020

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3122.137 ; gain = 0.004 ; free physical = 147347 ; free virtual = 150245
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: deeca020

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3122.137 ; gain = 0.004 ; free physical = 147347 ; free virtual = 150245
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: deeca020

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3122.137 ; gain = 0.004 ; free physical = 147347 ; free virtual = 150245

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: deeca020

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.062 ; gain = 0.000 ; free physical = 147345 ; free virtual = 150242
Ending Power Optimization Task | Checksum: deeca020

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3415.062 ; gain = 292.926 ; free physical = 147348 ; free virtual = 150246

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: deeca020

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.062 ; gain = 0.000 ; free physical = 147348 ; free virtual = 150246

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.062 ; gain = 0.000 ; free physical = 147348 ; free virtual = 150246
Ending Netlist Obfuscation Task | Checksum: deeca020

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.062 ; gain = 0.000 ; free physical = 147348 ; free virtual = 150246
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3415.062 ; gain = 780.395 ; free physical = 147348 ; free virtual = 150246
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 00:59:36 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 00:59:40 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 0
In 0 is 2
Weight 1 is 3
In 1 is 0
Weight 2 is 1
In 2 is 2
Weight 3 is 0
In 3 is 1
Calling
Expected 0, got 0
Expected 0, got 0
Expected 2, got 2
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148708 ; free virtual = 151599
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148708 ; free virtual = 151599
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148701 ; free virtual = 151593
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148694 ; free virtual = 151586
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'mul_table.V'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'bram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148668 ; free virtual = 151559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148673 ; free virtual = 151565
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_BRAM has insufficient ports to support accesses to array 'mul_table_V_1' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.05 seconds; current allocated memory: 180.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 181.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_2' to 'calculate_value_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V_3' to 'calculate_value_mdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'calculate_value_mux_44_4_1_1' to 'calculate_value_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_meOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 181.701 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 191.86 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mcud_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mdEe_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148673 ; free virtual = 151568
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 148041 ; free virtual = 150935
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 01:00:28 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 58.44 seconds; peak allocated memory: 181.701 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 01:00:38 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 148266 ; free virtual = 151160
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16427
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147947 ; free virtual = 150841
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mcud_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mcud_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud_rom' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mcud' (4#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mcud.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:52]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mdEe_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mdEe_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe_rom' (5#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mdEe' (6#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mdEe.v:52]
INFO: [Synth 8-6157] synthesizing module 'calculate_value_meOg' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_meOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_meOg' (7#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_meOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (8#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147991 ; free virtual = 150885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147985 ; free virtual = 150879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.660 ; free physical = 147985 ; free virtual = 150879
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2330.176 ; gain = 79.578 ; free physical = 147979 ; free virtual = 150874
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---ROMs : 
	                    ROMs := 6     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2481.945 ; gain = 231.348 ; free physical = 147744 ; free virtual = 150641
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2481.945 ; gain = 231.348 ; free physical = 147736 ; free virtual = 150633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_1_U/calculate_value_mbkb_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_2_U/calculate_value_mcud_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_3_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mul_table_V_3_U/calculate_value_mdEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.945 ; gain = 239.348 ; free physical = 147730 ; free virtual = 150628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.949 ; gain = 239.352 ; free physical = 147740 ; free virtual = 150638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.949 ; gain = 239.352 ; free physical = 147740 ; free virtual = 150637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.949 ; gain = 239.352 ; free physical = 147739 ; free virtual = 150636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.949 ; gain = 239.352 ; free physical = 147738 ; free virtual = 150636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.949 ; gain = 239.352 ; free physical = 147737 ; free virtual = 150634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.949 ; gain = 239.352 ; free physical = 147737 ; free virtual = 150634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     1|
|3     |LUT3     |    11|
|4     |LUT4     |     7|
|5     |LUT5     |     8|
|6     |LUT6     |     1|
|7     |RAMB18E1 |     3|
|8     |FDRE     |     8|
|9     |IBUF     |    19|
|10    |OBUF     |    23|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    82|
|2     |  calculate_value_meOg_U1      |calculate_value_meOg     |     4|
|3     |  calculate_value_meOg_U3      |calculate_value_meOg_1   |     4|
|4     |  calculate_value_meOg_U2      |calculate_value_meOg_0   |     4|
|5     |  calculate_value_meOg_U4      |calculate_value_meOg_2   |     4|
|6     |  mul_table_V_1_U              |calculate_value_mbkb     |     1|
|7     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |     1|
|8     |  mul_table_V_2_U              |calculate_value_mcud     |     1|
|9     |    calculate_value_mcud_rom_U |calculate_value_mcud_rom |     1|
|10    |  mul_table_V_3_U              |calculate_value_mdEe     |     6|
|11    |    calculate_value_mdEe_rom_U |calculate_value_mdEe_rom |     6|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.949 ; gain = 239.352 ; free physical = 147736 ; free virtual = 150634
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.949 ; gain = 239.352 ; free physical = 147737 ; free virtual = 150634
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2489.953 ; gain = 239.352 ; free physical = 147737 ; free virtual = 150634
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.016 ; gain = 0.000 ; free physical = 147814 ; free virtual = 150711
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.730 ; gain = 0.000 ; free physical = 147726 ; free virtual = 150624
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2634.730 ; gain = 384.195 ; free physical = 147856 ; free virtual = 150753
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2734.391 ; gain = 99.660 ; free physical = 147846 ; free virtual = 150744

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 128d1092c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2964.355 ; gain = 229.965 ; free physical = 147466 ; free virtual = 150363

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 128d1092c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3115.324 ; gain = 0.004 ; free physical = 147344 ; free virtual = 150242
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 128d1092c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3115.324 ; gain = 0.004 ; free physical = 147344 ; free virtual = 150242
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 128d1092c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3115.324 ; gain = 0.004 ; free physical = 147344 ; free virtual = 150241
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 128d1092c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3115.324 ; gain = 0.004 ; free physical = 147344 ; free virtual = 150241
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 128d1092c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3115.324 ; gain = 0.004 ; free physical = 147343 ; free virtual = 150241
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 128d1092c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3115.324 ; gain = 0.004 ; free physical = 147343 ; free virtual = 150241

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 128d1092c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3410.270 ; gain = 0.000 ; free physical = 147331 ; free virtual = 150229
Ending Power Optimization Task | Checksum: 128d1092c

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3410.270 ; gain = 294.945 ; free physical = 147335 ; free virtual = 150232

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 128d1092c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.270 ; gain = 0.000 ; free physical = 147335 ; free virtual = 150232

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.270 ; gain = 0.000 ; free physical = 147334 ; free virtual = 150232
Ending Netlist Obfuscation Task | Checksum: 128d1092c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.270 ; gain = 0.000 ; free physical = 147334 ; free virtual = 150232
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 3410.270 ; gain = 775.539 ; free physical = 147334 ; free virtual = 150232
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 01:01:51 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 01:01:56 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 3
In 0 is 1
Weight 1 is 2
In 1 is 2
Weight 2 is 2
In 2 is 3
Weight 3 is 1
In 3 is 0
Calling
Expected 3, got 3
Expected 4, got 4
Expected 6, got 6
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148695 ; free virtual = 151586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148694 ; free virtual = 151585
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148703 ; free virtual = 151595
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148702 ; free virtual = 151594
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 4.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_single_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148683 ; free virtual = 151576
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148682 ; free virtual = 151574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_1P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('mul_table_V_load_2', /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:28->/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:87) on array 'mul_table_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'mul_table_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.94 seconds; current allocated memory: 180.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 180.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 181.108 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148667 ; free virtual = 151560
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 148038 ; free virtual = 150932
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 01:02:43 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.54 seconds; peak allocated memory: 181.108 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 01:02:53 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.535 ; gain = 2.023 ; free physical = 148260 ; free virtual = 151154
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18534
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.469 ; gain = 5.871 ; free physical = 147938 ; free virtual = 150832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:39]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.418 ; gain = 44.820 ; free physical = 147991 ; free virtual = 150885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.254 ; gain = 59.656 ; free physical = 147982 ; free virtual = 150877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.262 ; gain = 67.664 ; free physical = 147981 ; free virtual = 150876
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.176 ; gain = 76.578 ; free physical = 147966 ; free virtual = 150861
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147731 ; free virtual = 150628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 16x4          | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147737 ; free virtual = 150634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147737 ; free virtual = 150633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147736 ; free virtual = 150633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147736 ; free virtual = 150633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147736 ; free virtual = 150633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147736 ; free virtual = 150633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147736 ; free virtual = 150633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147736 ; free virtual = 150633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     6|
|4     |LUT4 |     5|
|5     |LUT5 |     4|
|6     |LUT6 |     5|
|7     |FDRE |     9|
|8     |FDSE |     1|
|9     |IBUF |    19|
|10    |OBUF |    23|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    74|
|2     |  mul_table_V_U                |calculate_value_mbkb     |    16|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |    16|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147736 ; free virtual = 150633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147739 ; free virtual = 150635
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.930 ; gain = 238.332 ; free physical = 147739 ; free virtual = 150635
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.984 ; gain = 0.000 ; free physical = 147810 ; free virtual = 150707
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.668 ; gain = 0.000 ; free physical = 147718 ; free virtual = 150615
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2633.668 ; gain = 383.133 ; free physical = 147851 ; free virtual = 150747
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2730.359 ; gain = 96.691 ; free physical = 147851 ; free virtual = 150748

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18725f744

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3025.324 ; gain = 294.965 ; free physical = 147436 ; free virtual = 150333

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18725f744

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3175.293 ; gain = 0.004 ; free physical = 147328 ; free virtual = 150224
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18725f744

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3175.293 ; gain = 0.004 ; free physical = 147328 ; free virtual = 150224
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 148ae5878

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3175.293 ; gain = 0.004 ; free physical = 147327 ; free virtual = 150223
INFO: [Opt 31-389] Phase Sweep created 12 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 148ae5878

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3175.293 ; gain = 0.004 ; free physical = 147326 ; free virtual = 150223
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: f93c92df

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3175.293 ; gain = 0.004 ; free physical = 147326 ; free virtual = 150223
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              12  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b82eb70c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3175.293 ; gain = 0.004 ; free physical = 147326 ; free virtual = 150222

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b82eb70c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3175.293 ; gain = 0.000 ; free physical = 147337 ; free virtual = 150234

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b82eb70c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.293 ; gain = 0.000 ; free physical = 147337 ; free virtual = 150234

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.293 ; gain = 0.000 ; free physical = 147337 ; free virtual = 150234
Ending Netlist Obfuscation Task | Checksum: b82eb70c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3175.293 ; gain = 0.000 ; free physical = 147337 ; free virtual = 150234
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3175.293 ; gain = 541.625 ; free physical = 147337 ; free virtual = 150234
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 01:04:05 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 01:04:09 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 3
In 0 is 1
Weight 1 is 3
In 1 is 2
Weight 2 is 3
In 2 is 2
Weight 3 is 2
In 3 is 2
Calling
Expected 3, got 3
Expected 6, got 6
Expected 6, got 6
Expected 4, got 4
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148711 ; free virtual = 151603
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148711 ; free virtual = 151603
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148696 ; free virtual = 151588
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148701 ; free virtual = 151593
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:77) in function 'calculate_value' completely with a factor of 4.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'mul_table.V'  in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'lutram_dual_port_mul' into 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:81) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148673 ; free virtual = 151566
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148680 ; free virtual = 151572
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
WARNING: [SCHED 204-69] Unable to satisfy resource constraint for The memory core ROM_2P_LUTRAM has insufficient ports to support accesses to array 'mul_table_V' (II = 1)..
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.8 seconds; current allocated memory: 180.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 180.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_table_V' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 181.052 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 307.31 MHz
INFO: [RTMG 210-279] Implementing memory 'calculate_value_mbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148677 ; free virtual = 151571
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.441 ; gain = 2.020 ; free physical = 148042 ; free virtual = 150936
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 01:04:57 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.98 seconds; peak allocated memory: 181.052 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 01:05:07 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 148267 ; free virtual = 151161
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20626
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147953 ; free virtual = 150847
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'calculate_value_mbkb_rom' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file './calculate_value_mbkb_rom.dat' is read successfully [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb_rom' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value_mbkb' (2#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value_mbkb.v:52]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (3#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2295.414 ; gain = 44.820 ; free physical = 147991 ; free virtual = 150886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.250 ; gain = 59.656 ; free physical = 147986 ; free virtual = 150880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2318.258 ; gain = 67.664 ; free physical = 147986 ; free virtual = 150880
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2337.062 ; gain = 86.469 ; free physical = 147975 ; free virtual = 150871
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2489.926 ; gain = 239.332 ; free physical = 147739 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-------------------------+------------+---------------+----------------+
|Module Name              | RTL Object | Depth x Width | Implemented As | 
+-------------------------+------------+---------------+----------------+
|calculate_value_mbkb_rom | p_0_out    | 16x4          | LUT            | 
|calculate_value_mbkb_rom | p_0_out    | 16x4          | LUT            | 
+-------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.926 ; gain = 239.332 ; free physical = 147738 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2489.926 ; gain = 239.332 ; free physical = 147734 ; free virtual = 150631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.926 ; gain = 239.332 ; free physical = 147738 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.926 ; gain = 239.332 ; free physical = 147738 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.926 ; gain = 239.332 ; free physical = 147738 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.926 ; gain = 239.332 ; free physical = 147738 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.926 ; gain = 239.332 ; free physical = 147738 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.926 ; gain = 239.332 ; free physical = 147738 ; free virtual = 150635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |     3|
|5     |LUT5 |     6|
|6     |LUT6 |     7|
|7     |FDRE |    12|
|8     |IBUF |    19|
|9     |OBUF |    23|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------------------------+------+
|      |Instance                       |Module                   |Cells |
+------+-------------------------------+-------------------------+------+
|1     |top                            |                         |    75|
|2     |  mul_table_V_U                |calculate_value_mbkb     |    21|
|3     |    calculate_value_mbkb_rom_U |calculate_value_mbkb_rom |    21|
+------+-------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.926 ; gain = 239.332 ; free physical = 147738 ; free virtual = 150634
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.926 ; gain = 239.332 ; free physical = 147737 ; free virtual = 150634
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2489.926 ; gain = 239.332 ; free physical = 147737 ; free virtual = 150634
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.980 ; gain = 0.000 ; free physical = 147795 ; free virtual = 150692
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.664 ; gain = 0.000 ; free physical = 147725 ; free virtual = 150622
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2634.664 ; gain = 384.133 ; free physical = 147867 ; free virtual = 150763
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
DEFINING ap_clk
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2713.543 ; gain = 78.879 ; free physical = 147856 ; free virtual = 150753

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: a832b3b7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3031.516 ; gain = 317.973 ; free physical = 147453 ; free virtual = 150350

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a832b3b7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3181.484 ; gain = 0.004 ; free physical = 147344 ; free virtual = 150241
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a832b3b7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3181.484 ; gain = 0.004 ; free physical = 147344 ; free virtual = 150241
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17120a23b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3181.484 ; gain = 0.004 ; free physical = 147344 ; free virtual = 150241
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 17120a23b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3181.484 ; gain = 0.004 ; free physical = 147344 ; free virtual = 150241
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 9430f491

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3181.484 ; gain = 0.004 ; free physical = 147344 ; free virtual = 150241
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 7019341b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3181.484 ; gain = 0.004 ; free physical = 147344 ; free virtual = 150241

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7019341b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3181.484 ; gain = 0.000 ; free physical = 147344 ; free virtual = 150241

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7019341b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.484 ; gain = 0.000 ; free physical = 147344 ; free virtual = 150241

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.484 ; gain = 0.000 ; free physical = 147344 ; free virtual = 150241
Ending Netlist Obfuscation Task | Checksum: 7019341b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3181.484 ; gain = 0.000 ; free physical = 147344 ; free virtual = 150241
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3181.484 ; gain = 546.820 ; free physical = 147344 ; free virtual = 150241
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 01:06:19 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 3
NEXT
DEFAULT

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 01:06:23 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 7
In 0 is 2
Weight 1 is 2
In 1 is 4
Weight 2 is 7
In 2 is 0
Weight 3 is 0
In 3 is 7
Calling
Expected 14, got 14
Expected 8, got 8
Expected 0, got 0
Expected 0, got 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148709 ; free virtual = 151600
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148709 ; free virtual = 151600
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148707 ; free virtual = 151599
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148704 ; free virtual = 151596
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148685 ; free virtual = 151578
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148682 ; free virtual = 151575
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.58 seconds; current allocated memory: 181.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 182.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 182.298 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 617.28 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148673 ; free virtual = 151567
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2287.445 ; gain = 2.020 ; free physical = 148042 ; free virtual = 150936
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 01:07:09 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.16 seconds; peak allocated memory: 182.298 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 01:07:20 2025...
Completed hls synthesis

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source /mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_vivado.tcl
# create_project -force /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_vivado_prj -part xc7z020clg400-1
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.531 ; gain = 2.023 ; free physical = 148266 ; free virtual = 151160
# add_files /mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog
# synth_design -top calculate_value -part xc7z020clg400-1
Command: synth_design -top calculate_value -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22704
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2256.465 ; gain = 5.871 ; free physical = 147956 ; free virtual = 150850
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'calculate_value' [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
INFO: [Synth 8-6155] done synthesizing module 'calculate_value' (1#1) [/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1/syn/verilog/calculate_value.v:12]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2294.414 ; gain = 43.820 ; free physical = 147986 ; free virtual = 150880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2309.250 ; gain = 58.656 ; free physical = 147989 ; free virtual = 150884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2317.258 ; gain = 66.664 ; free physical = 147989 ; free virtual = 150884
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2327.172 ; gain = 76.578 ; free physical = 147988 ; free virtual = 150883
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2480.973 ; gain = 230.379 ; free physical = 147742 ; free virtual = 150639
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.945 ; gain = 233.352 ; free physical = 147742 ; free virtual = 150639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2491.949 ; gain = 241.355 ; free physical = 147741 ; free virtual = 150638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.953 ; gain = 241.359 ; free physical = 147741 ; free virtual = 150638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.953 ; gain = 241.359 ; free physical = 147741 ; free virtual = 150638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.953 ; gain = 241.359 ; free physical = 147741 ; free virtual = 150638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.953 ; gain = 241.359 ; free physical = 147741 ; free virtual = 150638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.953 ; gain = 241.359 ; free physical = 147741 ; free virtual = 150638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.953 ; gain = 241.359 ; free physical = 147741 ; free virtual = 150638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT4 |     4|
|3     |LUT6 |    16|
|4     |IBUF |    25|
|5     |OBUF |    31|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    80|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 2491.953 ; gain = 241.359 ; free physical = 147741 ; free virtual = 150638
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.953 ; gain = 241.359 ; free physical = 147745 ; free virtual = 150642
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2491.957 ; gain = 241.359 ; free physical = 147745 ; free virtual = 150642
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.020 ; gain = 0.000 ; free physical = 147814 ; free virtual = 150711
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.734 ; gain = 0.000 ; free physical = 147729 ; free virtual = 150626
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2633.734 ; gain = 383.203 ; free physical = 147870 ; free virtual = 150767
WARNING: [Vivado 12-584] No ports matched 'ap_clk'.
# set clk_ports [get_ports ap_clk]
# if {[llength $clk_ports] > 0} {
#     puts "DEFINING ap_clk"
#     create_clock -period 10 -name default $clk_ports
# } else {
#     puts "CREATING VIRTUAL CLOCK"
#     create_clock -name virtual_clk -period 10
# }
CREATING VIRTUAL CLOCK
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.363 ; gain = 102.629 ; free physical = 147860 ; free virtual = 150757

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 159a85c06

Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3025.328 ; gain = 288.965 ; free physical = 147460 ; free virtual = 150357

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 159a85c06

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3176.297 ; gain = 0.004 ; free physical = 147346 ; free virtual = 150243
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 159a85c06

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3176.297 ; gain = 0.004 ; free physical = 147346 ; free virtual = 150243
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 159a85c06

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3176.297 ; gain = 0.004 ; free physical = 147346 ; free virtual = 150243
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 159a85c06

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3176.297 ; gain = 0.004 ; free physical = 147346 ; free virtual = 150243
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 159a85c06

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3176.297 ; gain = 0.004 ; free physical = 147346 ; free virtual = 150243
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 159a85c06

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3176.297 ; gain = 0.004 ; free physical = 147346 ; free virtual = 150243

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 159a85c06

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3176.297 ; gain = 0.000 ; free physical = 147346 ; free virtual = 150243

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 159a85c06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.297 ; gain = 0.000 ; free physical = 147346 ; free virtual = 150243

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.297 ; gain = 0.000 ; free physical = 147346 ; free virtual = 150243
Ending Netlist Obfuscation Task | Checksum: 159a85c06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3176.297 ; gain = 0.000 ; free physical = 147346 ; free virtual = 150243
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 3176.297 ; gain = 542.562 ; free physical = 147346 ; free virtual = 150243
# report_utilization -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.rpt
# report_utilization -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_util.xml
# report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt 
Command: report_power -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.rpt
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Command: report_power -format xml -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_power.xml
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# close_project
INFO: [Common 17-206] Exiting Vivado at Wed May 28 01:08:33 2025...
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'tr720' on host 'cccad4.doc.ic.ac.uk' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed May 28 01:08:37 BST 2025
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/mnt/ccnas2/tdp/tr720/final-year-project-workspace'
Sourcing Tcl script '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/scripts/mul_exploration/run_hls.tcl'
INFO: [HLS 200-10] Opening and resetting project '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj'.
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' to the project
INFO: [HLS 200-10] Adding design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/config.h' to the project
INFO: [HLS 200-10] Adding test bench file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/design_exploration_hls_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main_test.cpp in debug mode
   Compiling ../../../../final-year-project/design_exploration/pointwise_mul/main.cpp in debug mode
   Generating csim.exe
Weight 0 is 5
In 0 is 6
Weight 1 is 0
In 1 is 0
Weight 2 is 2
In 2 is 2
Weight 3 is 4
In 3 is 7
Calling
Expected 30, got 30
Expected 0, got 0
Expected 4, got 4
Expected 28, got 28
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Simulated
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148711 ; free virtual = 151602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148711 ; free virtual = 151602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148707 ; free virtual = 151599
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148704 ; free virtual = 151597
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'calculate_value' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:46) in function 'calculate_value' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:57) in function 'calculate_value' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:66) in function 'calculate_value' completely with a factor of 0.
INFO: [XFORM 203-101] Partitioning array 'weights.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'prev_in.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'result.V' (/mnt/ccnas2/tdp/tr720/final-year-project-workspace/final-year-project/design_exploration/pointwise_mul/main.cpp:39) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148685 ; free virtual = 151579
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148683 ; free virtual = 151576
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calculate_value' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'calculate_value'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.71 seconds; current allocated memory: 181.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 182.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calculate_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/weights_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_0_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_1_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_2_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/prev_in_3_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'calculate_value/result_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calculate_value' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'calculate_value_mul_3ns_3ns_6_1_1' to 'calculate_value_mbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'calculate_value_mbkb': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'calculate_value'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 182.403 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 310.56 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'calculate_value_mbkb_Mul_LUT_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1760.289 ; gain = 1231.883 ; free physical = 148681 ; free virtual = 151575
INFO: [VHDL 208-304] Generating VHDL RTL for calculate_value.
INFO: [VLOG 209-307] Generating Verilog RTL for calculate_value.
Synthesised
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/homes/tr720/.Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2286.910 ; gain = 2.020 ; free physical = 148043 ; free virtual = 150937
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/ccnas2/bdp/opt/Xilinx/Vivado/2020.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed May 28 01:09:24 2025...
Exported
Closing project
INFO: [HLS 200-112] Total elapsed time: 57.8 seconds; peak allocated memory: 182.403 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed May 28 01:09:34 2025...
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 4
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 6
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 8
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 10
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 12
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 14
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 16
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION N: 8
ITERATION IN WIDTH: 1
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 2
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 3
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 4
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 6
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 8
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 10
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 12
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 14
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 16
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION N: 16
ITERATION IN WIDTH: 1
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 2
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 3
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 4
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 6
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 8
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 10
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 12
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 14
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 16
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION N: 32
ITERATION IN WIDTH: 1
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 2
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 3
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 4
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 6
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 8
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 10
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 12
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 14
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 16
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION N: 64
ITERATION IN WIDTH: 1
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 2
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 3
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 4
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 6
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 8
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 10
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 12
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 14
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 16
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION N: 128
ITERATION IN WIDTH: 1
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 2
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 3
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 4
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 6
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 8
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 10
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 12
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 14
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 16
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION N: 256
ITERATION IN WIDTH: 1
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 2
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 3
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 4
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 6
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 8
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
BRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
LUTRAM
SINGLE PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DUAL PORT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 10
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 12
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 14
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
ITERATION IN WIDTH: 16
NEXT
DEFAULT
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
FABRIC
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
NEXT
DSP
Completed hls synthesis
Copied power reports
Copied timing reports
Copied util reports
Completed vivado synthesis
