--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1057 paths analyzed, 211 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.721ns.
--------------------------------------------------------------------------------
Slack:                  15.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.624ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.589 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A2       net (fanout=1)        0.729   M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_counter_d1101
    SLICE_X14Y35.C4      net (fanout=2)        1.475   Mmux_M_counter_d1101
    SLICE_X14Y35.C       Tilo                  0.235   M_counter_q[9]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y39.C4      net (fanout=15)       1.028   Mmux_M_counter_d110
    SLICE_X17Y39.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d201
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.624ns (1.392ns logic, 3.232ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  15.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.566ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (0.717 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y46.SR       net (fanout=19)       3.620   M_reset_cond_out
    SLICE_X8Y46.CLK      Tsrck                 0.428   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.566ns (0.946ns logic, 3.620ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  15.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.677 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y39.SR      net (fanout=19)       3.532   M_reset_cond_out
    SLICE_X17Y39.CLK     Tsrck                 0.438   M_counter_q[27]
                                                       M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (0.956ns logic, 3.532ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  15.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.677 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y39.SR      net (fanout=19)       3.532   M_reset_cond_out
    SLICE_X17Y39.CLK     Tsrck                 0.413   M_counter_q[27]
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.931ns logic, 3.532ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  15.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.677 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y39.SR      net (fanout=19)       3.532   M_reset_cond_out
    SLICE_X17Y39.CLK     Tsrck                 0.410   M_counter_q[27]
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (0.928ns logic, 3.532ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  15.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.600 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A2       net (fanout=1)        0.729   M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_counter_d1101
    SLICE_X14Y37.C4      net (fanout=2)        1.433   Mmux_M_counter_d1101
    SLICE_X14Y37.C       Tilo                  0.235   M_counter_q[20]
                                                       Mmux_M_counter_d1102_1
    SLICE_X15Y33.B1      net (fanout=13)       0.993   Mmux_M_counter_d1102
    SLICE_X15Y33.CLK     Tas                   0.373   M_counter_q[2]
                                                       Mmux_M_counter_d11
                                                       M_counter_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (1.392ns logic, 3.155ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  15.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.534ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.589 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A2       net (fanout=1)        0.729   M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_counter_d1101
    SLICE_X14Y35.C4      net (fanout=2)        1.475   Mmux_M_counter_d1101
    SLICE_X14Y35.C       Tilo                  0.235   M_counter_q[9]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y39.A5      net (fanout=15)       0.938   Mmux_M_counter_d110
    SLICE_X17Y39.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d181
                                                       M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.534ns (1.392ns logic, 3.142ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  15.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (0.684 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y36.SR      net (fanout=19)       3.473   M_reset_cond_out
    SLICE_X17Y36.CLK     Tsrck                 0.468   M_counter_q[17]
                                                       M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (0.986ns logic, 3.473ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.429ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (0.684 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y36.SR      net (fanout=19)       3.473   M_reset_cond_out
    SLICE_X17Y36.CLK     Tsrck                 0.438   M_counter_q[17]
                                                       M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (0.956ns logic, 3.473ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  15.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.404ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (0.684 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y36.SR      net (fanout=19)       3.473   M_reset_cond_out
    SLICE_X17Y36.CLK     Tsrck                 0.413   M_counter_q[17]
                                                       M_counter_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.404ns (0.931ns logic, 3.473ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.401ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (0.684 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y36.SR      net (fanout=19)       3.473   M_reset_cond_out
    SLICE_X17Y36.CLK     Tsrck                 0.410   M_counter_q[17]
                                                       M_counter_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (0.928ns logic, 3.473ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.421ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.716 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=19)       3.433   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.470   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.421ns (0.988ns logic, 3.433ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  15.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.447ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.589 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A2       net (fanout=1)        0.729   M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_counter_d1101
    SLICE_X14Y35.C4      net (fanout=2)        1.475   Mmux_M_counter_d1101
    SLICE_X14Y35.C       Tilo                  0.235   M_counter_q[9]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y39.B6      net (fanout=15)       0.851   Mmux_M_counter_d110
    SLICE_X17Y39.CLK     Tas                   0.373   M_counter_q[27]
                                                       Mmux_M_counter_d191
                                                       M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.447ns (1.392ns logic, 3.055ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  15.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.401ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.716 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=19)       3.433   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.450   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (0.968ns logic, 3.433ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  15.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.389ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.716 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y45.SR       net (fanout=19)       3.433   M_reset_cond_out
    SLICE_X9Y45.CLK      Tsrck                 0.438   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                      4.389ns (0.956ns logic, 3.433ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  15.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.432ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.598 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A2       net (fanout=1)        0.729   M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_counter_d1101
    SLICE_X14Y37.C4      net (fanout=2)        1.433   Mmux_M_counter_d1101
    SLICE_X14Y37.C       Tilo                  0.235   M_counter_q[20]
                                                       Mmux_M_counter_d1102_1
    SLICE_X17Y35.B4      net (fanout=13)       0.878   Mmux_M_counter_d1102
    SLICE_X17Y35.CLK     Tas                   0.373   M_counter_q[13]
                                                       Mmux_M_counter_d31
                                                       M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.432ns (1.392ns logic, 3.040ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  15.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.716 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y45.SR       net (fanout=19)       3.433   M_reset_cond_out
    SLICE_X8Y45.CLK      Tsrck                 0.428   M_state_q_FSM_FFd1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (0.946ns logic, 3.433ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  15.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.679 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y38.SR      net (fanout=19)       3.345   M_reset_cond_out
    SLICE_X17Y38.CLK     Tsrck                 0.468   M_counter_q[24]
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (0.986ns logic, 3.345ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  15.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.366ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.714 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y45.SR      net (fanout=19)       3.435   M_reset_cond_out
    SLICE_X11Y45.CLK     Tsrck                 0.413   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      4.366ns (0.931ns logic, 3.435ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  15.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.591 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A2       net (fanout=1)        0.729   M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_counter_d1101
    SLICE_X14Y35.C4      net (fanout=2)        1.475   Mmux_M_counter_d1101
    SLICE_X14Y35.C       Tilo                  0.235   M_counter_q[9]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y38.A4      net (fanout=15)       0.809   Mmux_M_counter_d110
    SLICE_X17Y38.CLK     Tas                   0.373   M_counter_q[24]
                                                       Mmux_M_counter_d141
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (1.392ns logic, 3.013ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.714 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X11Y45.SR      net (fanout=19)       3.435   M_reset_cond_out
    SLICE_X11Y45.CLK     Tsrck                 0.410   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (0.928ns logic, 3.435ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  15.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.364ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.716 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y45.SR       net (fanout=19)       3.433   M_reset_cond_out
    SLICE_X9Y45.CLK      Tsrck                 0.413   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (0.931ns logic, 3.433ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  15.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.361ns (Levels of Logic = 0)
  Clock Path Skew:      -0.099ns (0.716 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X9Y45.SR       net (fanout=19)       3.433   M_reset_cond_out
    SLICE_X9Y45.CLK      Tsrck                 0.410   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      4.361ns (0.928ns logic, 3.433ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  15.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.301ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.679 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y38.SR      net (fanout=19)       3.345   M_reset_cond_out
    SLICE_X17Y38.CLK     Tsrck                 0.438   M_counter_q[24]
                                                       M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (0.956ns logic, 3.345ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.384ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.600 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A2       net (fanout=1)        0.729   M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_counter_d1101
    SLICE_X14Y37.C4      net (fanout=2)        1.433   Mmux_M_counter_d1101
    SLICE_X14Y37.C       Tilo                  0.235   M_counter_q[20]
                                                       Mmux_M_counter_d1102_1
    SLICE_X15Y33.C3      net (fanout=13)       0.830   Mmux_M_counter_d1102
    SLICE_X15Y33.CLK     Tas                   0.373   M_counter_q[2]
                                                       Mmux_M_counter_d121
                                                       M_counter_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (1.392ns logic, 2.992ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.378ns (Levels of Logic = 3)
  Clock Path Skew:      -0.053ns (0.598 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A2       net (fanout=1)        0.729   M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_counter_d1101
    SLICE_X14Y37.C4      net (fanout=2)        1.433   Mmux_M_counter_d1101
    SLICE_X14Y37.C       Tilo                  0.235   M_counter_q[20]
                                                       Mmux_M_counter_d1102_1
    SLICE_X17Y35.A4      net (fanout=13)       0.824   Mmux_M_counter_d1102
    SLICE_X17Y35.CLK     Tas                   0.373   M_counter_q[13]
                                                       Mmux_M_counter_d21
                                                       M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (1.392ns logic, 2.986ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  15.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.276ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.679 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y38.SR      net (fanout=19)       3.345   M_reset_cond_out
    SLICE_X17Y38.CLK     Tsrck                 0.413   M_counter_q[24]
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.276ns (0.931ns logic, 3.345ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  15.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.679 - 0.815)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y10.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y38.SR      net (fanout=19)       3.345   M_reset_cond_out
    SLICE_X17Y38.CLK     Tsrck                 0.410   M_counter_q[24]
                                                       M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (0.928ns logic, 3.345ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.342ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.591 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A2       net (fanout=1)        0.729   M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_counter_d1101
    SLICE_X14Y35.C4      net (fanout=2)        1.475   Mmux_M_counter_d1101
    SLICE_X14Y35.C       Tilo                  0.235   M_counter_q[9]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y38.B5      net (fanout=15)       0.746   Mmux_M_counter_d110
    SLICE_X17Y38.CLK     Tas                   0.373   M_counter_q[24]
                                                       Mmux_M_counter_d151
                                                       M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (1.392ns logic, 2.950ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.591 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.AQ       Tcko                  0.525   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A2       net (fanout=1)        0.729   M_state_q_FSM_FFd1_1
    SLICE_X9Y45.A        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       Mmux_M_counter_d1101
    SLICE_X14Y35.C4      net (fanout=2)        1.475   Mmux_M_counter_d1101
    SLICE_X14Y35.C       Tilo                  0.235   M_counter_q[9]
                                                       Mmux_M_counter_d1102
    SLICE_X17Y38.D5      net (fanout=15)       0.745   Mmux_M_counter_d110
    SLICE_X17Y38.CLK     Tas                   0.373   M_counter_q[24]
                                                       Mmux_M_counter_d171
                                                       M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (1.392ns logic, 2.949ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_1/CLK
  Logical resource: M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_0/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_1/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_2/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_3/CK
  Location pin: SLICE_X6Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_4/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_5/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_6/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_7/CK
  Location pin: SLICE_X6Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_8/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_9/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_10/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_11/CK
  Location pin: SLICE_X6Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_12/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_13/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_14/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_15/CK
  Location pin: SLICE_X6Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_16/CK
  Location pin: SLICE_X6Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_17/CK
  Location pin: SLICE_X6Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_18/CK
  Location pin: SLICE_X6Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_19/CK
  Location pin: SLICE_X6Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myBlinker_blink/CLK
  Logical resource: myBlinker/M_counter_q_20/CK
  Location pin: SLICE_X6Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myBlinker_blink/CLK
  Logical resource: myBlinker/M_counter_q_21/CK
  Location pin: SLICE_X6Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myBlinker_blink/CLK
  Logical resource: myBlinker/M_counter_q_22/CK
  Location pin: SLICE_X6Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[9]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X14Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.721|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1057 paths, 0 nets, and 207 connections

Design statistics:
   Minimum period:   4.721ns{1}   (Maximum frequency: 211.820MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 04 17:23:09 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



