{"platformName":"eFPGA_GPIO","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"eFPGA_GPIO","platHandOff":"<platformDir>.xsa","platIntHandOff":"<platformDir>/hw/eFPGA_GPIO.xsa","deviceType":"zynq","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"eFPGA_GPIO","systems":[{"systemName":"eFPGA_GPIO","systemDesc":"eFPGA_GPIO","sysIsBootAutoGen":"true","systemDispName":"eFPGA_GPIO","sysActiveDom":"standalone_domain","sysDefaultDom":"standalone_domain","domains":[{"domainName":"zynq_fsbl","domainDispName":"zynq_fsbl","domainDesc":"FSBL Application BSP - Auto Generated.","processors":"ps7_cortexa9_0","os":"standalone","sdxOs":"standalone","debugEnable":"","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"7.1","mssFile":"","md5Digest":"296750e29237d2b4baf511cec1a5b995","compatibleApp":"zynq_fsbl","domType":"bootDomain","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":["xilffs:4.2","xilrsa:1.5"],"libOptions":{"libsContainingOptions":[]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}},{"domainName":"standalone_domain","domainDispName":"standalone on ps7_cortexa9_0","domainDesc":"standalone_domain","processors":"ps7_cortexa9_0","os":"standalone","sdxOs":"standalone","qemuArgs":"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt","qemuData":"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"7.1","mssFile":"","md5Digest":"ef64fa8ae1259d26b3939c404ecbccdb","compatibleApp":"","domType":"mssDomain","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":[],"libOptions":{"standalone":{"stdin":"ps7_uart_1","stdout":"ps7_uart_1","libOptionNames":["stdin","stdout"]},"libsContainingOptions":["standalone"]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
