head	1.3;
access;
symbols
	binutils-2_15:1.1.2.2
	cvs-200406091940:1.1.1.2
	MIRBSD_7quater:1.2
	cvs-200405160640:1.1.1.1
	cvs-200401271800:1.1.1.1
	cvs-200401261630:1.1.1.1
	cvs-200401021645:1.1.1.1
	MIRBSD_7_ALPHA:1.2.0.6
	MIRBSD_7:1.2.0.4
	cvs-200312222040:1.1.1.1
	cvs-200312031730:1.1.1.1
	MIRBSD_7ter:1.2
	MIRBSD_7_DEV:1.2.0.2
	cvs-200310020700:1.1.1.1
	cvs-200309271030:1.1.1.1
	cvs-200309251530:1.1.1.1
	binutils_2_14:1.1.2.2
	binutils_2_11_2:1.1.2.1
	FSF:1.1.2
	cvs-200308302005:1.1.1.1
	cvs-200308171200:1.1.1.1
	ctm-3496:1.1.1.1
	ctm-3449:1.1.1.1
	ctm-3437:1.1.1.1
	cvs-200307191805:1.1.1.1
	ctm-3425:1.1.1.1
	cvs-200307091500:1.1.1.1
	ctm-3389:1.1.1.1
	cvs-200306291430:1.1.1.1
	ctm-3341:1.1.1.1
	MIRBSD_5:1.1.1.1
	cvs-200306082100:1.1.1.1
	ctm-3316:1.1.1.1
	ctm-3272:1.1.1.1
	ctm-3264:1.1.1.1
	cvs-200305071630:1.1.1.1
	MIRBSD_4:1.1.1.1
	ctm-3203:1.1.1.1
	cvs-20030410-1130:1.1.1.1
	ctm-3155:1.1.1.1
	ctm-3132:1.1.1.1
	openbsd:1.1.1;
locks; strict;
comment	@ * @;


1.3
date	2004.08.11.21.29.45;	author tg;	state dead;
branches;
next	1.2;

1.2
date	2003.09.23.21.08.17;	author tg;	state Exp;
branches;
next	1.1;

1.1
date	2003.03.22.17.41.19;	author tg;	state Exp;
branches
	1.1.1.1
	1.1.2.1;
next	;

1.1.1.1
date	2003.03.22.17.41.19;	author tg;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	2004.06.09.20.32.21;	author tg;	state Exp;
branches;
next	;

1.1.2.1
date	2003.09.23.15.43.13;	author tg;	state Exp;
branches;
next	1.1.2.2;

1.1.2.2
date	2003.09.23.16.08.32;	author tg;	state Exp;
branches;
next	;


desc
@@


1.3
log
@remove old binutils
@
text
@/* Disassembly routines for TMS320C54X architecture
   Copyright 1999, 2000, 2001 Free Software Foundation, Inc.
   Contributed by Timothy Wall (twall@@cygnus.com)

   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2 of the License, or
   (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA
   02111-1307, USA.  */

#include <errno.h>
#include <math.h>
#include <stdlib.h>
#include "sysdep.h"
#include "dis-asm.h"
#include "opcode/tic54x.h"
#include "coff/tic54x.h"

static int has_lkaddr (unsigned short, const template *);
static int get_insn_size (unsigned short, const template *);
static int print_instruction (disassemble_info *, bfd_vma,
                              unsigned short, const char *,
                              const enum optype [], int, int);
static int print_parallel_instruction (disassemble_info *, bfd_vma,
                                       unsigned short, 
                                       const template *, int);
static int sprint_dual_address (disassemble_info *,char [],
                                unsigned short);
static int sprint_indirect_address (disassemble_info *,char [],
                                    unsigned short);
static int sprint_direct_address (disassemble_info *,char [],
                                  unsigned short);
static int sprint_mmr (disassemble_info *,char [],int);
static int sprint_condition (disassemble_info *,char *,unsigned short);
static int sprint_cc2 (disassemble_info *,char *,unsigned short);

int
print_insn_tic54x (bfd_vma memaddr, disassemble_info *info)
{
  bfd_byte opbuf[2];
  unsigned short opcode;
  int status, size;
  const template* tm;

  status = (*info->read_memory_func) (memaddr, opbuf, 2, info);
  if (status != 0)
  {
    (*info->memory_error_func) (status, memaddr, info);
    return -1;
  }

  opcode = bfd_getl16 (opbuf);
  tm = tic54x_get_insn (info, memaddr, opcode, &size);

  info->bytes_per_line = 2;
  info->bytes_per_chunk = 2;
  info->octets_per_byte = 2;
  info->display_endian = BFD_ENDIAN_LITTLE;

  if (tm->flags & FL_PAR)
  {
    if (!print_parallel_instruction (info, memaddr, opcode, tm, size))
      return -1;
  }
  else
  {
    if (!print_instruction (info, memaddr, opcode,
                            (char *) tm->name,
                            tm->operand_types,
                            size, (tm->flags & FL_EXT)))
      return -1;
  }

  return size * 2;
}

static int
has_lkaddr (unsigned short memdata, const template *tm)
{
  return (IS_LKADDR (memdata)
	  && (OPTYPE (tm->operand_types[0]) == OP_Smem
	      || OPTYPE (tm->operand_types[1]) == OP_Smem
	      || OPTYPE (tm->operand_types[2]) == OP_Smem
	      || OPTYPE (tm->operand_types[1]) == OP_Sind
              || OPTYPE (tm->operand_types[0]) == OP_Lmem
              || OPTYPE (tm->operand_types[1]) == OP_Lmem));
}

/* always returns 1 (whether an insn template was found) since we provide an
   "unknown instruction" template */
const template*
tic54x_get_insn (disassemble_info *info, bfd_vma addr, 
                 unsigned short memdata, int *size)
{
  const template *tm = NULL;

  for (tm = tic54x_optab; tm->name; tm++)
  {
    if (tm->opcode == (memdata & tm->mask))
    {
      /* a few opcodes span two words */
      if (tm->flags & FL_EXT)
        {
          /* if lk addressing is used, the second half of the opcode gets
             pushed one word later */
          bfd_byte opbuf[2];
          bfd_vma addr2 = addr + 1 + has_lkaddr (memdata, tm);
          int status = (*info->read_memory_func) (addr2, opbuf, 2, info);
          // FIXME handle errors
          if (status == 0)
            {
              unsigned short data2 = bfd_getl16 (opbuf);
              if (tm->opcode2 == (data2 & tm->mask2))
                {
                  if (size) *size = get_insn_size (memdata, tm);
                  return tm;
                }
            }
        }
      else
        {
          if (size) *size = get_insn_size (memdata, tm);
          return tm;
        }
    }
  }
  for (tm = (template *) tic54x_paroptab; tm->name; tm++)
  {
    if (tm->opcode == (memdata & tm->mask))
    {
      if (size) *size = get_insn_size (memdata, tm);
      return tm;
    }
  }

  if (size) *size = 1;
  return &tic54x_unknown_opcode;
}

static int
get_insn_size (unsigned short memdata, const template *insn)
{
  int size;

  if (insn->flags & FL_PAR)
    {
      /* only non-parallel instructions support lk addressing */
      size = insn->words;
    }
  else
    {
      size = insn->words + has_lkaddr (memdata, insn);
    }

  return size;
}

int
print_instruction (info, memaddr, opcode, tm_name, tm_operands, size, ext)
  disassemble_info *info;
  bfd_vma memaddr;
  unsigned short opcode;
  const char *tm_name;
  const enum optype tm_operands[];
  int size;
  int ext;
{
  static int n;
  /* string storage for multiple operands */
  char operand[4][64] = { {0},{0},{0},{0}, };
  bfd_byte buf[2];
  unsigned long opcode2 = 0;
  unsigned long lkaddr = 0;
  enum optype src = OP_None;
  enum optype dst = OP_None;
  int i, shift;
  char *comma = "";

  info->fprintf_func (info->stream, "%-7s", tm_name);

  if (size > 1)
    {
      int status = (*info->read_memory_func) (memaddr + 1, buf, 2, info);
      if (status != 0)
        return 0;
      lkaddr = opcode2 = bfd_getl16 (buf);
      if (size > 2)
        {
          status = (*info->read_memory_func) (memaddr + 2, buf, 2, info);
          if (status != 0)
            return 0;
          opcode2 = bfd_getl16 (buf);
        }
    }

  for (i = 0; i < MAX_OPERANDS && OPTYPE (tm_operands[i]) != OP_None; i++)
    {
      char *next_comma = ",";
      int optional = (tm_operands[i] & OPT) != 0;

      switch (OPTYPE (tm_operands[i]))
        {
        case OP_Xmem:
          sprint_dual_address (info, operand[i], XMEM (opcode));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_Ymem:
          sprint_dual_address (info, operand[i], YMEM (opcode));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_Smem:
        case OP_Sind:
        case OP_Lmem:
          info->fprintf_func (info->stream, "%s", comma);
          if (INDIRECT (opcode))
            {
              if (MOD (opcode) >= 12)
                {
                  bfd_vma addr = lkaddr;
                  int arf = ARF (opcode);
                  int mod = MOD (opcode);
                  if (mod == 15)
                      info->fprintf_func (info->stream, "*(");
                  else
                      info->fprintf_func (info->stream, "*%sar%d(",
                                          (mod == 13 || mod == 14 ? "+" : ""),
                                          arf);
                  (*(info->print_address_func)) ((bfd_vma) addr, info);
                  info->fprintf_func (info->stream, ")%s",
                                      mod == 14 ? "%" : "");
                }
              else
                {
                  sprint_indirect_address (info, operand[i], opcode);
                  info->fprintf_func (info->stream, "%s", operand[i]);
                }
            }
          else
          {
            /* FIXME -- use labels (print_address_func) */
            /* in order to do this, we need to guess what DP is */
            sprint_direct_address (info, operand[i], opcode);
            info->fprintf_func (info->stream, "%s", operand[i]);
          }
          break;
        case OP_dmad:
          info->fprintf_func (info->stream, "%s", comma);
          (*(info->print_address_func)) ((bfd_vma) opcode2, info);
          break;
        case OP_xpmad:
          /* upper 7 bits of address are in the opcode */
          opcode2 += ((unsigned long) opcode & 0x7F) << 16;
          /* fall through */
        case OP_pmad:
          info->fprintf_func (info->stream, "%s", comma);
          (*(info->print_address_func)) ((bfd_vma) opcode2, info);
          break;
        case OP_MMRX:
          sprint_mmr (info, operand[i], MMRX (opcode));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_MMRY:
          sprint_mmr (info, operand[i], MMRY (opcode));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_MMR:
          sprint_mmr (info, operand[i], MMR (opcode));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_PA:
          sprintf (operand[i], "pa%d", (unsigned) opcode2);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_SRC:
          src = SRC (ext ? opcode2 : opcode) ? OP_B : OP_A;
          sprintf (operand[i], (src == OP_B) ? "b" : "a");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_SRC1:
          src = SRC1 (ext ? opcode2 : opcode) ? OP_B : OP_A;
          sprintf (operand[i], (src == OP_B) ? "b" : "a");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_RND:
          dst = DST (opcode) ? OP_B : OP_A;
          sprintf (operand[i], (dst == OP_B) ? "a" : "b");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_DST:
          dst = DST (ext ? opcode2 : opcode) ? OP_B : OP_A;
          if (!optional || dst != src)
            {
              sprintf (operand[i], (dst == OP_B) ? "b" : "a");
              info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
            }
          else
            next_comma = comma;
          break;
        case OP_B:
          sprintf (operand[i], "b");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_A:
          sprintf (operand[i], "a");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_ARX:
          sprintf (operand[i], "ar%d", (int) ARX (opcode));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_SHIFT:
          shift = SHIFT (ext ? opcode2 : opcode);
          if (!optional || shift != 0)
            {
              sprintf (operand[i], "%d", shift);
              info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
            }
          else
            next_comma = comma;
          break;
        case OP_SHFT:
          shift = SHFT (opcode);
          if (!optional || shift != 0)
            {
              sprintf (operand[i], "%d", (unsigned) shift);
              info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
            }
          else
            next_comma = comma;
          break;
        case OP_lk:
          sprintf (operand[i], "#%d", (int) (short) opcode2);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_T:
          sprintf (operand[i], "t");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_TS:
          sprintf (operand[i], "ts");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_k8:
          sprintf (operand[i], "%d", (int) ((signed char) (opcode & 0xFF)));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_16:
          sprintf (operand[i], "16");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_ASM:
          sprintf (operand[i], "asm");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_BITC:
          sprintf (operand[i], "%d", (int) (opcode & 0xF));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_CC:
          /* put all CC operands in the same operand */
          sprint_condition (info, operand[i], opcode);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          i = MAX_OPERANDS;
          break;
        case OP_CC2:
          sprint_cc2 (info, operand[i], opcode);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_CC3:
        {
          const char *code[] = { "eq", "lt", "gt", "neq" };
          sprintf (operand[i], code[CC3 (opcode)]);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        }
        case OP_123:
          {
            int code = (opcode >> 8) & 0x3;
            sprintf (operand[i], "%d", (code == 0) ? 1 : (code == 2) ? 2 : 3);
            info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
            break;
          }
        case OP_k5:
          sprintf (operand[i], "#%d",
                   (int) (((signed char) opcode & 0x1F) << 3) >> 3);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_k8u:
          sprintf (operand[i], "#%d", (unsigned) (opcode & 0xFF));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_k3:
          sprintf (operand[i], "#%d", (int) (opcode & 0x7));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_lku:
          sprintf (operand[i], "#%d", (unsigned) opcode2);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_N:
          n = (opcode >> 9) & 0x1;
          sprintf (operand[i], "st%d", n);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_SBIT:
        {
          const char *status0[] = {
            "0", "1", "2", "3", "4", "5", "6", "7", "8",
            "ovb", "ova", "c", "tc", "13", "14", "15"
          };
          const char *status1[] = {
            "0", "1", "2", "3", "4",
            "cmpt", "frct", "c16", "sxm", "ovm", "10",
            "intm", "hm", "xf", "cpl", "braf"
          };
          sprintf (operand[i], "%s",
                   n ? status1[SBIT (opcode)] : status0[SBIT (opcode)]);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        }
        case OP_12:
          sprintf (operand[i], "%d", (int) ((opcode >> 9) & 1) + 1);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_TRN:
          sprintf (operand[i], "trn");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_DP:
          sprintf (operand[i], "dp");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_k9:
          /* FIXME-- this is DP, print the original address? */
          sprintf (operand[i], "#%d", (int) (opcode & 0x1FF));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_ARP:
          sprintf (operand[i], "arp");
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        case OP_031:
          sprintf (operand[i], "%d", (int) (opcode & 0x1F));
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        default:
          sprintf (operand[i], "??? (0x%x)", tm_operands[i]);
          info->fprintf_func (info->stream, "%s%s", comma, operand[i]);
          break;
        }
      comma = next_comma;
    }
  return 1;
}

static int
print_parallel_instruction (info, memaddr, opcode, ptm, size)
  disassemble_info *info;
  bfd_vma memaddr;
  unsigned short opcode;
  const template *ptm;
  int size;
{
  print_instruction (info, memaddr, opcode,
                     ptm->name, ptm->operand_types, size, 0);
  info->fprintf_func (info->stream, " || ");
  return print_instruction (info, memaddr, opcode,
                            ptm->parname, ptm->paroperand_types, size, 0);
}

static int
sprint_dual_address (info, buf, code)
  disassemble_info *info ATTRIBUTE_UNUSED;
  char buf[];
  unsigned short code;
{
  const char *formats[] = {
    "*ar%d",
    "*ar%d-",
    "*ar%d+",
    "*ar%d+0%%",
  };
  return sprintf (buf, formats[XMOD (code)], XARX (code));
}

static int
sprint_indirect_address (info, buf, opcode)
  disassemble_info *info ATTRIBUTE_UNUSED;
  char buf[];
  unsigned short opcode;
{
  const char *formats[] = {
    "*ar%d",
    "*ar%d-",
    "*ar%d+",
    "*+ar%d",
    "*ar%d-0B",
    "*ar%d-0",
    "*ar%d+0",
    "*ar%d+0B",
    "*ar%d-%%",
    "*ar%d-0%%",
    "*ar%d+%%",
    "*ar%d+0%%",
  };
  return sprintf (buf, formats[MOD (opcode)], ARF (opcode));
}

static int
sprint_direct_address (info, buf, opcode)
  disassemble_info *info ATTRIBUTE_UNUSED;
  char buf[];
  unsigned short opcode;
{
  /* FIXME -- look up relocation if available */
  return sprintf (buf, "DP+0x%02x", (int) (opcode & 0x7F));
}

static int
sprint_mmr (info, buf, mmr)
  disassemble_info *info ATTRIBUTE_UNUSED;
  char buf[];
  int mmr;
{
  symbol *reg = (symbol *) mmregs;
  while (reg->name != NULL)
    {
      if (mmr == reg->value)
        {
          sprintf (buf, "%s", (reg + 1)->name);
          return 1;
        }
      ++reg;
    }
  sprintf (buf, "MMR(%d)", mmr); /* FIXME -- different targets.  */
  return 0;
}

static int
sprint_cc2 (info, buf, opcode)
  disassemble_info *info ATTRIBUTE_UNUSED;
  char *buf;
  unsigned short opcode;
{
  const char *cc2[] = {
    "??", "??", "ageq", "alt", "aneq", "aeq", "agt", "aleq",
    "??", "??", "bgeq", "blt", "bneq", "beq", "bgt", "bleq",
  };
  return sprintf (buf, "%s", cc2[opcode & 0xF]);
}

static int
sprint_condition (info, buf, opcode)
  disassemble_info *info ATTRIBUTE_UNUSED;
  char *buf;
  unsigned short opcode;
{
  char *start = buf;
  const char *cmp[] = {
      "??", "??", "geq", "lt", "neq", "eq", "gt", "leq"
  };
  if (opcode & 0x40)
    {
      char acc = (opcode & 0x8) ? 'b' : 'a';
      if (opcode & 0x7)
          buf += sprintf (buf, "%c%s%s", acc, cmp[(opcode & 0x7)],
                          (opcode & 0x20) ? ", " : "");
      if (opcode & 0x20)
          buf += sprintf (buf, "%c%s", acc, (opcode & 0x10) ? "ov" : "nov");
    }
  else if (opcode & 0x3F)
    {
      if (opcode & 0x30)
        buf += sprintf (buf, "%s%s",
                        ((opcode & 0x30) == 0x30) ? "tc" : "ntc",
                        (opcode & 0x0F) ? ", " : "");
      if (opcode & 0x0C)
        buf += sprintf (buf, "%s%s",
                        ((opcode & 0x0C) == 0x0C) ? "c" : "nc",
                        (opcode & 0x03) ? ", " : "");
      if (opcode & 0x03)
        buf += sprintf (buf, "%s",
                        ((opcode & 0x03) == 0x03) ? "bio" : "nbio");
    }
  else
    buf += sprintf (buf, "unc");

  return buf - start;
}
@


1.2
log
@looks as if some sour wine (Federweiﬂer <german>, for an English
description see http://forum.leo.org/archiv/2002_11/04/20021104125717e_en.html)
could help me to bear the pain upgrading binutils to 2.14

todo:
 - test if this works at all
 - test if this works
 - test if nothing breaks
 - nuke all occurences of "false" and "true" in binutils (including gdb),
   see bfd.h "Poison" for reference
 - talk to the OpenBSD people, ask them if they could improve this
@
text
@@


1.1
log
@Initial revision
@
text
@d2 1
a2 1
   Copyright 1999, 2000 Free Software Foundation, Inc.
d28 9
a36 16
typedef struct _instruction {
  int parallel;
  template *tm;
  partemplate *ptm;
} instruction;

static int get_insn_size PARAMS ((unsigned short, instruction *));
static int get_instruction PARAMS ((disassemble_info *, bfd_vma, 
                                    unsigned short, instruction *));
static int print_instruction PARAMS ((disassemble_info *, bfd_vma, 
                                      unsigned short, char *, 
                                      enum optype [], int, int));
static int print_parallel_instruction PARAMS ((disassemble_info *, bfd_vma,
                                               unsigned short, partemplate *,
                                               int)); 
static int sprint_dual_address (disassemble_info *,char [], 
d38 1
a38 1
static int sprint_indirect_address (disassemble_info *,char [], 
d40 1
a40 1
static int sprint_direct_address (disassemble_info *,char [], 
d47 1
a47 3
print_insn_tic54x(memaddr, info)
  bfd_vma memaddr;
  disassemble_info *info;
d49 1
a49 1
  bfd_byte opbuf[2]; 
d52 1
a52 1
  instruction insn;
d57 1
a57 1
    (*info->memory_error_func)(status, memaddr, info);
d61 2
a62 3
  opcode = bfd_getl16(opbuf);
  if (!get_instruction (info, memaddr, opcode, &insn))
      return -1;
a63 1
  size = get_insn_size (opcode, &insn);
d69 1
a69 1
  if (insn.parallel)
d71 1
a71 1
    if (!print_parallel_instruction (info, memaddr, opcode, insn.ptm, size))
d76 4
a79 4
    if (!print_instruction (info, memaddr, opcode, 
                            (char *)insn.tm->name, 
                            insn.tm->operand_types,
                            size, (insn.tm->flags & FL_EXT)))
d83 1
a83 1
  return size*2;
d87 1
a87 3
has_lkaddr(opcode, tm)
  unsigned short opcode;
  template *tm;
d89 7
a95 5
  return IS_LKADDR(opcode) && 
    (OPTYPE(tm->operand_types[0]) == OP_Smem ||
     OPTYPE(tm->operand_types[1]) == OP_Smem ||
     OPTYPE(tm->operand_types[2]) == OP_Smem ||
     OPTYPE(tm->operand_types[1]) == OP_Sind);
d100 3
a102 6
static int 
get_instruction (info, addr, opcode, insn)
  disassemble_info *info;
  bfd_vma addr;
  unsigned short opcode;
  instruction *insn;
d104 1
a104 2
  template * tm;
  partemplate * ptm;
d106 1
a106 2
  insn->parallel = 0;
  for (tm = (template *)tic54x_optab; tm->name; tm++)
d108 1
a108 1
    if (tm->opcode == (opcode & tm->mask))
d116 3
a118 2
          bfd_vma addr2 = addr + 1 + has_lkaddr(opcode, tm);
          int status = (*info->read_memory_func)(addr2, opbuf, 2, info);
d121 2
a122 2
              unsigned short opcode2 = bfd_getl16(opbuf);
              if (tm->opcode2 == (opcode2 & tm->mask2))
d124 2
a125 2
                  insn->tm = tm;
                  return 1;
d131 2
a132 2
          insn->tm = tm;
          return 1;
d136 1
a136 1
  for (ptm = (partemplate *)tic54x_paroptab; ptm->name; ptm++)
d138 1
a138 1
    if (ptm->opcode == (opcode & ptm->mask))
d140 2
a141 3
      insn->parallel = 1;
      insn->ptm = ptm;
      return 1;
d145 2
a146 2
  insn->tm = (template *)&tic54x_unknown_opcode;
  return 1;
d149 2
a150 4
static int 
get_insn_size (opcode, insn)
  unsigned short opcode;
  instruction *insn;
d154 1
a154 1
  if (insn->parallel)
d157 1
a157 1
      size = insn->ptm->words;
d161 1
a161 1
      size = insn->tm->words + has_lkaddr(opcode, insn->tm);
d172 2
a173 2
  char *tm_name;
  enum optype tm_operands[];
d181 2
a182 1
  unsigned long opcode2, lkaddr;
d192 1
a192 1
      int status = (*info->read_memory_func) (memaddr+1, buf, 2, info);
d195 1
a195 1
      lkaddr = opcode2 = bfd_getl16(buf);
d198 1
a198 1
          status = (*info->read_memory_func) (memaddr+2, buf, 2, info);
d201 1
a201 1
          opcode2 = bfd_getl16(buf);
d205 1
a205 1
  for (i=0;i < MAX_OPERANDS && OPTYPE(tm_operands[i]) != OP_None;i++)
d210 1
a210 1
      switch (OPTYPE(tm_operands[i]))
d213 1
a213 1
          sprint_dual_address (info, operand[i], XMEM(opcode));
d217 1
a217 1
          sprint_dual_address (info, operand[i], YMEM(opcode));
d224 1
a224 1
          if (INDIRECT(opcode))
d226 1
a226 1
              if (MOD(opcode) >= 12)
d229 2
a230 2
                  int arf = ARF(opcode);
                  int mod = MOD(opcode);
d234 1
a234 1
                      info->fprintf_func (info->stream, "*%sar%d(", 
d237 2
a238 2
                  (*(info->print_address_func))((bfd_vma)addr, info);
                  info->fprintf_func (info->stream, ")%s", 
d257 1
a257 1
          (*(info->print_address_func))((bfd_vma)opcode2, info);
d261 1
a261 1
          opcode2 += ((unsigned long)opcode & 0x7F) << 16;
d265 1
a265 1
          (*(info->print_address_func))((bfd_vma)opcode2, info);
d268 1
a268 1
          sprint_mmr (info, operand[i], MMRX(opcode));
d272 1
a272 1
          sprint_mmr (info, operand[i], MMRY(opcode));
d276 1
a276 1
          sprint_mmr (info, operand[i], MMR(opcode));
d280 1
a280 1
          sprintf (operand[i], "pa%d", (unsigned)opcode2);
d284 1
a284 1
          src = SRC(ext ? opcode2 : opcode) ? OP_B : OP_A;
d289 1
a289 1
          src = SRC1(ext ? opcode2 : opcode) ? OP_B : OP_A;
d294 1
a294 1
          dst = DST(opcode) ? OP_B : OP_A;
d299 1
a299 1
          dst = DST(ext ? opcode2 : opcode) ? OP_B : OP_A;
d317 1
a317 1
          sprintf (operand[i],"ar%d", (int)ARX(opcode));
d321 1
a321 1
          shift = SHIFT(ext ? opcode2 : opcode);
d324 1
a324 1
              sprintf (operand[i],"%d", shift);
d331 1
a331 1
          shift = SHFT(opcode);
d334 1
a334 1
              sprintf (operand[i],"%d", (unsigned)shift);
d341 1
a341 1
          sprintf (operand[i],"#%d", (int)(short)opcode2);
d353 1
a353 1
          sprintf (operand[i], "%d", (int)((signed char)(opcode & 0xFF)));
d365 1
a365 1
          sprintf (operand[i], "%d", (int)(opcode & 0xF));
d381 1
a381 1
          sprintf (operand[i], code[CC3(opcode)]);
d387 1
a387 1
            int code = (opcode>>8) & 0x3;
d393 2
a394 2
          sprintf (operand[i], "#%d", 
                   (int)(((signed char)opcode & 0x1F) << 3)>>3);
d398 1
a398 1
          sprintf (operand[i], "#%d", (unsigned)(opcode & 0xFF));
d402 1
a402 1
          sprintf (operand[i], "#%d", (int)(opcode & 0x7));
d406 1
a406 1
          sprintf (operand[i], "#%d", (unsigned)opcode2);
d417 1
a417 1
            "0", "1", "2", "3", "4", "5", "6", "7", "8", 
d421 1
a421 1
            "0", "1", "2", "3", "4", 
d425 2
a426 2
          sprintf (operand[i], "%s", 
                   n ? status1[SBIT(opcode)] : status0[SBIT(opcode)]);
d431 1
a431 1
          sprintf (operand[i], "%d", (int)((opcode >> 9)&1) + 1);
d444 1
a444 1
          sprintf (operand[i], "#%d", (int)(opcode & 0x1FF));
d452 1
a452 1
          sprintf (operand[i], "%d", (int)(opcode & 0x1F));
d470 1
a470 1
  partemplate *ptm;
d473 1
a473 1
  print_instruction (info, memaddr, opcode, 
d476 1
a476 1
  return print_instruction (info, memaddr, opcode, 
d482 1
a482 1
  disassemble_info *info;
d492 1
a492 1
  return sprintf (buf, formats[XMOD(code)], XARX(code));
d497 1
a497 1
  disassemble_info *info;
d515 1
a515 1
  return sprintf (buf, formats[MOD(opcode)], ARF(opcode));
d520 1
a520 1
  disassemble_info *info;
d525 1
a525 1
  return sprintf (buf, "0x??%02x", (int)(opcode & 0x7F));
d530 1
a530 1
  disassemble_info *info;
d534 1
a534 1
  symbol *reg = (symbol *)mmregs;
d539 1
a539 1
          sprintf (buf, "%s", (reg+1)->name);
d550 1
a550 1
  disassemble_info *info;
d563 1
a563 1
  disassemble_info *info;
d575 2
a576 2
          buf += sprintf (buf, "%c%s%s", acc, cmp[(opcode&0x7)],
                          (opcode&0x20) ? ", " : "");
d578 1
a578 1
          buf += sprintf (buf, "%c%s", acc, (opcode&0x10) ? "ov" : "nov");
d583 1
a583 1
        buf += sprintf (buf, "%s%s", 
d587 1
a587 1
        buf += sprintf (buf, "%s%s", 
d591 1
a591 1
        buf += sprintf (buf, "%s", 
@


1.1.2.1
log
@vendor-branch-i-fy GNU binutils (2.11.2) to facilitate an update
@
text
@@


1.1.2.2
log
@Import GNU binutils 2.14 from the Free Software Foundation
(in case the update goes FUBAR, it can be easily backed off)
@
text
@d2 1
a2 1
   Copyright 1999, 2000, 2001 Free Software Foundation, Inc.
d28 16
a43 9
static int has_lkaddr (unsigned short, const template *);
static int get_insn_size (unsigned short, const template *);
static int print_instruction (disassemble_info *, bfd_vma,
                              unsigned short, const char *,
                              const enum optype [], int, int);
static int print_parallel_instruction (disassemble_info *, bfd_vma,
                                       unsigned short, 
                                       const template *, int);
static int sprint_dual_address (disassemble_info *,char [],
d45 1
a45 1
static int sprint_indirect_address (disassemble_info *,char [],
d47 1
a47 1
static int sprint_direct_address (disassemble_info *,char [],
d54 3
a56 1
print_insn_tic54x (bfd_vma memaddr, disassemble_info *info)
d58 1
a58 1
  bfd_byte opbuf[2];
d61 1
a61 1
  const template* tm;
d66 1
a66 1
    (*info->memory_error_func) (status, memaddr, info);
d70 3
a72 2
  opcode = bfd_getl16 (opbuf);
  tm = tic54x_get_insn (info, memaddr, opcode, &size);
d74 1
d80 1
a80 1
  if (tm->flags & FL_PAR)
d82 1
a82 1
    if (!print_parallel_instruction (info, memaddr, opcode, tm, size))
d87 4
a90 4
    if (!print_instruction (info, memaddr, opcode,
                            (char *) tm->name,
                            tm->operand_types,
                            size, (tm->flags & FL_EXT)))
d94 1
a94 1
  return size * 2;
d98 3
a100 1
has_lkaddr (unsigned short memdata, const template *tm)
d102 5
a106 7
  return (IS_LKADDR (memdata)
	  && (OPTYPE (tm->operand_types[0]) == OP_Smem
	      || OPTYPE (tm->operand_types[1]) == OP_Smem
	      || OPTYPE (tm->operand_types[2]) == OP_Smem
	      || OPTYPE (tm->operand_types[1]) == OP_Sind
              || OPTYPE (tm->operand_types[0]) == OP_Lmem
              || OPTYPE (tm->operand_types[1]) == OP_Lmem));
d111 6
a116 3
const template*
tic54x_get_insn (disassemble_info *info, bfd_vma addr, 
                 unsigned short memdata, int *size)
d118 2
a119 1
  const template *tm = NULL;
d121 2
a122 1
  for (tm = tic54x_optab; tm->name; tm++)
d124 1
a124 1
    if (tm->opcode == (memdata & tm->mask))
d132 2
a133 3
          bfd_vma addr2 = addr + 1 + has_lkaddr (memdata, tm);
          int status = (*info->read_memory_func) (addr2, opbuf, 2, info);
          // FIXME handle errors
d136 2
a137 2
              unsigned short data2 = bfd_getl16 (opbuf);
              if (tm->opcode2 == (data2 & tm->mask2))
d139 2
a140 2
                  if (size) *size = get_insn_size (memdata, tm);
                  return tm;
d146 2
a147 2
          if (size) *size = get_insn_size (memdata, tm);
          return tm;
d151 1
a151 1
  for (tm = (template *) tic54x_paroptab; tm->name; tm++)
d153 1
a153 1
    if (tm->opcode == (memdata & tm->mask))
d155 3
a157 2
      if (size) *size = get_insn_size (memdata, tm);
      return tm;
d161 2
a162 2
  if (size) *size = 1;
  return &tic54x_unknown_opcode;
d165 4
a168 2
static int
get_insn_size (unsigned short memdata, const template *insn)
d172 1
a172 1
  if (insn->flags & FL_PAR)
d175 1
a175 1
      size = insn->words;
d179 1
a179 1
      size = insn->words + has_lkaddr (memdata, insn);
d190 2
a191 2
  const char *tm_name;
  const enum optype tm_operands[];
d199 1
a199 2
  unsigned long opcode2 = 0;
  unsigned long lkaddr = 0;
d209 1
a209 1
      int status = (*info->read_memory_func) (memaddr + 1, buf, 2, info);
d212 1
a212 1
      lkaddr = opcode2 = bfd_getl16 (buf);
d215 1
a215 1
          status = (*info->read_memory_func) (memaddr + 2, buf, 2, info);
d218 1
a218 1
          opcode2 = bfd_getl16 (buf);
d222 1
a222 1
  for (i = 0; i < MAX_OPERANDS && OPTYPE (tm_operands[i]) != OP_None; i++)
d227 1
a227 1
      switch (OPTYPE (tm_operands[i]))
d230 1
a230 1
          sprint_dual_address (info, operand[i], XMEM (opcode));
d234 1
a234 1
          sprint_dual_address (info, operand[i], YMEM (opcode));
d241 1
a241 1
          if (INDIRECT (opcode))
d243 1
a243 1
              if (MOD (opcode) >= 12)
d246 2
a247 2
                  int arf = ARF (opcode);
                  int mod = MOD (opcode);
d251 1
a251 1
                      info->fprintf_func (info->stream, "*%sar%d(",
d254 2
a255 2
                  (*(info->print_address_func)) ((bfd_vma) addr, info);
                  info->fprintf_func (info->stream, ")%s",
d274 1
a274 1
          (*(info->print_address_func)) ((bfd_vma) opcode2, info);
d278 1
a278 1
          opcode2 += ((unsigned long) opcode & 0x7F) << 16;
d282 1
a282 1
          (*(info->print_address_func)) ((bfd_vma) opcode2, info);
d285 1
a285 1
          sprint_mmr (info, operand[i], MMRX (opcode));
d289 1
a289 1
          sprint_mmr (info, operand[i], MMRY (opcode));
d293 1
a293 1
          sprint_mmr (info, operand[i], MMR (opcode));
d297 1
a297 1
          sprintf (operand[i], "pa%d", (unsigned) opcode2);
d301 1
a301 1
          src = SRC (ext ? opcode2 : opcode) ? OP_B : OP_A;
d306 1
a306 1
          src = SRC1 (ext ? opcode2 : opcode) ? OP_B : OP_A;
d311 1
a311 1
          dst = DST (opcode) ? OP_B : OP_A;
d316 1
a316 1
          dst = DST (ext ? opcode2 : opcode) ? OP_B : OP_A;
d334 1
a334 1
          sprintf (operand[i], "ar%d", (int) ARX (opcode));
d338 1
a338 1
          shift = SHIFT (ext ? opcode2 : opcode);
d341 1
a341 1
              sprintf (operand[i], "%d", shift);
d348 1
a348 1
          shift = SHFT (opcode);
d351 1
a351 1
              sprintf (operand[i], "%d", (unsigned) shift);
d358 1
a358 1
          sprintf (operand[i], "#%d", (int) (short) opcode2);
d370 1
a370 1
          sprintf (operand[i], "%d", (int) ((signed char) (opcode & 0xFF)));
d382 1
a382 1
          sprintf (operand[i], "%d", (int) (opcode & 0xF));
d398 1
a398 1
          sprintf (operand[i], code[CC3 (opcode)]);
d404 1
a404 1
            int code = (opcode >> 8) & 0x3;
d410 2
a411 2
          sprintf (operand[i], "#%d",
                   (int) (((signed char) opcode & 0x1F) << 3) >> 3);
d415 1
a415 1
          sprintf (operand[i], "#%d", (unsigned) (opcode & 0xFF));
d419 1
a419 1
          sprintf (operand[i], "#%d", (int) (opcode & 0x7));
d423 1
a423 1
          sprintf (operand[i], "#%d", (unsigned) opcode2);
d434 1
a434 1
            "0", "1", "2", "3", "4", "5", "6", "7", "8",
d438 1
a438 1
            "0", "1", "2", "3", "4",
d442 2
a443 2
          sprintf (operand[i], "%s",
                   n ? status1[SBIT (opcode)] : status0[SBIT (opcode)]);
d448 1
a448 1
          sprintf (operand[i], "%d", (int) ((opcode >> 9) & 1) + 1);
d461 1
a461 1
          sprintf (operand[i], "#%d", (int) (opcode & 0x1FF));
d469 1
a469 1
          sprintf (operand[i], "%d", (int) (opcode & 0x1F));
d487 1
a487 1
  const template *ptm;
d490 1
a490 1
  print_instruction (info, memaddr, opcode,
d493 1
a493 1
  return print_instruction (info, memaddr, opcode,
d499 1
a499 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d509 1
a509 1
  return sprintf (buf, formats[XMOD (code)], XARX (code));
d514 1
a514 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d532 1
a532 1
  return sprintf (buf, formats[MOD (opcode)], ARF (opcode));
d537 1
a537 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d542 1
a542 1
  return sprintf (buf, "DP+0x%02x", (int) (opcode & 0x7F));
d547 1
a547 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d551 1
a551 1
  symbol *reg = (symbol *) mmregs;
d556 1
a556 1
          sprintf (buf, "%s", (reg + 1)->name);
d567 1
a567 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d580 1
a580 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d592 2
a593 2
          buf += sprintf (buf, "%c%s%s", acc, cmp[(opcode & 0x7)],
                          (opcode & 0x20) ? ", " : "");
d595 1
a595 1
          buf += sprintf (buf, "%c%s", acc, (opcode & 0x10) ? "ov" : "nov");
d600 1
a600 1
        buf += sprintf (buf, "%s%s",
d604 1
a604 1
        buf += sprintf (buf, "%s%s",
d608 1
a608 1
        buf += sprintf (buf, "%s",
@


1.1.1.1
log
@Import OpenBSD 3.3 source repository from CTM 3132 the first time
This opens an OpenBSD-mirabile (aka MirBSD) repository.

### MirBSD is:
# Copyright (c) 1982-2003 by Thorsten "mirabile" Glaser <x86@@ePost.de>
# Copyright © 1968-2003  The authors of And contributors to UNIXÆ, the
#       C Language, BSD/Berkeley Unix; 386BSD, NetBSD 1.1 and OpenBSD.
#
# Anyone who obtained a copy of this work is hereby permitted to freely use,
# distribute, modify, merge, sublicence, give away or sell it as long as the
# authors are given due credit and the following notice is retained:
#
# This work is provided "as is", with no explicit or implicit warranty what-
# soever. Use it only at your own risk. In no event may an author or contri-
# butor be held liable for any damage, directly or indirectly, that origina-
# ted through or is caused by creation or modification of this work.

MirBSD is my private tree. MirBSD does not differ very much from OpenBSD
and intentionally tracks OpenBSD. That's why it _is_ OpenBSD, just not the
official one. It's like with DarrenBSD.

At time of this writing, no advertising for MirBSD must be done,
because the advertising clause has not yet been sorted out.

http://templeofhate.com/tglaser/MirBSD/index.php
@
text
@@


1.1.1.2
log
@Sync of src/gnu with OpenBSD (promised a long time ago)
@
text
@d2 1
a2 1
   Copyright 1999, 2000, 2001 Free Software Foundation, Inc.
d28 16
a43 9
static int has_lkaddr (unsigned short, const template *);
static int get_insn_size (unsigned short, const template *);
static int print_instruction (disassemble_info *, bfd_vma,
                              unsigned short, const char *,
                              const enum optype [], int, int);
static int print_parallel_instruction (disassemble_info *, bfd_vma,
                                       unsigned short, 
                                       const template *, int);
static int sprint_dual_address (disassemble_info *,char [],
d45 1
a45 1
static int sprint_indirect_address (disassemble_info *,char [],
d47 1
a47 1
static int sprint_direct_address (disassemble_info *,char [],
d54 3
a56 1
print_insn_tic54x (bfd_vma memaddr, disassemble_info *info)
d58 1
a58 1
  bfd_byte opbuf[2];
d61 1
a61 1
  const template* tm;
d66 1
a66 1
    (*info->memory_error_func) (status, memaddr, info);
d70 3
a72 2
  opcode = bfd_getl16 (opbuf);
  tm = tic54x_get_insn (info, memaddr, opcode, &size);
d74 1
d80 1
a80 1
  if (tm->flags & FL_PAR)
d82 1
a82 1
    if (!print_parallel_instruction (info, memaddr, opcode, tm, size))
d87 4
a90 4
    if (!print_instruction (info, memaddr, opcode,
                            (char *) tm->name,
                            tm->operand_types,
                            size, (tm->flags & FL_EXT)))
d94 1
a94 1
  return size * 2;
d98 3
a100 1
has_lkaddr (unsigned short memdata, const template *tm)
d102 5
a106 7
  return (IS_LKADDR (memdata)
	  && (OPTYPE (tm->operand_types[0]) == OP_Smem
	      || OPTYPE (tm->operand_types[1]) == OP_Smem
	      || OPTYPE (tm->operand_types[2]) == OP_Smem
	      || OPTYPE (tm->operand_types[1]) == OP_Sind
              || OPTYPE (tm->operand_types[0]) == OP_Lmem
              || OPTYPE (tm->operand_types[1]) == OP_Lmem));
d111 6
a116 3
const template*
tic54x_get_insn (disassemble_info *info, bfd_vma addr, 
                 unsigned short memdata, int *size)
d118 2
a119 1
  const template *tm = NULL;
d121 2
a122 1
  for (tm = tic54x_optab; tm->name; tm++)
d124 1
a124 1
    if (tm->opcode == (memdata & tm->mask))
d132 2
a133 3
          bfd_vma addr2 = addr + 1 + has_lkaddr (memdata, tm);
          int status = (*info->read_memory_func) (addr2, opbuf, 2, info);
          // FIXME handle errors
d136 2
a137 2
              unsigned short data2 = bfd_getl16 (opbuf);
              if (tm->opcode2 == (data2 & tm->mask2))
d139 2
a140 2
                  if (size) *size = get_insn_size (memdata, tm);
                  return tm;
d146 2
a147 2
          if (size) *size = get_insn_size (memdata, tm);
          return tm;
d151 1
a151 1
  for (tm = (template *) tic54x_paroptab; tm->name; tm++)
d153 1
a153 1
    if (tm->opcode == (memdata & tm->mask))
d155 3
a157 2
      if (size) *size = get_insn_size (memdata, tm);
      return tm;
d161 2
a162 2
  if (size) *size = 1;
  return &tic54x_unknown_opcode;
d165 4
a168 2
static int
get_insn_size (unsigned short memdata, const template *insn)
d172 1
a172 1
  if (insn->flags & FL_PAR)
d175 1
a175 1
      size = insn->words;
d179 1
a179 1
      size = insn->words + has_lkaddr (memdata, insn);
d190 2
a191 2
  const char *tm_name;
  const enum optype tm_operands[];
d199 1
a199 2
  unsigned long opcode2 = 0;
  unsigned long lkaddr = 0;
d209 1
a209 1
      int status = (*info->read_memory_func) (memaddr + 1, buf, 2, info);
d212 1
a212 1
      lkaddr = opcode2 = bfd_getl16 (buf);
d215 1
a215 1
          status = (*info->read_memory_func) (memaddr + 2, buf, 2, info);
d218 1
a218 1
          opcode2 = bfd_getl16 (buf);
d222 1
a222 1
  for (i = 0; i < MAX_OPERANDS && OPTYPE (tm_operands[i]) != OP_None; i++)
d227 1
a227 1
      switch (OPTYPE (tm_operands[i]))
d230 1
a230 1
          sprint_dual_address (info, operand[i], XMEM (opcode));
d234 1
a234 1
          sprint_dual_address (info, operand[i], YMEM (opcode));
d241 1
a241 1
          if (INDIRECT (opcode))
d243 1
a243 1
              if (MOD (opcode) >= 12)
d246 2
a247 2
                  int arf = ARF (opcode);
                  int mod = MOD (opcode);
d251 1
a251 1
                      info->fprintf_func (info->stream, "*%sar%d(",
d254 2
a255 2
                  (*(info->print_address_func)) ((bfd_vma) addr, info);
                  info->fprintf_func (info->stream, ")%s",
d274 1
a274 1
          (*(info->print_address_func)) ((bfd_vma) opcode2, info);
d278 1
a278 1
          opcode2 += ((unsigned long) opcode & 0x7F) << 16;
d282 1
a282 1
          (*(info->print_address_func)) ((bfd_vma) opcode2, info);
d285 1
a285 1
          sprint_mmr (info, operand[i], MMRX (opcode));
d289 1
a289 1
          sprint_mmr (info, operand[i], MMRY (opcode));
d293 1
a293 1
          sprint_mmr (info, operand[i], MMR (opcode));
d297 1
a297 1
          sprintf (operand[i], "pa%d", (unsigned) opcode2);
d301 1
a301 1
          src = SRC (ext ? opcode2 : opcode) ? OP_B : OP_A;
d306 1
a306 1
          src = SRC1 (ext ? opcode2 : opcode) ? OP_B : OP_A;
d311 1
a311 1
          dst = DST (opcode) ? OP_B : OP_A;
d316 1
a316 1
          dst = DST (ext ? opcode2 : opcode) ? OP_B : OP_A;
d334 1
a334 1
          sprintf (operand[i], "ar%d", (int) ARX (opcode));
d338 1
a338 1
          shift = SHIFT (ext ? opcode2 : opcode);
d341 1
a341 1
              sprintf (operand[i], "%d", shift);
d348 1
a348 1
          shift = SHFT (opcode);
d351 1
a351 1
              sprintf (operand[i], "%d", (unsigned) shift);
d358 1
a358 1
          sprintf (operand[i], "#%d", (int) (short) opcode2);
d370 1
a370 1
          sprintf (operand[i], "%d", (int) ((signed char) (opcode & 0xFF)));
d382 1
a382 1
          sprintf (operand[i], "%d", (int) (opcode & 0xF));
d398 1
a398 1
          sprintf (operand[i], code[CC3 (opcode)]);
d404 1
a404 1
            int code = (opcode >> 8) & 0x3;
d410 2
a411 2
          sprintf (operand[i], "#%d",
                   (int) (((signed char) opcode & 0x1F) << 3) >> 3);
d415 1
a415 1
          sprintf (operand[i], "#%d", (unsigned) (opcode & 0xFF));
d419 1
a419 1
          sprintf (operand[i], "#%d", (int) (opcode & 0x7));
d423 1
a423 1
          sprintf (operand[i], "#%d", (unsigned) opcode2);
d434 1
a434 1
            "0", "1", "2", "3", "4", "5", "6", "7", "8",
d438 1
a438 1
            "0", "1", "2", "3", "4",
d442 2
a443 2
          sprintf (operand[i], "%s",
                   n ? status1[SBIT (opcode)] : status0[SBIT (opcode)]);
d448 1
a448 1
          sprintf (operand[i], "%d", (int) ((opcode >> 9) & 1) + 1);
d461 1
a461 1
          sprintf (operand[i], "#%d", (int) (opcode & 0x1FF));
d469 1
a469 1
          sprintf (operand[i], "%d", (int) (opcode & 0x1F));
d487 1
a487 1
  const template *ptm;
d490 1
a490 1
  print_instruction (info, memaddr, opcode,
d493 1
a493 1
  return print_instruction (info, memaddr, opcode,
d499 1
a499 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d509 1
a509 1
  return sprintf (buf, formats[XMOD (code)], XARX (code));
d514 1
a514 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d532 1
a532 1
  return sprintf (buf, formats[MOD (opcode)], ARF (opcode));
d537 1
a537 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d542 1
a542 1
  return sprintf (buf, "DP+0x%02x", (int) (opcode & 0x7F));
d547 1
a547 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d551 1
a551 1
  symbol *reg = (symbol *) mmregs;
d556 1
a556 1
          sprintf (buf, "%s", (reg + 1)->name);
d567 1
a567 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d580 1
a580 1
  disassemble_info *info ATTRIBUTE_UNUSED;
d592 2
a593 2
          buf += sprintf (buf, "%c%s%s", acc, cmp[(opcode & 0x7)],
                          (opcode & 0x20) ? ", " : "");
d595 1
a595 1
          buf += sprintf (buf, "%c%s", acc, (opcode & 0x10) ? "ov" : "nov");
d600 1
a600 1
        buf += sprintf (buf, "%s%s",
d604 1
a604 1
        buf += sprintf (buf, "%s%s",
d608 1
a608 1
        buf += sprintf (buf, "%s",
@

