#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1149-ge3c22348)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fffe0f11e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fffe0f1e0e0 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale 0 0;
P_0x7fffe0ee9da0 .param/str "RAM_INIT_FILE" 0 3 56, "test1_ram.mem";
P_0x7fffe0ee9de0 .param/str "ROM_INIT_FILE" 0 3 55, "test1_rom.mem";
L_0x7fffe0f13910 .functor AND 1, v0x7fffe0f13a30_0, L_0x7fffe0f57c00, C4<1>, C4<1>;
v0x7fffe0f44e10_0 .net *"_ivl_1", 23 0, L_0x7fffe0f57410;  1 drivers
v0x7fffe0f44f10_0 .net *"_ivl_10", 9 0, L_0x7fffe0f576e0;  1 drivers
L_0x7f368bfb0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe0f44ff0_0 .net *"_ivl_13", 1 0, L_0x7f368bfb0138;  1 drivers
L_0x7f368bfb0180 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fffe0f450b0_0 .net *"_ivl_14", 31 0, L_0x7f368bfb0180;  1 drivers
v0x7fffe0f45190_0 .net *"_ivl_19", 23 0, L_0x7fffe0f57ad0;  1 drivers
L_0x7f368bfb00f0 .functor BUFT 1, C4<101111111100000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0f45270_0 .net/2u *"_ivl_2", 23 0, L_0x7f368bfb00f0;  1 drivers
L_0x7f368bfb01c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0f45350_0 .net/2u *"_ivl_20", 23 0, L_0x7f368bfb01c8;  1 drivers
v0x7fffe0f45430_0 .net *"_ivl_22", 0 0, L_0x7fffe0f57c00;  1 drivers
v0x7fffe0f454f0_0 .net *"_ivl_25", 0 0, L_0x7fffe0f13910;  1 drivers
v0x7fffe0f45640_0 .net *"_ivl_26", 31 0, L_0x7fffe0f57dd0;  1 drivers
v0x7fffe0f45720_0 .net *"_ivl_29", 7 0, L_0x7fffe0f57e70;  1 drivers
v0x7fffe0f45800_0 .net *"_ivl_30", 9 0, L_0x7fffe0f57f70;  1 drivers
L_0x7f368bfb0210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffe0f458e0_0 .net *"_ivl_33", 1 0, L_0x7f368bfb0210;  1 drivers
L_0x7f368bfb0258 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fffe0f459c0_0 .net *"_ivl_34", 31 0, L_0x7f368bfb0258;  1 drivers
v0x7fffe0f45aa0_0 .net *"_ivl_4", 0 0, L_0x7fffe0f574b0;  1 drivers
v0x7fffe0f45b60_0 .net *"_ivl_6", 31 0, L_0x7fffe0f575a0;  1 drivers
v0x7fffe0f45c40_0 .net *"_ivl_9", 7 0, L_0x7fffe0f57640;  1 drivers
v0x7fffe0f45e30_0 .net "active", 0 0, v0x7fffe0f43d50_0;  1 drivers
v0x7fffe0f45ed0_0 .var "clk", 0 0;
v0x7fffe0f45f70_0 .var "clk_enable", 0 0;
v0x7fffe0f46010_0 .net "data_address", 31 0, L_0x7fffe0f23550;  1 drivers
v0x7fffe0f460b0_0 .net "data_read", 0 0, v0x7fffe0f13a30_0;  1 drivers
v0x7fffe0f46150_0 .net "data_readdata", 31 0, L_0x7fffe0f58140;  1 drivers
v0x7fffe0f46240_0 .net "data_write", 0 0, v0x7fffe0eafaa0_0;  1 drivers
v0x7fffe0f462e0_0 .net "data_writedata", 31 0, L_0x7fffe0f23730;  1 drivers
v0x7fffe0f463f0_0 .net "instr_address", 31 0, v0x7fffe0f3e520_0;  1 drivers
v0x7fffe0f464b0_0 .net "instr_readdata", 31 0, L_0x7fffe0f578c0;  1 drivers
v0x7fffe0f46570 .array "ram", 255 0, 31 0;
v0x7fffe0f46630_0 .net "register_v0", 31 0, v0x7fffe0f44990_0;  1 drivers
v0x7fffe0f466f0_0 .var "reset", 0 0;
v0x7fffe0f46790 .array "rom", 255 0, 31 0;
E_0x7fffe0ed7840 .event negedge, v0x7fffe0f3e6c0_0;
L_0x7fffe0f57410 .part v0x7fffe0f3e520_0, 8, 24;
L_0x7fffe0f574b0 .cmp/eq 24, L_0x7fffe0f57410, L_0x7f368bfb00f0;
L_0x7fffe0f575a0 .array/port v0x7fffe0f46790, L_0x7fffe0f576e0;
L_0x7fffe0f57640 .part v0x7fffe0f3e520_0, 0, 8;
L_0x7fffe0f576e0 .concat [ 8 2 0 0], L_0x7fffe0f57640, L_0x7f368bfb0138;
L_0x7fffe0f578c0 .functor MUXZ 32, L_0x7f368bfb0180, L_0x7fffe0f575a0, L_0x7fffe0f574b0, C4<>;
L_0x7fffe0f57ad0 .part L_0x7fffe0f23550, 8, 24;
L_0x7fffe0f57c00 .cmp/eq 24, L_0x7fffe0f57ad0, L_0x7f368bfb01c8;
L_0x7fffe0f57dd0 .array/port v0x7fffe0f46570, L_0x7fffe0f57f70;
L_0x7fffe0f57e70 .part L_0x7fffe0f23550, 0, 8;
L_0x7fffe0f57f70 .concat [ 8 2 0 0], L_0x7fffe0f57e70, L_0x7f368bfb0210;
L_0x7fffe0f58140 .functor MUXZ 32, L_0x7f368bfb0258, L_0x7fffe0f57dd0, L_0x7fffe0f13910, C4<>;
S_0x7fffe0f1b9d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 60, 3 60 0, S_0x7fffe0f1e0e0;
 .timescale 0 0;
v0x7fffe0f22480_0 .var/i "i", 31 0;
S_0x7fffe0f3c6d0 .scope module, "dut" "mips_cpu_harvard" 3 26, 4 1 0, S_0x7fffe0f1e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
v0x7fffe0f438a0_0 .net "ALUOp", 5 0, v0x7fffe0f23390_0;  1 drivers
v0x7fffe0f43980_0 .net "ALUSrc", 0 0, v0x7fffe0f23670_0;  1 drivers
v0x7fffe0f43a40_0 .net "Branch", 0 0, v0x7fffe0f23850_0;  1 drivers
v0x7fffe0f43ae0_0 .net "MemtoReg", 0 0, v0x7fffe0f3d180_0;  1 drivers
v0x7fffe0f43b80_0 .net "RegDst", 0 0, v0x7fffe0f3d240_0;  1 drivers
v0x7fffe0f43c20_0 .net "RegWrite", 0 0, v0x7fffe0f3d300_0;  1 drivers
v0x7fffe0f43d50_0 .var "active", 0 0;
v0x7fffe0f43df0_0 .net "alu_immediate", 15 0, v0x7fffe0f3d8b0_0;  1 drivers
v0x7fffe0f43e90_0 .net "clk", 0 0, v0x7fffe0f45ed0_0;  1 drivers
v0x7fffe0f44050_0 .net "clk_enable", 0 0, v0x7fffe0f45f70_0;  1 drivers
v0x7fffe0f44110_0 .net "data_address", 31 0, L_0x7fffe0f23550;  alias, 1 drivers
v0x7fffe0f441d0_0 .net "data_read", 0 0, v0x7fffe0f13a30_0;  alias, 1 drivers
v0x7fffe0f44270_0 .net "data_readdata", 31 0, L_0x7fffe0f58140;  alias, 1 drivers
v0x7fffe0f44310_0 .net "data_write", 0 0, v0x7fffe0eafaa0_0;  alias, 1 drivers
v0x7fffe0f443b0_0 .net "data_writedata", 31 0, L_0x7fffe0f23730;  alias, 1 drivers
v0x7fffe0f44450_0 .net "func_code", 5 0, v0x7fffe0f3d9b0_0;  1 drivers
v0x7fffe0f44580_0 .net "instr_address", 31 0, v0x7fffe0f3e520_0;  alias, 1 drivers
v0x7fffe0f44750_0 .net "instr_readdata", 31 0, L_0x7fffe0f578c0;  alias, 1 drivers
v0x7fffe0f44810_0 .net "rd", 4 0, v0x7fffe0f3dbf0_0;  1 drivers
v0x7fffe0f448d0_0 .net "reg_read_data_0", 31 0, v0x7fffe0f41230_0;  1 drivers
v0x7fffe0f44990_0 .var "register_v0", 31 0;
v0x7fffe0f44a70_0 .net "reset", 0 0, v0x7fffe0f466f0_0;  1 drivers
v0x7fffe0f44b10_0 .net "rs", 4 0, v0x7fffe0f3de00_0;  1 drivers
v0x7fffe0f44bd0_0 .net "rt", 4 0, v0x7fffe0f3dee0_0;  1 drivers
S_0x7fffe0f3c9b0 .scope module, "controlpathblock" "controlpath" 4 30, 5 1 0, S_0x7fffe0f3c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_read_data";
    .port_info 1 /INPUT 32 "reg_read_data_0";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 16 "alu_immediate";
    .port_info 5 /OUTPUT 5 "rs";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 5 "rt";
    .port_info 8 /OUTPUT 1 "RegDst";
    .port_info 9 /OUTPUT 1 "Branch";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 6 "ALUOp";
    .port_info 12 /OUTPUT 1 "ALUSrc";
    .port_info 13 /OUTPUT 1 "RegWrite";
    .port_info 14 /OUTPUT 32 "instr_read_addr";
    .port_info 15 /OUTPUT 6 "func_code";
    .port_info 16 /OUTPUT 1 "data_read";
    .port_info 17 /OUTPUT 1 "data_write";
v0x7fffe0f3e9b0_0 .net "ALUOp", 5 0, v0x7fffe0f23390_0;  alias, 1 drivers
v0x7fffe0f3ea90_0 .net "ALUSrc", 0 0, v0x7fffe0f23670_0;  alias, 1 drivers
v0x7fffe0f3eb60_0 .net "Branch", 0 0, v0x7fffe0f23850_0;  alias, 1 drivers
v0x7fffe0f3ec80_0 .net "MemtoReg", 0 0, v0x7fffe0f3d180_0;  alias, 1 drivers
v0x7fffe0f3ed20_0 .net "RegDst", 0 0, v0x7fffe0f3d240_0;  alias, 1 drivers
v0x7fffe0f3ee10_0 .net "RegWrite", 0 0, v0x7fffe0f3d300_0;  alias, 1 drivers
v0x7fffe0f3eee0_0 .net "alu_immediate", 15 0, v0x7fffe0f3d8b0_0;  alias, 1 drivers
v0x7fffe0f3efb0_0 .net "clk", 0 0, v0x7fffe0f45ed0_0;  alias, 1 drivers
v0x7fffe0f3f080_0 .net "data_read", 0 0, v0x7fffe0f13a30_0;  alias, 1 drivers
v0x7fffe0f3f150_0 .net "data_write", 0 0, v0x7fffe0eafaa0_0;  alias, 1 drivers
v0x7fffe0f3f220_0 .net "func_code", 5 0, v0x7fffe0f3d9b0_0;  alias, 1 drivers
v0x7fffe0f3f2f0_0 .net "instr_read_addr", 31 0, v0x7fffe0f3e520_0;  alias, 1 drivers
v0x7fffe0f3f3c0_0 .net "instr_read_data", 31 0, L_0x7fffe0f578c0;  alias, 1 drivers
v0x7fffe0f3f490_0 .net "instruction_opcode", 5 0, v0x7fffe0f3da90_0;  1 drivers
v0x7fffe0f3f530_0 .net "instruction_word", 31 0, v0x7fffe0f3db30_0;  1 drivers
v0x7fffe0f3f5d0_0 .net "rd", 4 0, v0x7fffe0f3dbf0_0;  alias, 1 drivers
v0x7fffe0f3f6a0_0 .net "reg_read_data_0", 31 0, v0x7fffe0f41230_0;  alias, 1 drivers
v0x7fffe0f3f770_0 .net "reset", 0 0, v0x7fffe0f466f0_0;  alias, 1 drivers
v0x7fffe0f3f840_0 .net "rs", 4 0, v0x7fffe0f3de00_0;  alias, 1 drivers
v0x7fffe0f3f910_0 .net "rt", 4 0, v0x7fffe0f3dee0_0;  alias, 1 drivers
S_0x7fffe0f3cd00 .scope module, "controlblock" "control" 5 40, 6 1 0, S_0x7fffe0f3c9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instruction_opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemtoReg";
    .port_info 5 /OUTPUT 6 "ALUOp";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
v0x7fffe0f23390_0 .var "ALUOp", 5 0;
v0x7fffe0f23670_0 .var "ALUSrc", 0 0;
v0x7fffe0f23850_0 .var "Branch", 0 0;
v0x7fffe0f13a30_0 .var "MemRead", 0 0;
v0x7fffe0eafaa0_0 .var "MemWrite", 0 0;
v0x7fffe0f3d180_0 .var "MemtoReg", 0 0;
v0x7fffe0f3d240_0 .var "RegDst", 0 0;
v0x7fffe0f3d300_0 .var "RegWrite", 0 0;
v0x7fffe0f3d3c0_0 .net "instruction_opcode", 5 0, v0x7fffe0f3da90_0;  alias, 1 drivers
E_0x7fffe0e9f280 .event anyedge, v0x7fffe0f3d3c0_0;
S_0x7fffe0f3d5c0 .scope module, "irblock" "ir" 5 21, 7 1 0, S_0x7fffe0f3c9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data";
    .port_info 1 /OUTPUT 6 "instruction_opcode";
    .port_info 2 /OUTPUT 32 "instruction_word";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 5 "rt";
    .port_info 6 /OUTPUT 16 "alu_immediate";
    .port_info 7 /OUTPUT 6 "func_code";
v0x7fffe0f3d8b0_0 .var "alu_immediate", 15 0;
v0x7fffe0f3d9b0_0 .var "func_code", 5 0;
v0x7fffe0f3da90_0 .var "instruction_opcode", 5 0;
v0x7fffe0f3db30_0 .var "instruction_word", 31 0;
v0x7fffe0f3dbf0_0 .var "rd", 4 0;
v0x7fffe0f3dd20_0 .net "read_data", 31 0, L_0x7fffe0f578c0;  alias, 1 drivers
v0x7fffe0f3de00_0 .var "rs", 4 0;
v0x7fffe0f3dee0_0 .var "rt", 4 0;
E_0x7fffe0e9f560 .event anyedge, v0x7fffe0f3dd20_0, v0x7fffe0f3db30_0;
S_0x7fffe0f3e110 .scope module, "pcblock" "pc" 5 32, 8 1 0, S_0x7fffe0f3c9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "immediate";
    .port_info 1 /INPUT 32 "Rd";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "addr";
v0x7fffe0f3e340_0 .net "Rd", 31 0, v0x7fffe0f41230_0;  alias, 1 drivers
L_0x7f368bfb0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffe0f3e440_0 .net/2u *"_ivl_0", 31 0, L_0x7f368bfb0018;  1 drivers
v0x7fffe0f3e520_0 .var "addr", 31 0;
v0x7fffe0f3e5e0_0 .net "addr_next", 31 0, L_0x7fffe0f56840;  1 drivers
v0x7fffe0f3e6c0_0 .net "clk", 0 0, v0x7fffe0f45ed0_0;  alias, 1 drivers
v0x7fffe0f3e7d0_0 .net "immediate", 0 0, v0x7fffe0f23850_0;  alias, 1 drivers
v0x7fffe0f3e870_0 .net "reset", 0 0, v0x7fffe0f466f0_0;  alias, 1 drivers
E_0x7fffe0ec2800 .event posedge, v0x7fffe0f3e6c0_0;
L_0x7fffe0f56840 .arith/sum 32, v0x7fffe0f3e520_0, L_0x7f368bfb0018;
S_0x7fffe0f3fba0 .scope module, "datapathblock" "datapath" 4 51, 9 1 0, S_0x7fffe0f3c6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "MemtoReg";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 5 "rs";
    .port_info 7 /INPUT 5 "rt";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /INPUT 6 "func_code";
    .port_info 10 /INPUT 6 "ALUOp";
    .port_info 11 /INPUT 16 "alu_immediate";
    .port_info 12 /INPUT 32 "data_readdata";
    .port_info 13 /OUTPUT 32 "data_address";
    .port_info 14 /OUTPUT 32 "data_writedata";
    .port_info 15 /OUTPUT 32 "reg_read_data_0";
L_0x7fffe0f208f0 .functor BUFZ 5, v0x7fffe0f3de00_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffe0f23270 .functor BUFZ 5, v0x7fffe0f3dee0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffe0f23550 .functor BUFZ 32, v0x7fffe0f40380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffe0f23730 .functor BUFZ 32, v0x7fffe0f412f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffe0f41da0_0 .net "ALUOp", 5 0, v0x7fffe0f23390_0;  alias, 1 drivers
v0x7fffe0f41e80_0 .net "ALUSrc", 0 0, v0x7fffe0f23670_0;  alias, 1 drivers
v0x7fffe0f41f40_0 .net "MemtoReg", 0 0, v0x7fffe0f3d180_0;  alias, 1 drivers
v0x7fffe0f42030_0 .net "RegDst", 0 0, v0x7fffe0f3d240_0;  alias, 1 drivers
v0x7fffe0f42120_0 .net "RegWrite", 0 0, v0x7fffe0f3d300_0;  alias, 1 drivers
v0x7fffe0f42210_0 .net *"_ivl_10", 31 0, L_0x7fffe0f56d80;  1 drivers
L_0x7f368bfb00a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe0f422b0_0 .net/2u *"_ivl_12", 15 0, L_0x7f368bfb00a8;  1 drivers
v0x7fffe0f42390_0 .net *"_ivl_14", 31 0, L_0x7fffe0f56e20;  1 drivers
v0x7fffe0f42470_0 .net *"_ivl_7", 0 0, L_0x7fffe0f56c50;  1 drivers
L_0x7f368bfb0060 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fffe0f425e0_0 .net/2u *"_ivl_8", 15 0, L_0x7f368bfb0060;  1 drivers
v0x7fffe0f426c0_0 .net "alu_immediate", 15 0, v0x7fffe0f3d8b0_0;  alias, 1 drivers
v0x7fffe0f42780_0 .net "alu_out", 31 0, v0x7fffe0f40380_0;  1 drivers
v0x7fffe0f42840_0 .net "clk", 0 0, v0x7fffe0f45ed0_0;  alias, 1 drivers
v0x7fffe0f428e0_0 .net "data_address", 31 0, L_0x7fffe0f23550;  alias, 1 drivers
v0x7fffe0f429a0_0 .net "data_readdata", 31 0, L_0x7fffe0f58140;  alias, 1 drivers
v0x7fffe0f42a80_0 .net "data_writedata", 31 0, L_0x7fffe0f23730;  alias, 1 drivers
v0x7fffe0f42b60_0 .net "func_code", 5 0, v0x7fffe0f3d9b0_0;  alias, 1 drivers
v0x7fffe0f42d30_0 .net "op2", 31 0, L_0x7fffe0f57030;  1 drivers
v0x7fffe0f42df0_0 .net "rd", 4 0, v0x7fffe0f3dbf0_0;  alias, 1 drivers
v0x7fffe0f42ee0_0 .net "reg_read_addr_0", 4 0, L_0x7fffe0f208f0;  1 drivers
v0x7fffe0f42fa0_0 .net "reg_read_addr_1", 4 0, L_0x7fffe0f23270;  1 drivers
v0x7fffe0f43040_0 .net "reg_read_data_0", 31 0, v0x7fffe0f41230_0;  alias, 1 drivers
v0x7fffe0f430e0_0 .net "reg_read_data_1", 31 0, v0x7fffe0f412f0_0;  1 drivers
v0x7fffe0f431a0_0 .net "reg_write_addr", 4 0, L_0x7fffe0f56a50;  1 drivers
v0x7fffe0f43240_0 .net "reg_write_data", 31 0, L_0x7fffe0f57290;  1 drivers
v0x7fffe0f432e0_0 .net "reset", 0 0, v0x7fffe0f466f0_0;  alias, 1 drivers
v0x7fffe0f43380_0 .net "rs", 4 0, v0x7fffe0f3de00_0;  alias, 1 drivers
v0x7fffe0f43420_0 .net "rt", 4 0, v0x7fffe0f3dee0_0;  alias, 1 drivers
v0x7fffe0f43530_0 .net "sign_extended", 31 0, L_0x7fffe0f56ef0;  1 drivers
L_0x7fffe0f56a50 .functor MUXZ 5, v0x7fffe0f3dee0_0, v0x7fffe0f3dbf0_0, v0x7fffe0f3d240_0, C4<>;
L_0x7fffe0f56c50 .part v0x7fffe0f3d8b0_0, 15, 1;
L_0x7fffe0f56d80 .concat [ 16 16 0 0], v0x7fffe0f3d8b0_0, L_0x7f368bfb0060;
L_0x7fffe0f56e20 .concat [ 16 16 0 0], v0x7fffe0f3d8b0_0, L_0x7f368bfb00a8;
L_0x7fffe0f56ef0 .functor MUXZ 32, L_0x7fffe0f56e20, L_0x7fffe0f56d80, L_0x7fffe0f56c50, C4<>;
L_0x7fffe0f57030 .functor MUXZ 32, L_0x7fffe0f56ef0, v0x7fffe0f412f0_0, v0x7fffe0f23670_0, C4<>;
L_0x7fffe0f57290 .functor MUXZ 32, v0x7fffe0f40380_0, L_0x7fffe0f58140, v0x7fffe0f3d180_0, C4<>;
S_0x7fffe0f3ff30 .scope module, "alu_0" "alu" 9 40, 10 3 0, S_0x7fffe0f3fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 6 "ALUOp";
    .port_info 3 /INPUT 6 "func_code";
    .port_info 4 /OUTPUT 32 "alu_out";
v0x7fffe0f23070_0 .net "ALUOp", 5 0, v0x7fffe0f23390_0;  alias, 1 drivers
v0x7fffe0f402a0_0 .var "alu_control", 11 0;
v0x7fffe0f40380_0 .var "alu_out", 31 0;
v0x7fffe0f40440_0 .net "func_code", 5 0, v0x7fffe0f3d9b0_0;  alias, 1 drivers
v0x7fffe0f40550_0 .net "op1", 31 0, v0x7fffe0f41230_0;  alias, 1 drivers
v0x7fffe0f406b0_0 .net "op2", 31 0, L_0x7fffe0f57030;  alias, 1 drivers
E_0x7fffe0f22e10 .event anyedge, v0x7fffe0f23390_0, v0x7fffe0f3d9b0_0, v0x7fffe0f3e340_0, v0x7fffe0f406b0_0;
S_0x7fffe0f40830 .scope module, "regfile_0" "regfile" 9 25, 11 1 0, S_0x7fffe0f3fba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 5 "read_addr_0";
    .port_info 6 /INPUT 5 "read_addr_1";
    .port_info 7 /OUTPUT 32 "read_data_0";
    .port_info 8 /OUTPUT 32 "read_data_1";
v0x7fffe0f40f80_0 .net "clk", 0 0, v0x7fffe0f45ed0_0;  alias, 1 drivers
v0x7fffe0f41090_0 .net "read_addr_0", 4 0, L_0x7fffe0f208f0;  alias, 1 drivers
v0x7fffe0f41170_0 .net "read_addr_1", 4 0, L_0x7fffe0f23270;  alias, 1 drivers
v0x7fffe0f41230_0 .var "read_data_0", 31 0;
v0x7fffe0f412f0_0 .var "read_data_1", 31 0;
v0x7fffe0f41420 .array "regs", 0 31, 31 0;
v0x7fffe0f418e0_0 .net "reset", 0 0, v0x7fffe0f466f0_0;  alias, 1 drivers
v0x7fffe0f419d0_0 .net "wen", 0 0, v0x7fffe0f3d300_0;  alias, 1 drivers
v0x7fffe0f41ac0_0 .net "write_addr", 4 0, L_0x7fffe0f56a50;  alias, 1 drivers
v0x7fffe0f41ba0_0 .net "write_data", 31 0, L_0x7fffe0f57290;  alias, 1 drivers
v0x7fffe0f41420_0 .array/port v0x7fffe0f41420, 0;
v0x7fffe0f41420_1 .array/port v0x7fffe0f41420, 1;
v0x7fffe0f41420_2 .array/port v0x7fffe0f41420, 2;
E_0x7fffe0f23430/0 .event anyedge, v0x7fffe0f41090_0, v0x7fffe0f41420_0, v0x7fffe0f41420_1, v0x7fffe0f41420_2;
v0x7fffe0f41420_3 .array/port v0x7fffe0f41420, 3;
v0x7fffe0f41420_4 .array/port v0x7fffe0f41420, 4;
v0x7fffe0f41420_5 .array/port v0x7fffe0f41420, 5;
v0x7fffe0f41420_6 .array/port v0x7fffe0f41420, 6;
E_0x7fffe0f23430/1 .event anyedge, v0x7fffe0f41420_3, v0x7fffe0f41420_4, v0x7fffe0f41420_5, v0x7fffe0f41420_6;
v0x7fffe0f41420_7 .array/port v0x7fffe0f41420, 7;
v0x7fffe0f41420_8 .array/port v0x7fffe0f41420, 8;
v0x7fffe0f41420_9 .array/port v0x7fffe0f41420, 9;
v0x7fffe0f41420_10 .array/port v0x7fffe0f41420, 10;
E_0x7fffe0f23430/2 .event anyedge, v0x7fffe0f41420_7, v0x7fffe0f41420_8, v0x7fffe0f41420_9, v0x7fffe0f41420_10;
v0x7fffe0f41420_11 .array/port v0x7fffe0f41420, 11;
v0x7fffe0f41420_12 .array/port v0x7fffe0f41420, 12;
v0x7fffe0f41420_13 .array/port v0x7fffe0f41420, 13;
v0x7fffe0f41420_14 .array/port v0x7fffe0f41420, 14;
E_0x7fffe0f23430/3 .event anyedge, v0x7fffe0f41420_11, v0x7fffe0f41420_12, v0x7fffe0f41420_13, v0x7fffe0f41420_14;
v0x7fffe0f41420_15 .array/port v0x7fffe0f41420, 15;
v0x7fffe0f41420_16 .array/port v0x7fffe0f41420, 16;
v0x7fffe0f41420_17 .array/port v0x7fffe0f41420, 17;
v0x7fffe0f41420_18 .array/port v0x7fffe0f41420, 18;
E_0x7fffe0f23430/4 .event anyedge, v0x7fffe0f41420_15, v0x7fffe0f41420_16, v0x7fffe0f41420_17, v0x7fffe0f41420_18;
v0x7fffe0f41420_19 .array/port v0x7fffe0f41420, 19;
v0x7fffe0f41420_20 .array/port v0x7fffe0f41420, 20;
v0x7fffe0f41420_21 .array/port v0x7fffe0f41420, 21;
v0x7fffe0f41420_22 .array/port v0x7fffe0f41420, 22;
E_0x7fffe0f23430/5 .event anyedge, v0x7fffe0f41420_19, v0x7fffe0f41420_20, v0x7fffe0f41420_21, v0x7fffe0f41420_22;
v0x7fffe0f41420_23 .array/port v0x7fffe0f41420, 23;
v0x7fffe0f41420_24 .array/port v0x7fffe0f41420, 24;
v0x7fffe0f41420_25 .array/port v0x7fffe0f41420, 25;
v0x7fffe0f41420_26 .array/port v0x7fffe0f41420, 26;
E_0x7fffe0f23430/6 .event anyedge, v0x7fffe0f41420_23, v0x7fffe0f41420_24, v0x7fffe0f41420_25, v0x7fffe0f41420_26;
v0x7fffe0f41420_27 .array/port v0x7fffe0f41420, 27;
v0x7fffe0f41420_28 .array/port v0x7fffe0f41420, 28;
v0x7fffe0f41420_29 .array/port v0x7fffe0f41420, 29;
v0x7fffe0f41420_30 .array/port v0x7fffe0f41420, 30;
E_0x7fffe0f23430/7 .event anyedge, v0x7fffe0f41420_27, v0x7fffe0f41420_28, v0x7fffe0f41420_29, v0x7fffe0f41420_30;
v0x7fffe0f41420_31 .array/port v0x7fffe0f41420, 31;
E_0x7fffe0f23430/8 .event anyedge, v0x7fffe0f41420_31, v0x7fffe0f41170_0;
E_0x7fffe0f23430 .event/or E_0x7fffe0f23430/0, E_0x7fffe0f23430/1, E_0x7fffe0f23430/2, E_0x7fffe0f23430/3, E_0x7fffe0f23430/4, E_0x7fffe0f23430/5, E_0x7fffe0f23430/6, E_0x7fffe0f23430/7, E_0x7fffe0f23430/8;
S_0x7fffe0f40c80 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 13, 11 13 0, S_0x7fffe0f40830;
 .timescale 0 0;
v0x7fffe0f40e80_0 .var/i "i", 31 0;
    .scope S_0x7fffe0f3d5c0;
T_0 ;
    %wait E_0x7fffe0e9f560;
    %load/vec4 v0x7fffe0f3dd20_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fffe0f3da90_0, 0, 6;
    %load/vec4 v0x7fffe0f3dd20_0;
    %store/vec4 v0x7fffe0f3db30_0, 0, 32;
    %load/vec4 v0x7fffe0f3db30_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7fffe0f3de00_0, 0, 5;
    %load/vec4 v0x7fffe0f3db30_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7fffe0f3dee0_0, 0, 5;
    %load/vec4 v0x7fffe0f3db30_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7fffe0f3d8b0_0, 0, 16;
    %load/vec4 v0x7fffe0f3db30_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fffe0f3d9b0_0, 0, 6;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffe0f3e110;
T_1 ;
    %wait E_0x7fffe0ec2800;
    %load/vec4 v0x7fffe0f3e870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fffe0f3e520_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffe0f3e5e0_0;
    %assign/vec4 v0x7fffe0f3e520_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffe0f3cd00;
T_2 ;
Ewait_0 .event/or E_0x7fffe0e9f280, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fffe0f3d3c0_0;
    %store/vec4 v0x7fffe0f23390_0, 0, 6;
    %load/vec4 v0x7fffe0f3d3c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f3d240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f23850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f13a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f3d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0eafaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f23670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f3d300_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffe0f3d3c0_0;
    %cmpi/e 2, 1, 6;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f3d240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f23850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f13a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f3d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0eafaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f23670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f3d300_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f3d240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f23850_0, 0, 1;
    %load/vec4 v0x7fffe0f3d3c0_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f13a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f3d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0eafaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f23670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f3d300_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fffe0f3d3c0_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f13a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f3d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0eafaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f23670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f3d300_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f13a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f3d180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0eafaa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f23670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f3d300_0, 0, 1;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffe0f40830;
T_3 ;
    %wait E_0x7fffe0ec2800;
    %load/vec4 v0x7fffe0f418e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %fork t_1, S_0x7fffe0f40c80;
    %jmp t_0;
    .scope S_0x7fffe0f40c80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe0f40e80_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fffe0f40e80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffe0f40e80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe0f41420, 0, 4;
    %load/vec4 v0x7fffe0f40e80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe0f40e80_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x7fffe0f40830;
t_0 %join;
T_3.0 ;
    %load/vec4 v0x7fffe0f419d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fffe0f41ac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x7fffe0f41ba0_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %load/vec4 v0x7fffe0f41ac0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fffe0f41420, 4, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffe0f40830;
T_4 ;
Ewait_1 .event/or E_0x7fffe0f23430, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fffe0f41090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x7fffe0f41090_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffe0f41420, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x7fffe0f41230_0, 0, 32;
    %load/vec4 v0x7fffe0f41170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x7fffe0f41170_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffe0f41420, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x7fffe0f412f0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffe0f3ff30;
T_5 ;
Ewait_2 .event/or E_0x7fffe0f22e10, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fffe0f23070_0;
    %load/vec4 v0x7fffe0f40440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffe0f402a0_0, 0, 12;
    %load/vec4 v0x7fffe0f402a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 12;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %pushi/vec4 4095, 4095, 32;
    %store/vec4 v0x7fffe0f40380_0, 0, 32;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x7fffe0f40550_0;
    %load/vec4 v0x7fffe0f406b0_0;
    %add;
    %store/vec4 v0x7fffe0f40380_0, 0, 32;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffe0f1e0e0;
T_6 ;
    %vpi_call/w 3 42 "$dumpfile", "mips_cpu_harvard_tb.vcd" {0 0 0};
    %vpi_call/w 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffe0f1e0e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f45ed0_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x7fffe0f45ed0_0;
    %nor/r;
    %store/vec4 v0x7fffe0f45ed0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$fatal", 32'sb00000000000000000000000000000010, "Simulation ended in 100 clock cycles" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffe0f1e0e0;
T_7 ;
    %fork t_3, S_0x7fffe0f1b9d0;
    %jmp t_2;
    .scope S_0x7fffe0f1b9d0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe0f22480_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffe0f22480_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffe0f22480_0;
    %store/vec4a v0x7fffe0f46790, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffe0f22480_0;
    %store/vec4a v0x7fffe0f46570, 4, 0;
    %load/vec4 v0x7fffe0f22480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe0f22480_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x7fffe0f1e0e0;
t_2 %join;
    %vpi_call/w 3 66 "$display", "ROM : INIT : Loading RAM contents from %s", P_0x7fffe0ee9da0 {0 0 0};
    %vpi_call/w 3 67 "$readmemb", P_0x7fffe0ee9de0, v0x7fffe0f46790 {0 0 0};
    %vpi_call/w 3 71 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7fffe0ee9da0 {0 0 0};
    %vpi_call/w 3 72 "$readmemh", P_0x7fffe0ee9da0, v0x7fffe0f46570 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fffe0f1e0e0;
T_8 ;
    %wait E_0x7fffe0ec2800;
    %load/vec4 v0x7fffe0f46240_0;
    %load/vec4 v0x7fffe0f46010_0;
    %parti/s 24, 8, 5;
    %pushi/vec4 0, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffe0f462e0_0;
    %load/vec4 v0x7fffe0f46010_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe0f46570, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffe0f1e0e0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f466f0_0, 0, 1;
    %vpi_call/w 3 90 "$monitor", "[ROM] PC: %h, Instruction: %h", v0x7fffe0f463f0_0, v0x7fffe0f464b0_0 {0 0 0};
    %wait E_0x7fffe0ed7840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe0f466f0_0, 0, 1;
    %wait E_0x7fffe0ed7840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe0f466f0_0, 0, 1;
    %wait E_0x7fffe0ed7840;
    %wait E_0x7fffe0ed7840;
    %wait E_0x7fffe0ed7840;
    %vpi_call/w 3 99 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_harvard_tb.v";
    "mips_cpu_harvard.v";
    "controlpath.v";
    "control.v";
    "ir.v";
    "pc.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
