Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 22:42:09 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_dcache/post_route_timing.rpt
| Design       : a25_dcache
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIADI[7]     0.416         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIADI[7]     0.438         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIBDI[0]     0.440         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIBDI[0]     0.450         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIBDI[3]     0.456         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_2/DIBDI[0]     0.484         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIBDI[14]    0.485         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_2/DIBDI[0]     0.494         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIADI[9]     0.513         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIBDI[15]    0.513         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIBDI[1]     0.517         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_2/DIBDI[1]     0.543         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_0/DIBDI[3]     0.553         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIADI[9]     0.560         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_0/DIADI[7]     0.564         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIBDI[15]    0.572         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_0/DIADI[15]    0.575         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIADI[13]    0.579         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIADI[4]     0.588         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_0/DIBDI[14]    0.594         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIADI[4]     0.602         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIBDI[7]     0.611         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIBDI[12]    0.611         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIBDI[1]     0.612         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_0/DIBDI[15]    0.623         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_0/DIADI[7]     0.623         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIADI[5]     0.626         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIADI[5]     0.629         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIADI[15]    0.632         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIBDI[14]    0.637         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIADI[15]    0.637         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_2/DIBDI[1]     0.641         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIBDI[12]    0.646         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIBDI[2]     0.646         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_2/DIBDI[2]     0.657         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIADI[0]     0.659         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIBDI[3]     0.664         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_0/DIADI[1]     0.665         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIADI[0]     0.669         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_1/DIPADIP[1]   0.679         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIBDI[2]     0.684         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIBDI[13]    0.686         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIADI[1]     0.688         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIBDI[2]     0.691         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIADI[13]    0.692         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_1/DIPADIP[0]   0.695         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_0/DIADI[15]    0.704         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_2/DIADI[9]     0.705         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIADI[1]     0.705         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_2/DIBDI[2]     0.713         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_0/DIBDI[7]     0.717         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIPADIP[1]   0.717         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_2/DIADI[13]    0.717         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIADI[12]    0.720         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_0/DIADI[0]     0.721         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIADI[5]     0.723         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIBDI[8]     0.724         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_0/DIADI[0]     0.731         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIBDI[2]     0.731         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_2/DIBDI[12]    0.735         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIPADIP[1]   0.735         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIBDI[10]    0.735         
u_tag0/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIBDI[14]    0.736         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIADI[13]    0.736         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIBDI[13]    0.737         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_0/DIADI[4]     0.739         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_0/DIBDI[15]    0.743         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_2/DIPADIP[1]   0.750         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_2/DIBDI[13]    0.750         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_0/DIBDI[14]    0.752         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIPBDIP[0]   0.753         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIBDI[13]    0.754         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_2/DIADI[13]    0.754         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_3/DIADI[9]     0.756         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_2/DIPADIP[1]   0.757         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIADI[10]    0.760         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIADI[11]    0.760         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIBDI[7]     0.761         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_0/DIADI[5]     0.763         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_1/DIBDI[5]     0.764         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIBDI[13]    0.766         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_1/DIBDI[4]     0.768         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIBDI[8]     0.771         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_0/DIBDI[7]     0.774         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIPBDIP[1]   0.775         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_0/DIADI[1]     0.778         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIBDI[3]     0.780         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_1/DIPADIP[1]   0.780         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_2/DIADI[10]    0.782         
u_tag0/RAM_reg/CLKARDCLK       u_data3/RAM_reg_1/DIADI[4]     0.782         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_0/DIADI[4]     0.787         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIBDI[3]     0.790         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_2/DIADI[6]     0.790         
u_tag0/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIADI[8]     0.790         
u_tag1/RAM_reg/CLKARDCLK       u_data0/RAM_reg_0/DIADI[13]    0.791         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_1/DIPADIP[1]   0.793         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_2/DIBDI[12]    0.794         
u_tag1/RAM_reg/CLKARDCLK       u_data3/RAM_reg_2/DIADI[10]    0.796         
u_tag1/RAM_reg/CLKARDCLK       u_data1/RAM_reg_1/DIPADIP[1]   0.796         
u_tag1/RAM_reg/CLKARDCLK       u_data2/RAM_reg_0/DIADI[6]     0.798         



