
*** Running vivado
    with args -log addsub8_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source addsub8_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source addsub8_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Github/Computer_Organization/src/IP_Core/CSE_CSE_addsub_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top addsub8_wrapper -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 338.426 ; gain = 96.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'addsub8_wrapper' [F:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/hdl/addsub8_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'addsub8' [F:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/synth/addsub8.v:13]
INFO: [Synth 8-638] synthesizing module 'addsub8_addsub_0_0' [f:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/ip/addsub8_addsub_0_0/synth/addsub8_addsub_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'addsub' [f:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/ipshared/6861/sources_1/new/addsub.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addsub' (1#1) [f:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/ipshared/6861/sources_1/new/addsub.v:23]
INFO: [Synth 8-256] done synthesizing module 'addsub8_addsub_0_0' (2#1) [f:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/ip/addsub8_addsub_0_0/synth/addsub8_addsub_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'addsub8' (3#1) [F:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/synth/addsub8.v:13]
INFO: [Synth 8-256] done synthesizing module 'addsub8_wrapper' (4#1) [F:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/hdl/addsub8_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 390.895 ; gain = 149.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 390.895 ; gain = 149.285
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/ip/addsub8_addsub_0_0/constrs_1/new/addsub！！8bit.xdc] for cell 'addsub8_i/addsub_0/inst'
Finished Parsing XDC File [f:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/ip/addsub8_addsub_0_0/constrs_1/new/addsub！！8bit.xdc] for cell 'addsub8_i/addsub_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/ip/addsub8_addsub_0_0/constrs_1/new/addsub！！8bit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/addsub8_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/addsub8_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/constrs_1/new/addsub！！8bit.xdc]
Finished Parsing XDC File [F:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/constrs_1/new/addsub！！8bit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/constrs_1/new/addsub！！8bit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/addsub8_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/addsub8_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [F:/Github/Computer_Organization/src/project_9/addsub/addsub.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Github/Computer_Organization/src/project_9/addsub/addsub.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Github/Computer_Organization/src/project_9/addsub/addsub.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/addsub8_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/addsub8_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 698.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 698.410 ; gain = 456.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 698.410 ; gain = 456.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for addsub8_i/addsub_0/inst. (constraint file  F:/Github/Computer_Organization/src/project_9/addsub/addsub.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for addsub8_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for addsub8_i/addsub_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 698.410 ; gain = 456.801
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/ipshared/6861/sources_1/new/addsub.v:38]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/ipshared/6861/sources_1/new/addsub.v:38]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/ipshared/6861/sources_1/new/addsub.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 698.410 ; gain = 456.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module addsub 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Github/Computer_Organization/src/project_9/addsub/addsub.srcs/sources_1/bd/addsub8/ipshared/6861/sources_1/new/addsub.v:38]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 698.410 ; gain = 456.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 729.938 ; gain = 488.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 729.938 ; gain = 488.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 740.043 ; gain = 498.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 740.043 ; gain = 498.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 740.043 ; gain = 498.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 740.043 ; gain = 498.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 740.043 ; gain = 498.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 740.043 ; gain = 498.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 740.043 ; gain = 498.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT2   |     9|
|3     |LUT3   |    11|
|4     |LUT4   |     4|
|5     |LUT5   |     3|
|6     |LUT6   |     5|
|7     |IBUF   |    17|
|8     |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------------------+------+
|      |Instance     |Module             |Cells |
+------+-------------+-------------------+------+
|1     |top          |                   |    67|
|2     |  addsub8_i  |addsub8            |    38|
|3     |    addsub_0 |addsub8_addsub_0_0 |    38|
|4     |      inst   |addsub             |    38|
+------+-------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 740.043 ; gain = 498.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 740.043 ; gain = 190.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 740.043 ; gain = 498.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 750.637 ; gain = 520.500
INFO: [Common 17-1381] The checkpoint 'F:/Github/Computer_Organization/src/project_9/addsub/addsub.runs/synth_1/addsub8_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file addsub8_wrapper_utilization_synth.rpt -pb addsub8_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 750.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 11:29:22 2019...
