<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln48_fu_98_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:48" VARIABLE="icmp_ln48" MODULE="load_input_Pipeline_mem_rd" LOOP="mem_rd" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_104_p2" SOURCE="" VARIABLE="add_ln48" MODULE="load_input_Pipeline_mem_rd" LOOP="mem_rd" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln48_fu_96_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:48" VARIABLE="icmp_ln48" MODULE="load_input" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_36_fu_102_p3" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:48" VARIABLE="empty_36" MODULE="load_input" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln48_fu_116_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:48" VARIABLE="icmp_ln48" MODULE="load_input_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_34_fu_142_p3" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:48" VARIABLE="empty_34" MODULE="load_input_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln48_1_fu_166_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:48" VARIABLE="icmp_ln48_1" MODULE="load_input_1" LOOP="mem_rd" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_172_p2" SOURCE="" VARIABLE="add_ln48" MODULE="load_input_1" LOOP="mem_rd" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln61_fu_87_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:61" VARIABLE="icmp_ln61" MODULE="compute_add_Pipeline_execute" LOOP="execute" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_1_fu_93_p2" SOURCE="" VARIABLE="i_1" MODULE="compute_add_Pipeline_execute" LOOP="execute" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_2_1_U16" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:63" VARIABLE="mul_ln63" MODULE="compute_add_Pipeline_execute" LOOP="execute" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln69_fu_102_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:69" VARIABLE="icmp_ln69" MODULE="store_result_Pipeline_mem_wr" LOOP="mem_wr" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_108_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:69" VARIABLE="add_ln69" MODULE="store_result_Pipeline_mem_wr" LOOP="mem_wr" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln69_fu_87_p2" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:69" VARIABLE="icmp_ln69" MODULE="store_result" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_30_fu_103_p3" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:69" VARIABLE="empty_30" MODULE="store_result" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="size_c11_U" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:96" VARIABLE="size_c11" MODULE="vmul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="size_c_U" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:96" VARIABLE="size_c" MODULE="vmul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="out_r_c_U" SOURCE="/home/rourab/Auto_FastFlow_fpga/kernels_src/vmul/vmul.cpp:96" VARIABLE="out_r_c" MODULE="vmul" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="vmul" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem0_m_axi_U" SOURCE="" VARIABLE="" MODULE="vmul" LOOP="" BUNDLEDNAME="gmem0" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem1_m_axi_U" SOURCE="" VARIABLE="" MODULE="vmul" LOOP="" BUNDLEDNAME="gmem1" DSP="0" BRAM="2" URAM="0"/>
</BindInfo>
