{
  "DESIGN_NAME": "rcAdder",
  "FP_PDN_MULTILAYER": false,
  "CLOCK_PORT": "clk",
  "CLOCK_PERIOD": 25,
  "VERILOG_FILES": [
      "dir::rtl/rcAdder.sv", "dir::rtl/fullAdder.sv"
  ],
  "FP_CORE_UTIL": 40,
  "FP_PDN_VOFFSET": 7,
  "FP_PDN_HOFFSET": 7
  }