==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.3
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [RTMG-278] Implementing memory 'dct_buf_2d_in_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_row_outbuf_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_buf_2d_in_memcore_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'dct_row_outbuf_memcore_ram' using block RAMs.
@I [LIC-101] Checked in feature [HLS]
