{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 13:42:39 2012 " "Info: Processing started: Sun Jan 15 13:42:39 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bilinear -c bilinear " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bilinear -c bilinear" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/bilin_insert.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/bilin_insert.v" { { "Info" "ISGN_ENTITY_NAME" "1 bilin_insert " "Info: Found entity 1: bilin_insert" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/buf_flag.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/buf_flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 buf_flag " "Info: Found entity 1: buf_flag" {  } { { "../src/buf_flag.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/buf_flag.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/colorbars.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/colorbars.v" { { "Info" "ISGN_ENTITY_NAME" "1 colorbars " "Info: Found entity 1: colorbars" {  } { { "../src/colorbars.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/colorbars.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/dpe_1r1w_2048x8_1024x16b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/dpe_1r1w_2048x8_1024x16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpe_1r1w_2048x8_1024x16b " "Info: Found entity 1: dpe_1r1w_2048x8_1024x16b" {  } { { "../src/dpe_1r1w_2048x8_1024x16b.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/dpe_1r1w_2048x8_1024x16b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/dpram_1024x16b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/dpram_1024x16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_1024x16b " "Info: Found entity 1: dpram_1024x16b" {  } { { "../src/dpram_1024x16b.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/dpram_1024x16b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/dpram_1024x24b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/dpram_1024x24b.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_1024x24b " "Info: Found entity 1: dpram_1024x24b" {  } { { "../src/dpram_1024x24b.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/dpram_1024x24b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/fifo_asy_1024x16b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/fifo_asy_1024x16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_asy_1024x16b " "Info: Found entity 1: fifo_asy_1024x16b" {  } { { "../src/fifo_asy_1024x16b.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/fifo_asy_1024x16b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/h_scaler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/h_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 h_scaler " "Info: Found entity 1: h_scaler" {  } { { "../src/h_scaler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/h_scaler.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/I2C_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "../src/I2C_Controller.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_Controller.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/I2C_V_Config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/I2C_V_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_V_Config " "Info: Found entity 1: I2C_V_Config" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/lf_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/lf_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lf_decode " "Info: Found entity 1: lf_decode" {  } { { "../src/lf_decode.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/lf_decode.v" 128 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/mydefines.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../src/mydefines.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/ndelay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/ndelay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ndelay " "Info: Found entity 1: ndelay" {  } { { "../src/ndelay.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/ndelay.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/pll2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll2 " "Info: Found entity 1: pll2" {  } { { "../src/pll2.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/pll2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/sdram2lcd_controler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/sdram2lcd_controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram2lcd_controler " "Info: Found entity 1: sdram2lcd_controler" {  } { { "../src/sdram2lcd_controler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/sdram_200us.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/sdram_200us.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_200us " "Info: Found entity 1: sdram_200us" {  } { { "../src/sdram_200us.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_200us.v" 25 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/sdram_if.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/sdram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_if " "Info: Found entity 1: sdram_if" {  } { { "../src/sdram_if.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_if.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/sdram_rd2buf.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/sdram_rd2buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_rd2buf " "Info: Found entity 1: sdram_rd2buf" {  } { { "../src/sdram_rd2buf.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_rd2buf.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/svga_defines.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../src/svga_defines.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/vertical_scaler.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/vertical_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 vertical_scaler " "Info: Found entity 1: vertical_scaler" {  } { { "../src/vertical_scaler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/vertical_scaler.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/vgatest.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/vgatest.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgatest " "Info: Found entity 1: vgatest" {  } { { "../src/vgatest.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/vgatest.v" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/video_pro.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/video_pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pro " "Info: Found entity 1: video_pro" {  } { { "../src/video_pro.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/video_pro.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/vin_pro.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/vin_pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 vin_pro " "Info: Found entity 1: vin_pro" {  } { { "../src/vin_pro.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/vin_pro.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "burst_req BURST_REQ wr_add_man.v(33) " "Info (10281): Verilog HDL Declaration information at wr_add_man.v(33): object \"burst_req\" differs only in case from object \"BURST_REQ\" in the same scope" {  } { { "../src/wr_add_man.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/wr_add_man.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/wr_add_man.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/wr_add_man.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr_add_man " "Info: Found entity 1: wr_add_man" {  } { { "../src/wr_add_man.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/wr_add_man.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/wr_burst_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/wr_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr_burst_control " "Info: Found entity 1: wr_burst_control" {  } { { "../src/wr_burst_control.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/wr_burst_control.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/wr_outfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/wr_outfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr_outfifo " "Info: Found entity 1: wr_outfifo" {  } { { "../src/wr_outfifo.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/wr_outfifo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../src/YCrCb2RGB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../src/YCrCb2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCrCb2RGB " "Info: Found entity 1: YCrCb2RGB" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bufa_wren sdram2lcd_controler.v(144) " "Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(144): created implicit net for \"bufa_wren\"" {  } { { "../src/sdram2lcd_controler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bufb_wren sdram2lcd_controler.v(145) " "Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(145): created implicit net for \"bufb_wren\"" {  } { { "../src/sdram2lcd_controler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bufa_rden sdram2lcd_controler.v(164) " "Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(164): created implicit net for \"bufa_rden\"" {  } { { "../src/sdram2lcd_controler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_fifo_alfull sdram2lcd_controler.v(166) " "Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(166): created implicit net for \"out_fifo_alfull\"" {  } { { "../src/sdram2lcd_controler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 166 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "buf_rden_delay sdram2lcd_controler.v(167) " "Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(167): created implicit net for \"buf_rden_delay\"" {  } { { "../src/sdram2lcd_controler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_fifo_wren sdram2lcd_controler.v(209) " "Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(209): created implicit net for \"out_fifo_wren\"" {  } { { "../src/sdram2lcd_controler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_fifo_empty sdram2lcd_controler.v(249) " "Warning (10236): Verilog HDL Implicit Net warning at sdram2lcd_controler.v(249): created implicit net for \"out_fifo_empty\"" {  } { { "../src/sdram2lcd_controler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_hs top.v(83) " "Warning (10236): Verilog HDL Implicit Net warning at top.v(83): created implicit net for \"pixel_hs\"" {  } { { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel_vs top.v(84) " "Warning (10236): Verilog HDL Implicit Net warning at top.v(84): created implicit net for \"pixel_vs\"" {  } { { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NTSC_out video_pro.v(164) " "Warning (10236): Verilog HDL Implicit Net warning at video_pro.v(164): created implicit net for \"NTSC_out\"" {  } { { "../src/video_pro.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/video_pro.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pro video_pro:UUT " "Info: Elaborating entity \"video_pro\" for hierarchy \"video_pro:UUT\"" {  } { { "../src/top.v" "UUT" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lf_decode video_pro:UUT\|lf_decode:U_detect " "Info: Elaborating entity \"lf_decode\" for hierarchy \"video_pro:UUT\|lf_decode:U_detect\"" {  } { { "../src/video_pro.v" "U_detect" { Text "E:/work/dm642/firmware/fpga/blinear2/src/video_pro.v" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lf_decode.v(249) " "Warning (10230): Verilog HDL assignment warning at lf_decode.v(249): truncated value with size 32 to match size of target (5)" {  } { { "../src/lf_decode.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/lf_decode.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vin_pro video_pro:UUT\|vin_pro:U_vin_pro " "Info: Elaborating entity \"vin_pro\" for hierarchy \"video_pro:UUT\|vin_pro:U_vin_pro\"" {  } { { "../src/video_pro.v" "U_vin_pro" { Text "E:/work/dm642/firmware/fpga/blinear2/src/video_pro.v" 195 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vin_pro.v(154) " "Warning (10230): Verilog HDL assignment warning at vin_pro.v(154): truncated value with size 32 to match size of target (11)" {  } { { "../src/vin_pro.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/vin_pro.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpe_1r1w_2048x8_1024x16b video_pro:UUT\|vin_pro:U_vin_pro\|dpe_1r1w_2048x8_1024x16b:U_buf1 " "Info: Elaborating entity \"dpe_1r1w_2048x8_1024x16b\" for hierarchy \"video_pro:UUT\|vin_pro:U_vin_pro\|dpe_1r1w_2048x8_1024x16b:U_buf1\"" {  } { { "../src/vin_pro.v" "U_buf1" { Text "E:/work/dm642/firmware/fpga/blinear2/src/vin_pro.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_pro:UUT\|vin_pro:U_vin_pro\|dpe_1r1w_2048x8_1024x16b:U_buf1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"video_pro:UUT\|vin_pro:U_vin_pro\|dpe_1r1w_2048x8_1024x16b:U_buf1\|altsyncram:altsyncram_component\"" {  } { { "../src/dpe_1r1w_2048x8_1024x16b.v" "altsyncram_component" { Text "E:/work/dm642/firmware/fpga/blinear2/src/dpe_1r1w_2048x8_1024x16b.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|vin_pro:U_vin_pro\|dpe_1r1w_2048x8_1024x16b:U_buf1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|vin_pro:U_vin_pro\|dpe_1r1w_2048x8_1024x16b:U_buf1\|altsyncram:altsyncram_component\"" {  } { { "../src/dpe_1r1w_2048x8_1024x16b.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/dpe_1r1w_2048x8_1024x16b.v" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|vin_pro:U_vin_pro\|dpe_1r1w_2048x8_1024x16b:U_buf1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"video_pro:UUT\|vin_pro:U_vin_pro\|dpe_1r1w_2048x8_1024x16b:U_buf1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/dpe_1r1w_2048x8_1024x16b.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/dpe_1r1w_2048x8_1024x16b.v" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mbk1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mbk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mbk1 " "Info: Found entity 1: altsyncram_mbk1" {  } { { "db/altsyncram_mbk1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/altsyncram_mbk1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mbk1 video_pro:UUT\|vin_pro:U_vin_pro\|dpe_1r1w_2048x8_1024x16b:U_buf1\|altsyncram:altsyncram_component\|altsyncram_mbk1:auto_generated " "Info: Elaborating entity \"altsyncram_mbk1\" for hierarchy \"video_pro:UUT\|vin_pro:U_vin_pro\|dpe_1r1w_2048x8_1024x16b:U_buf1\|altsyncram:altsyncram_component\|altsyncram_mbk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_add_man video_pro:UUT\|vin_pro:U_vin_pro\|wr_add_man:U_wr_add_man " "Info: Elaborating entity \"wr_add_man\" for hierarchy \"video_pro:UUT\|vin_pro:U_vin_pro\|wr_add_man:U_wr_add_man\"" {  } { { "../src/vin_pro.v" "U_wr_add_man" { Text "E:/work/dm642/firmware/fpga/blinear2/src/vin_pro.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datain_frame_end_rising wr_add_man.v(51) " "Warning (10036): Verilog HDL or VHDL warning at wr_add_man.v(51): object \"datain_frame_end_rising\" assigned a value but never read" {  } { { "../src/wr_add_man.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/wr_add_man.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wr_add_man.v(189) " "Warning (10230): Verilog HDL assignment warning at wr_add_man.v(189): truncated value with size 32 to match size of target (3)" {  } { { "../src/wr_add_man.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/wr_add_man.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_burst_control video_pro:UUT\|vin_pro:U_vin_pro\|wr_burst_control:U_wr_burst_control " "Info: Elaborating entity \"wr_burst_control\" for hierarchy \"video_pro:UUT\|vin_pro:U_vin_pro\|wr_burst_control:U_wr_burst_control\"" {  } { { "../src/vin_pro.v" "U_wr_burst_control" { Text "E:/work/dm642/firmware/fpga/blinear2/src/vin_pro.v" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 wr_burst_control.v(133) " "Warning (10230): Verilog HDL assignment warning at wr_burst_control.v(133): truncated value with size 32 to match size of target (9)" {  } { { "../src/wr_burst_control.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/wr_burst_control.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error wr_burst_control.v(42) " "Warning (10034): Output port \"error\" at wr_burst_control.v(42) has no driver" {  } { { "../src/wr_burst_control.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/wr_burst_control.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram2lcd_controler video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler " "Info: Elaborating entity \"sdram2lcd_controler\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\"" {  } { { "../src/video_pro.v" "U_sdram2lcd_controler" { Text "E:/work/dm642/firmware/fpga/blinear2/src/video_pro.v" 234 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_rd2buf video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|sdram_rd2buf:U_sdram_rd2buf " "Info: Elaborating entity \"sdram_rd2buf\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|sdram_rd2buf:U_sdram_rd2buf\"" {  } { { "../src/sdram2lcd_controler.v" "U_sdram_rd2buf" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 151 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pic_col_cnt_dly1 sdram_rd2buf.v(136) " "Warning (10036): Verilog HDL or VHDL warning at sdram_rd2buf.v(136): object \"pic_col_cnt_dly1\" assigned a value but never read" {  } { { "../src/sdram_rd2buf.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_rd2buf.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 sdram_rd2buf.v(309) " "Warning (10230): Verilog HDL assignment warning at sdram_rd2buf.v(309): truncated value with size 10 to match size of target (9)" {  } { { "../src/sdram_rd2buf.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_rd2buf.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 sdram_rd2buf.v(353) " "Warning (10230): Verilog HDL assignment warning at sdram_rd2buf.v(353): truncated value with size 10 to match size of target (9)" {  } { { "../src/sdram_rd2buf.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_rd2buf.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vertical_scaler video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vertical_scaler:U_vertical_scaler " "Info: Elaborating entity \"vertical_scaler\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vertical_scaler:U_vertical_scaler\"" {  } { { "../src/sdram2lcd_controler.v" "U_vertical_scaler" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 177 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buf_rden_delay3 vertical_scaler.v(322) " "Warning (10036): Verilog HDL or VHDL warning at vertical_scaler.v(322): object \"buf_rden_delay3\" assigned a value but never read" {  } { { "../src/vertical_scaler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/vertical_scaler.v" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bilin_insert video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|bilin_insert:U0_bilin_insertY " "Info: Elaborating entity \"bilin_insert\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|bilin_insert:U0_bilin_insertY\"" {  } { { "../src/sdram2lcd_controler.v" "U0_bilin_insertY" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_outfifo video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|wr_outfifo:wr_outfifo " "Info: Elaborating entity \"wr_outfifo\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|wr_outfifo:wr_outfifo\"" {  } { { "../src/sdram2lcd_controler.v" "wr_outfifo" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 211 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 wr_outfifo.v(36) " "Warning (10230): Verilog HDL assignment warning at wr_outfifo.v(36): truncated value with size 18 to match size of target (16)" {  } { { "../src/wr_outfifo.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/wr_outfifo.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_1024x16b video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|dpram_1024x16b:U0_dpram_1024x16b " "Info: Elaborating entity \"dpram_1024x16b\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|dpram_1024x16b:U0_dpram_1024x16b\"" {  } { { "../src/sdram2lcd_controler.v" "U0_dpram_1024x16b" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 221 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|dpram_1024x16b:U0_dpram_1024x16b\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|dpram_1024x16b:U0_dpram_1024x16b\|altsyncram:altsyncram_component\"" {  } { { "../src/dpram_1024x16b.v" "altsyncram_component" { Text "E:/work/dm642/firmware/fpga/blinear2/src/dpram_1024x16b.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|dpram_1024x16b:U0_dpram_1024x16b\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|dpram_1024x16b:U0_dpram_1024x16b\|altsyncram:altsyncram_component\"" {  } { { "../src/dpram_1024x16b.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/dpram_1024x16b.v" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|dpram_1024x16b:U0_dpram_1024x16b\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|dpram_1024x16b:U0_dpram_1024x16b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Info: Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/dpram_1024x16b.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/dpram_1024x16b.v" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8m1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q8m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8m1 " "Info: Found entity 1: altsyncram_q8m1" {  } { { "db/altsyncram_q8m1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/altsyncram_q8m1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8m1 video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|dpram_1024x16b:U0_dpram_1024x16b\|altsyncram:altsyncram_component\|altsyncram_q8m1:auto_generated " "Info: Elaborating entity \"altsyncram_q8m1\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|dpram_1024x16b:U0_dpram_1024x16b\|altsyncram:altsyncram_component\|altsyncram_q8m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_flag video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|buf_flag:U_buf_flag " "Info: Elaborating entity \"buf_flag\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|buf_flag:U_buf_flag\"" {  } { { "../src/sdram2lcd_controler.v" "U_buf_flag" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 239 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_asy_1024x16b video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b " "Info: Elaborating entity \"fifo_asy_1024x16b\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\"" {  } { { "../src/sdram2lcd_controler.v" "U_fifo_asy_1024x16b" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 251 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\"" {  } { { "../src/fifo_asy_1024x16b.v" "dcfifo_component" { Text "E:/work/dm642/firmware/fpga/blinear2/src/fifo_asy_1024x16b.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\"" {  } { { "../src/fifo_asy_1024x16b.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/fifo_asy_1024x16b.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Info: Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Info: Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Info: Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info: Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info: Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/fifo_asy_1024x16b.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/fifo_asy_1024x16b.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9nn1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_9nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9nn1 " "Info: Found entity 1: dcfifo_9nn1" {  } { { "db/dcfifo_9nn1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9nn1 video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated " "Info: Elaborating entity \"dcfifo_9nn1\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/81/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Info: Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_9nn1.tdf" "wrptr_g_gray2bin" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Info: Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/a_graycounter_t57.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_t57\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_9nn1.tdf" "rdptr_g1p" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Info: Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/a_graycounter_pjc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_pjc\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_9nn1.tdf" "wrptr_g1p" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 63 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ojc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ojc " "Info: Found entity 1: a_graycounter_ojc" {  } { { "db/a_graycounter_ojc.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/a_graycounter_ojc.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ojc video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|a_graycounter_ojc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_ojc\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|a_graycounter_ojc:wrptr_gp\"" {  } { { "db/dcfifo_9nn1.tdf" "wrptr_gp" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2h51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2h51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2h51 " "Info: Found entity 1: altsyncram_2h51" {  } { { "db/altsyncram_2h51.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/altsyncram_2h51.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2h51 video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|altsyncram_2h51:fifo_ram " "Info: Elaborating entity \"altsyncram_2h51\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|altsyncram_2h51:fifo_ram\"" {  } { { "db/dcfifo_9nn1.tdf" "fifo_ram" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e98.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e98 " "Info: Found entity 1: alt_synch_pipe_e98" {  } { { "db/alt_synch_pipe_e98.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/alt_synch_pipe_e98.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e98 video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|alt_synch_pipe_e98:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_e98\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\"" {  } { { "db/dcfifo_9nn1.tdf" "rs_dgwp" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\|dffpipe_pe9:dffpipe4 " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|alt_synch_pipe_e98:rs_dgwp\|dffpipe_pe9:dffpipe4\"" {  } { { "db/alt_synch_pipe_e98.tdf" "dffpipe4" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/alt_synch_pipe_e98.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Info: Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_9nn1.tdf" "ws_dgrp" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 81 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe4\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe4" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_356.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_356.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_356 " "Info: Found entity 1: cmpr_356" {  } { { "db/cmpr_356.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/cmpr_356.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_356 video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|cmpr_356:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_356\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|cmpr_356:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_9nn1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 85 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_256.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_256.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_256 " "Info: Found entity 1: cmpr_256" {  } { { "db/cmpr_256.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/cmpr_256.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_256 video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|cmpr_256:rdempty_eq_comp1_msb " "Info: Elaborating entity \"cmpr_256\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|cmpr_256:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_9nn1.tdf" "rdempty_eq_comp1_msb" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 86 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a18.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_a18.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a18 " "Info: Found entity 1: mux_a18" {  } { { "db/mux_a18.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/mux_a18.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a18 video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_a18\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_9nn1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 93 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "h_scaler video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler " "Info: Elaborating entity \"h_scaler\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\"" {  } { { "../src/sdram2lcd_controler.v" "U_h_scaler" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 271 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_en h_scaler.v(55) " "Warning (10036): Verilog HDL or VHDL warning at h_scaler.v(55): object \"read_en\" assigned a value but never read" {  } { { "../src/h_scaler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/h_scaler.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 h_scaler.v(206) " "Warning (10230): Verilog HDL assignment warning at h_scaler.v(206): truncated value with size 32 to match size of target (11)" {  } { { "../src/h_scaler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/h_scaler.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_1024x24b video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|dpram_1024x24b:U1_dpram_1024x24b " "Info: Elaborating entity \"dpram_1024x24b\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|dpram_1024x24b:U1_dpram_1024x24b\"" {  } { { "../src/h_scaler.v" "U1_dpram_1024x24b" { Text "E:/work/dm642/firmware/fpga/blinear2/src/h_scaler.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|dpram_1024x24b:U1_dpram_1024x24b\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|dpram_1024x24b:U1_dpram_1024x24b\|altsyncram:altsyncram_component\"" {  } { { "../src/dpram_1024x24b.v" "altsyncram_component" { Text "E:/work/dm642/firmware/fpga/blinear2/src/dpram_1024x24b.v" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|dpram_1024x24b:U1_dpram_1024x24b\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|dpram_1024x24b:U1_dpram_1024x24b\|altsyncram:altsyncram_component\"" {  } { { "../src/dpram_1024x24b.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/dpram_1024x24b.v" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|dpram_1024x24b:U1_dpram_1024x24b\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|dpram_1024x24b:U1_dpram_1024x24b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info: Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Info: Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info: Parameter \"widthad_b\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info: Parameter \"width_a\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Info: Parameter \"width_b\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/dpram_1024x24b.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/dpram_1024x24b.v" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone III does not have M4K blocks -- using available memory blocks " "Warning: Assertion warning: Device family Cyclone III does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_rgm1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/altsyncram_rgm1.tdf" 868 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgm1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rgm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgm1 " "Info: Found entity 1: altsyncram_rgm1" {  } { { "db/altsyncram_rgm1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/altsyncram_rgm1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgm1 video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|dpram_1024x24b:U1_dpram_1024x24b\|altsyncram:altsyncram_component\|altsyncram_rgm1:auto_generated " "Info: Elaborating entity \"altsyncram_rgm1\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|dpram_1024x24b:U1_dpram_1024x24b\|altsyncram:altsyncram_component\|altsyncram_rgm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ndelay video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|ndelay:delayWPN " "Info: Elaborating entity \"ndelay\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|ndelay:delayWPN\"" {  } { { "../src/h_scaler.v" "delayWPN" { Text "E:/work/dm642/firmware/fpga/blinear2/src/h_scaler.v" 245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ndelay video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|ndelay:delayK " "Info: Elaborating entity \"ndelay\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|ndelay:delayK\"" {  } { { "../src/h_scaler.v" "delayK" { Text "E:/work/dm642/firmware/fpga/blinear2/src/h_scaler.v" 265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ndelay video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|ndelay:delayWE " "Info: Elaborating entity \"ndelay\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|ndelay:delayWE\"" {  } { { "../src/h_scaler.v" "delayWE" { Text "E:/work/dm642/firmware/fpga/blinear2/src/h_scaler.v" 392 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgatest video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest " "Info: Elaborating entity \"vgatest\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\"" {  } { { "../src/sdram2lcd_controler.v" "U_vgatest" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram2lcd_controler.v" 289 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vgatest.v(173) " "Warning (10230): Verilog HDL assignment warning at vgatest.v(173): truncated value with size 32 to match size of target (11)" {  } { { "../src/vgatest.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/vgatest.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vgatest.v(210) " "Warning (10230): Verilog HDL assignment warning at vgatest.v(210): truncated value with size 32 to match size of target (10)" {  } { { "../src/vgatest.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/vgatest.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ndelay video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|ndelay:delayDE " "Info: Elaborating entity \"ndelay\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|ndelay:delayDE\"" {  } { { "../src/vgatest.v" "delayDE" { Text "E:/work/dm642/firmware/fpga/blinear2/src/vgatest.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCrCb2RGB video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB " "Info: Elaborating entity \"YCrCb2RGB\" for hierarchy \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\"" {  } { { "../src/vgatest.v" "U_VtoRGB" { Text "E:/work/dm642/firmware/fpga/blinear2/src/vgatest.v" 355 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 YCrCb2RGB.v(61) " "Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(61): truncated value with size 32 to match size of target (21)" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 YCrCb2RGB.v(62) " "Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(62): truncated value with size 32 to match size of target (21)" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 YCrCb2RGB.v(63) " "Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(63): truncated value with size 32 to match size of target (21)" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 YCrCb2RGB.v(64) " "Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(64): truncated value with size 32 to match size of target (21)" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 YCrCb2RGB.v(65) " "Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(65): truncated value with size 32 to match size of target (21)" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 YCrCb2RGB.v(97) " "Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(97): truncated value with size 32 to match size of target (8)" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 YCrCb2RGB.v(98) " "Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(98): truncated value with size 32 to match size of target (8)" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 YCrCb2RGB.v(99) " "Warning (10230): Verilog HDL assignment warning at YCrCb2RGB.v(99): truncated value with size 32 to match size of target (8)" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_if video_pro:UUT\|sdram_if:U_SDR " "Info: Elaborating entity \"sdram_if\" for hierarchy \"video_pro:UUT\|sdram_if:U_SDR\"" {  } { { "../src/video_pro.v" "U_SDR" { Text "E:/work/dm642/firmware/fpga/blinear2/src/video_pro.v" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_if.v(347) " "Warning (10230): Verilog HDL assignment warning at sdram_if.v(347): truncated value with size 32 to match size of target (4)" {  } { { "../src/sdram_if.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_if.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_if.v(393) " "Warning (10230): Verilog HDL assignment warning at sdram_if.v(393): truncated value with size 32 to match size of target (3)" {  } { { "../src/sdram_if.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_if.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_if.v(408) " "Warning (10230): Verilog HDL assignment warning at sdram_if.v(408): truncated value with size 32 to match size of target (3)" {  } { { "../src/sdram_if.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_if.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_if.v(422) " "Warning (10230): Verilog HDL assignment warning at sdram_if.v(422): truncated value with size 32 to match size of target (3)" {  } { { "../src/sdram_if.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_if.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_if.v(437) " "Warning (10230): Verilog HDL assignment warning at sdram_if.v(437): truncated value with size 32 to match size of target (3)" {  } { { "../src/sdram_if.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_if.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sdram_if.v(466) " "Warning (10230): Verilog HDL assignment warning at sdram_if.v(466): truncated value with size 32 to match size of target (9)" {  } { { "../src/sdram_if.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_if.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_if.v(549) " "Warning (10230): Verilog HDL assignment warning at sdram_if.v(549): truncated value with size 32 to match size of target (8)" {  } { { "../src/sdram_if.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_if.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_200us video_pro:UUT\|sdram_200us:U_sdram_200us " "Info: Elaborating entity \"sdram_200us\" for hierarchy \"video_pro:UUT\|sdram_200us:U_sdram_200us\"" {  } { { "../src/video_pro.v" "U_sdram_200us" { Text "E:/work/dm642/firmware/fpga/blinear2/src/video_pro.v" 280 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_200us.v(47) " "Warning (10230): Verilog HDL assignment warning at sdram_200us.v(47): truncated value with size 32 to match size of target (16)" {  } { { "../src/sdram_200us.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_200us.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll2 video_pro:UUT\|pll2:U_pll2 " "Info: Elaborating entity \"pll2\" for hierarchy \"video_pro:UUT\|pll2:U_pll2\"" {  } { { "../src/video_pro.v" "U_pll2" { Text "E:/work/dm642/firmware/fpga/blinear2/src/video_pro.v" 324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\"" {  } { { "../src/pll2.v" "altpll_component" { Text "E:/work/dm642/firmware/fpga/blinear2/src/pll2.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\"" {  } { { "../src/pll2.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/pll2.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component " "Info: Instantiated megafunction \"video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Info: Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Info: Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/pll2.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/pll2.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_epl1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_epl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_epl1 " "Info: Found entity 1: altpll_epl1" {  } { { "db/altpll_epl1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/altpll_epl1.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_epl1 video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\|altpll_epl1:auto_generated " "Info: Elaborating entity \"altpll_epl1\" for hierarchy \"video_pro:UUT\|pll2:U_pll2\|altpll:altpll_component\|altpll_epl1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/81/quartus/libraries/megafunctions/altpll.tdf" 882 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_V_Config I2C_V_Config:I2C_AV_Config " "Info: Elaborating entity \"I2C_V_Config\" for hierarchy \"I2C_V_Config:I2C_AV_Config\"" {  } { { "../src/top.v" "I2C_AV_Config" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_V_Config.v(98) " "Warning (10230): Verilog HDL assignment warning at I2C_V_Config.v(98): truncated value with size 32 to match size of target (16)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_V_Config.v(161) " "Warning (10230): Verilog HDL assignment warning at I2C_V_Config.v(161): truncated value with size 32 to match size of target (6)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "I2C_V_Config.v(174) " "Warning (10270): Verilog HDL Case Statement warning at I2C_V_Config.v(174): incomplete case statement has no default case item" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 174 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA I2C_V_Config.v(172) " "Warning (10240): Verilog HDL Always Construct warning at I2C_V_Config.v(172): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[0\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[1\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[2\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[3\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[4\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[5\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[6\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[7\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[8\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[9\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[10\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[11\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[12\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[13\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[14\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] I2C_V_Config.v(172) " "Info (10041): Inferred latch for \"LUT_DATA\[15\]\" at I2C_V_Config.v(172)" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_V_Config:I2C_AV_Config\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_V_Config:I2C_AV_Config\|I2C_Controller:u0\"" {  } { { "../src/I2C_V_Config.v" "u0" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(58) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(58): truncated value with size 32 to match size of target (1)" {  } { { "../src/I2C_Controller.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_Controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(73) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(73): truncated value with size 32 to match size of target (6)" {  } { { "../src/I2C_Controller.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_Controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "wraddress U1_dpram_1024x24b 11 10 " "Warning (12020): Port \"wraddress\" on the entity instantiation of \"U1_dpram_1024x24b\" is connected to a signal of width 11. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "../src/h_scaler.v" "U1_dpram_1024x24b" { Text "E:/work/dm642/firmware/fpga/blinear2/src/h_scaler.v" 81 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|ndelay:delayWPN\|relay\[0\]\[0\]~70 " "Info: Inferred altshift_taps megafunction from the following design logic: \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|ndelay:delayWPN\|relay\[0\]\[0\]~70\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Info: Parameter TAP_DISTANCE set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Info: Parameter WIDTH set to 10" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "../src/ndelay.v" "relay\[0\]\[0\]~70" { Text "E:/work/dm642/firmware/fpga/blinear2/src/ndelay.v" 15 -1 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Info: Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|Mult0\"" {  } { { "../src/YCrCb2RGB.v" "Mult0" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 61 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|Mult1\"" {  } { { "../src/YCrCb2RGB.v" "Mult1" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 62 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|Mult3 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|Mult3\"" {  } { { "../src/YCrCb2RGB.v" "Mult3" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 64 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|Mult4 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|Mult4\"" {  } { { "../src/YCrCb2RGB.v" "Mult4" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 65 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|Mult2 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|Mult2\"" {  } { { "../src/YCrCb2RGB.v" "Mult2" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 63 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|Mult0\"" {  } { { "../src/bilin_insert.v" "Mult0" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 69 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertCr\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertCr\|Mult0\"" {  } { { "../src/bilin_insert.v" "Mult0" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 69 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertCb\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertCb\|Mult0\"" {  } { { "../src/bilin_insert.v" "Mult0" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 69 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|bilin_insert:U1_bilin_insertC\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|bilin_insert:U1_bilin_insertC\|Mult0\"" {  } { { "../src/bilin_insert.v" "Mult0" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 69 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_MULT_INFERRED" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|bilin_insert:U0_bilin_insertY\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|bilin_insert:U0_bilin_insertY\|Mult0\"" {  } { { "../src/bilin_insert.v" "Mult0" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 69 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|ndelay:delayWPN\|altshift_taps:relay_rtl_0 " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|ndelay:delayWPN\|altshift_taps:relay_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|ndelay:delayWPN\|altshift_taps:relay_rtl_0 " "Info: Instantiated megafunction \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|ndelay:delayWPN\|altshift_taps:relay_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Info: Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Info: Parameter \"WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_15m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_15m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_15m " "Info: Found entity 1: shift_taps_15m" {  } { { "db/shift_taps_15m.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/shift_taps_15m.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jc81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jc81 " "Info: Found entity 1: altsyncram_jc81" {  } { { "db/altsyncram_jc81.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/altsyncram_jc81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0of.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0of " "Info: Found entity 1: cntr_0of" {  } { { "db/cntr_0of.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/cntr_0of.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gfc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gfc " "Info: Found entity 1: cmpr_gfc" {  } { { "db/cmpr_gfc.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/cmpr_gfc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult0\"" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 61 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Info: Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Info: Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Info: Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Info: Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 61 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h411.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_h411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h411 " "Info: Found entity 1: mult_h411" {  } { { "db/mult_h411.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/mult_h411.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult1 " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult1\"" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 62 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult1 " "Info: Instantiated megafunction \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Info: Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Info: Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Info: Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Info: Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 62 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult3 " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult3\"" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 64 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult3 " "Info: Instantiated megafunction \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Info: Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Info: Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Info: Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Info: Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 64 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m411.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_m411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m411 " "Info: Found entity 1: mult_m411" {  } { { "db/mult_m411.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/mult_m411.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult4 " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult4\"" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult4 " "Info: Instantiated megafunction \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Info: Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Info: Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Info: Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 65 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q511.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_q511.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q511 " "Info: Found entity 1: mult_q511" {  } { { "db/mult_q511.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/mult_q511.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult2 " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult2\"" {  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 63 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult2 " "Info: Instantiated megafunction \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Info: Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Info: Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Info: Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/YCrCb2RGB.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/YCrCb2RGB.v" 63 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o411.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_o411.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o411 " "Info: Found entity 1: mult_o411" {  } { { "db/mult_o411.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/mult_o411.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|lpm_mult:Mult0\"" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|bilin_insert:U1_bilin_insertY\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 69 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lv01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_lv01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lv01 " "Info: Found entity 1: mult_lv01" {  } { { "db/mult_lv01.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/mult_lv01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|bilin_insert:U1_bilin_insertC\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|bilin_insert:U1_bilin_insertC\|lpm_mult:Mult0\"" {  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 69 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|bilin_insert:U1_bilin_insertC\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|bilin_insert:U1_bilin_insertC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "../src/bilin_insert.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/bilin_insert.v" 69 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "30 " "Info: Ignored 30 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "i2c_sdat " "Warning: Inserted always-enabled tri-state buffer between \"i2c_sdat\" and its non-tri-state driver." {  } { { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 30 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 0}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[8\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[2\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[9\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[1\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[7\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[0\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[10\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[4\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[11\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[3\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[6\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[5\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[14\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[5\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "I2C_V_Config:I2C_AV_Config\|LUT_DATA\[12\] " "Warning: Latch I2C_V_Config:I2C_AV_Config\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal I2C_V_Config:I2C_AV_Config\|LUT_INDEX\[4\]" {  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 168 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "../src/I2C_V_Config.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/I2C_V_Config.v" 172 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../src/sdram_if.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_if.v" 616 -1 0 } } { "../src/sdram_if.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_if.v" 630 -1 0 } } { "../src/sdram_if.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_if.v" 643 -1 0 } } { "../src/wr_add_man.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/wr_add_man.v" 259 -1 0 } } { "../src/sdram_rd2buf.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/sdram_rd2buf.v" 177 -1 0 } } { "../src/h_scaler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/h_scaler.v" 325 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/a_graycounter_pjc.tdf" 95 2 0 } } { "db/dcfifo_9nn1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 67 2 0 } } { "db/dcfifo_9nn1.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/dcfifo_9nn1.tdf" 71 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/a_graycounter_t57.tdf" 95 2 0 } } { "../src/h_scaler.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/h_scaler.v" 306 -1 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/a_graycounter_pjc.tdf" 109 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "E:/work/dm642/firmware/fpga/blinear2/project/db/a_graycounter_t57.tdf" 109 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "i2c_sdat~1 " "Warning: Node \"i2c_sdat~1\"" {  } { { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SDRAM_A_o\[11\] GND " "Warning (13410): Pin \"SDRAM_A_o\[11\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "E:/work/dm642/firmware/fpga/blinear2/src/top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 33 " "Info: 33 registers lost all their fanouts during netlist optimizations. The first 33 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe5a\[10\] " "Info: Register \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|dffpipe_pe9:ws_bwp\|dffe5a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|dffpipe_pe9:ws_brp\|dffe5a\[10\] " "Info: Register \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|fifo_asy_1024x16b:U_fifo_asy_1024x16b\|dcfifo:dcfifo_component\|dcfifo_9nn1:auto_generated\|dffpipe_pe9:ws_brp\|dffe5a\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.000000000000000000 " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.000000000000000000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.000000000000000000 " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.000000000000000000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_IDLE " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_IDLE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_IDLE " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_IDLE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_INIT_PRE_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_INIT_PRE_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_INIT_PRE_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_INIT_PRE_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_INIT_REF_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_INIT_REF_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_INIT_REF_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_INIT_REF_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_MRS_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_MRS_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_MRS_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_MRS_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_IDLE_REF_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_IDLE_REF_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_IDLE_REF_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_IDLE_REF_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_WR_ACT_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_WR_ACT_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_WR_ACT_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_WR_ACT_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_RD_ACT_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_RD_ACT_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_RD_ACT_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_RD_ACT_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_WR_END " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_WR_END\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_WR_END " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_WR_END\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_PRE_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d2.S_PRE_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_PRE_NOP " "Info: Register \"video_pro:UUT\|sdram_if:U_SDR\|sdr_state_d.S_PRE_NOP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|state_cur.HOLD " "Info: Register \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|h_scaler:U_h_scaler\|state_cur.HOLD\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|sdram_rd2buf:U_sdram_rd2buf\|curr_state.FSM_SENT_BANK3_RDREQ " "Info: Register \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|sdram_rd2buf:U_sdram_rd2buf\|curr_state.FSM_SENT_BANK3_RDREQ\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_V_Config:I2C_AV_Config\|mSetup_ST~67 " "Info: Register \"I2C_V_Config:I2C_AV_Config\|mSetup_ST~67\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_V_Config:I2C_AV_Config\|mSetup_ST~68 " "Info: Register \"I2C_V_Config:I2C_AV_Config\|mSetup_ST~68\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|v_synch_negedge " "Info: Register \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|v_synch_negedge\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|v_synch_posedge " "Info: Register \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|v_synch_posedge\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|v_synch_reg " "Info: Register \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|v_synch_reg\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|state.01 " "Info: Register \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|state.01\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|state.10 " "Info: Register \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|state.10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|state.00 " "Info: Register \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|state.00\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|X_int\[3\] " "Info: Register \"video_pro:UUT\|sdram2lcd_controler:U_sdram2lcd_controler\|vgatest:U_vgatest\|YCrCb2RGB:U_VtoRGB\|X_int\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/work/dm642/firmware/fpga/blinear2/project/bilinear.map.smsg " "Info: Generated suppressed messages file E:/work/dm642/firmware/fpga/blinear2/project/bilinear.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2060 " "Info: Implemented 2060 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Info: Implemented 48 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Info: Implemented 17 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "1872 " "Info: Implemented 1872 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "90 " "Info: Implemented 90 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "21 " "Info: Implemented 21 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 15 13:43:12 2012 " "Info: Processing ended: Sun Jan 15 13:43:12 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Info: Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Info: Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
