// Automatically generated by PRGA's RTL generator
`timescale 1ns/1ps
module {{ module.vpr_model | default("adder") }} (
    input wire [0:0] a,
    input wire [0:0] b,
    input wire [0:0] cin,

    output reg [0:0] cout,
    output reg [0:0] s
    );

    parameter CIN_CONST0 = 0;

    always @* begin
        {cout, s} = a + b + (~CIN_CONST0 & cin);
    end

endmodule

