module exp1(
	input [1:0] X0,
	input [1:0] X1,
	input [1:0] X2,
	input [1:0] X3,
	input [1:0] Y,
	output reg [1:0] F
);
	always @ (X0 or X1 or X2 or X3 or Y)
		case(y)
			0: F = X0;
			1: F = X1;
			3: F = X2;
			4: F = X3;
			default : F = 2'b00;
		endcase

endmodule