;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB #-200, 46
	SUB @121, 103
	SUB @121, 103
	JMN @12, #200
	ADD 0, 900
	ADD 0, 900
	SUB -207, <-120
	ADD 710, 30
	DJN -1, @-20
	SPL 300, 36
	SUB @1, @2
	DJN -1, @20
	JMN -0, 0
	ADD 12, @10
	SLT 12, @10
	SUB @121, @106
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, -9
	SPL 0, -9
	SUB @121, @106
	SUB @121, 103
	ADD #12, 21
	SUB #0, -9
	SUB #72, @201
	SUB #72, @201
	SUB #72, @200
	SUB 20, @12
	DJN -1, <-20
	CMP @62, @12
	ADD #12, 21
	CMP @62, @12
	SUB @125, 133
	SUB <0, @-2
	SPL 300, 90
	DJN -1, @-20
	SLT 12, @10
	SPL -110, -601
	SPL 0, <-2
	ADD #270, <1
	DJN -1, @-20
	ADD 210, 60
