
## log files
*.log
*.jou
*.rpt
*.vdi

## bitstream
*.bit
*.bin
*.mcs
*.svf
*.image

## netlist
*.edf
*.edif
*.vn
*.vm

## SDF
*.sdf

## sim dump
*.vcd
*.saif
*.tcf
*.wdb

## others
unisims

## C-files
*.elf
*.a
*.sa
*.so
*.lib

## dirs
vivado.cache/
vivado.hw/
vivado.ip_user_files/
vivado.runs/
vivado.sim/

###### for Xilinx Vivado|ISE
.Xil/
.cache/
fsm_encoding.os
tab_*/
webtalk.*
vivado_pid*.str
hs_err_pid*
xelab.*
xsim.*
xvlog.*
*.cache
*.sim
*.runs
*.hw
*.backup.*
*.debug

## checkpoint files
*.dcp

<<<<<<< HEAD
VHDL-soft-core.gen/
=======
VHDL-soft-core.gen/
VHDL-soft-core.ip_user_files/sim_scripts/
VHDL-soft-core.ip_user_files/bd/

# Ignore simulations but leave preload.txt and /work/
Simulations/*
!simulations/rom_preload.txt
!simulations/work/

## Modelsim
*.qtl
*.qdb
*.qpg

#Cmake
build/
Source/Software/Assembler/build/
>>>>>>> b57c5da (fix:gitignore simulations)
