cd ../.. && veryl fmt
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/adat_pkg.veryl)
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/adat_rx.veryl)
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/bit_decoder.veryl)
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/edge_detector.veryl)
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/frame_parser.veryl)
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/output_interface.veryl)
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/timing_tracker.veryl)
cd ../.. && veryl build
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/adat_pkg.veryl)
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/adat_rx.veryl)
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/bit_decoder.veryl)
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/edge_detector.veryl)
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/frame_parser.veryl)
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/output_interface.veryl)
[INFO ]   Processing file (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/src/timing_tracker.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/async_fifo/async_fifo.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/async_fifo/async_fifo_pkg.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/async_fifo/async_fifo_reset_sync.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/async_handshake/async_handshake.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/axi_if/axi_if.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/axi_if/axi_pkg.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/binary_enc_dec/binary_decoder.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/binary_enc_dec/binary_encoder.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/coding/linear_sec_decoder.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/coding/linear_sec_encoder.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/coding/test_linear_sec.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/counter/counter.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/countones/countones.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/countones/onehot.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/delay/delay.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/edge_detector/edge_detector.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/fifo/fifo.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/fifo/fifo_controller.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/gray/gray_counter.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/gray/gray_decoder.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/gray/gray_encoder.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/lfsr/lfsr_galois.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/pkg/types.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/ram/ram.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/selector/demux.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/selector/mux.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/selector/selector_pkg.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/selector/test_selector.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/slicer/slicer.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/slicer/slicer_unit_fb.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/slicer/slicer_unit_hb.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/synchronizer/synchronizer.veryl)
[INFO ]   Processing file (/Users/akiyuki/Library/Caches/org.veryl-lang.veryl/std/a3a4d148de2d3d29212868cd267c76b84bd0d71675ed8ba5fc85c3698e7ed112/synchronizer/synchronizer_basic.veryl)
[INFO ]       Output filelist (/Users/akiyuki/Documents/AkiyukiProjects/adat_rx/adat_rx.f)
verilator --cc --exe --build -j 0 -Wall -Wno-UNUSEDSIGNAL -Wno-UNUSEDPARAM -Wno-TIMESCALEMOD -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC --timing --top-module tb_adat_rx -I../../target -Wno-DECLFILENAME ../../target/adat_pkg.sv ../../tests/tb_adat_rx.sv ../../tests/adat_generator.sv ../../target/edge_detector.sv ../../target/timing_tracker.sv ../../target/bit_decoder.sv ../../target/frame_parser.sv ../../target/output_interface.sv ../../target/adat_rx.sv sim_main.cpp
c++  -I.  -MMD -I/opt/homebrew/Cellar/verilator/5.044/share/verilator/include -I/opt/homebrew/Cellar/verilator/5.044/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-int-in-bool-context -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-vla-cxx-extension      -std=gnu++20 -Os  -c -o sim_main.o ../sim_main.cpp
c++ -Os  -I.  -MMD -I/opt/homebrew/Cellar/verilator/5.044/share/verilator/include -I/opt/homebrew/Cellar/verilator/5.044/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-int-in-bool-context -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-vla-cxx-extension      -std=gnu++20 -c -o verilated.o /opt/homebrew/Cellar/verilator/5.044/share/verilator/include/verilated.cpp
c++ -Os  -I.  -MMD -I/opt/homebrew/Cellar/verilator/5.044/share/verilator/include -I/opt/homebrew/Cellar/verilator/5.044/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-int-in-bool-context -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-vla-cxx-extension      -std=gnu++20 -c -o verilated_timing.o /opt/homebrew/Cellar/verilator/5.044/share/verilator/include/verilated_timing.cpp
c++ -Os  -I.  -MMD -I/opt/homebrew/Cellar/verilator/5.044/share/verilator/include -I/opt/homebrew/Cellar/verilator/5.044/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-int-in-bool-context -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-vla-cxx-extension      -std=gnu++20 -c -o verilated_threads.o /opt/homebrew/Cellar/verilator/5.044/share/verilator/include/verilated_threads.cpp
python3 /opt/homebrew/Cellar/verilator/5.044/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_adat_rx.cpp Vtb_adat_rx___024root__0.cpp Vtb_adat_rx__ConstPool__0__Slow.cpp Vtb_adat_rx___024root__Slow.cpp Vtb_adat_rx___024root__0__Slow.cpp Vtb_adat_rx__Syms__Slow.cpp > Vtb_adat_rx__ALL.cpp
c++ -Os  -I.  -MMD -I/opt/homebrew/Cellar/verilator/5.044/share/verilator/include -I/opt/homebrew/Cellar/verilator/5.044/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-int-in-bool-context -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-vla-cxx-extension      -std=gnu++20 -c -o Vtb_adat_rx__ALL.o Vtb_adat_rx__ALL.cpp
c++  -Wl,-U,__Z15vl_time_stamp64v,-U,__Z13sc_time_stampv   sim_main.o verilated.o verilated_timing.o verilated_threads.o Vtb_adat_rx__ALL.a    -pthread -lpthread   -o Vtb_adat_rx
- V e r i l a t i o n   R e p o r t: Verilator 5.044 2026-01-01 rev vUNKNOWN-built20260101
- Verilator: Built from 0.301 MB sources in 10 modules, into 0.164 MB in 6 C++ files needing 0.001 MB
- Verilator: Walltime 2.727 s (elab=0.002, cvt=0.015, bld=2.700); cpu 0.027 s on 8 threads; alloced 13.062 MB
./obj_dir/Vtb_adat_rx
-Info: ../../tests/tb_adat_rx.sv:278: $dumpvar ignored, as Verilated without --trace
Clock: 100MHz, Sample Rate: 48kHz
=== ADAT Receiver Test (Strict Comparison) ===

--- Monitoring first frame ---
Edge 1 detected at time 1105000: adat_in=1, synced=0
Edge 2 detected at time 1185000: adat_in=0, synced=1
Edge 3 detected at time 1345000: adat_in=1, synced=0
Edge 4 detected at time 1505000: adat_in=0, synced=1
Edge 5 detected at time 1825000: adat_in=1, synced=0
Total edges detected in first frame attempt: 20

=== Metrics ===
bits_valid_count: 19
bit_count_hist: 1bit=6, 2bit=9, 3bit=3, 4bit=1, 5bit=0
boundary_pass: ch0=1, ch1=0, ch2=0, ch3=0, ch4=0, ch5=0, ch6=0, ch7=0

=== Debug Info ===
adat_in: 1
ADAT edge: 0, Synced: 1
Frame time: 2083 (expected ~2083)
Max time: 25
Sync detect: 1
Bits valid: 1, Bit count: 1, Bits: 00001
Bit counter: 37, Shift reg: 194e95b5
Data valid: 0, Channel: 0
Frame cnt: 0
Locked: 0
FAIL: Receiver not locked
- ../../tests/tb_adat_rx.sv:214: Verilog $finish

Starting strict data comparison...
