INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/Mem9_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem9_9
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/Mem9_9.v:45]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/Mem9_9.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/SOC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SOC_top
INFO: [VRFC 10-2458] undeclared symbol interrupt, assumed default net type wire [D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/SOC_top.v:120]
ERROR: [VRFC 10-2989] 'reset' is not declared [D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/SOC_top.v:75]
ERROR: [VRFC 10-2989] 'address' is not declared [D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/SOC_top.v:77]
ERROR: [VRFC 10-2989] 'm_axi_rvalid' is not declared [D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/SOC_top.v:97]
ERROR: [VRFC 10-2989] 'read_data' is not declared [D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/SOC_top.v:98]
ERROR: [VRFC 10-2989] 'INVERT' is not declared [D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/SOC_top.v:99]
ERROR: [VRFC 10-2989] 'inverted_data' is not declared [D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/SOC_top.v:104]
ERROR: [VRFC 10-2989] 'm_axi_bvalid' is not declared [D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/SOC_top.v:110]
ERROR: [VRFC 10-2989] 'address' is not declared [D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/SOC_top.v:111]
ERROR: [VRFC 10-2865] module 'SOC_top' ignored due to previous errors [D:/Vivado Projects/PS2/PS2.srcs/sources_1/new/SOC_top.v:23]
