/* Generated by Yosys 0.13+15 (git sha1 bc027b2ca, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os) */

module async4bituc(VDD, VSS, vref, out);
  input VDD;
  input VSS;
  wire inter1;
  output out;
  input vref;
  onebitADC adc1 (
    .VDD(VDD),
    .VSS(VSS),
    .out(out),
    .vin(inter1),
    .vref(vref)
  );
  ringosc osc1 (
    .VDD(VDD),
    .VSS(VSS),
    .osc(inter1)
  );
endmodule
