{C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/siso/testbench/siso_tb .v} {1 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/siso/testbench/siso_tb .v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module siso_tb

Top level modules:
	siso_tb

} {} {}} {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/siso/RTLcode/siso.v} {1 {vlog -work work -stats=none {C:/Users/masha/OneDrive/Desktop/my verilog/myveriloglab5/siso/RTLcode/siso.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module siso

Top level modules:
	siso

} {} {}}
