Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec  7 16:00:03 2021
| Host         : DESKTOP-F4RPBPN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.156        0.000                      0                   34        0.186        0.000                      0                   34        3.000        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_board             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 3.846}        7.692           130.000         
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_board                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.156        0.000                      0                   34        0.186        0.000                      0                   34        3.346        0.000                       0                    56  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_board
  To Clock:  clk_board

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_board
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_board }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 Datamemory_1/pinc_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG0_N_pipeline4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.456ns (14.136%)  route 2.770ns (85.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.199 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.638    -0.874    Datamemory_1/CLK
    SLICE_X65Y43         FDRE                                         r  Datamemory_1/pinc_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  Datamemory_1/pinc_temp_reg[5]/Q
                         net (fo=3, routed)           2.770     2.352    led_OBUF[5]
    SLICE_X1Y25          FDRE                                         r  SEG0_N_pipeline4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_board (IN)
                         net (fo=0)                   0.000     7.692    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.502     6.199    clk
    SLICE_X1Y25          FDRE                                         r  SEG0_N_pipeline4_reg[5]/C
                         clock pessimism              0.492     6.691    
                         clock uncertainty           -0.121     6.570    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)       -0.062     6.508    SEG0_N_pipeline4_reg[5]
  -------------------------------------------------------------------
                         required time                          6.508    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 Datamemory_1/pinc_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG0_N_pipeline4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.456ns (14.559%)  route 2.676ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 6.210 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.638    -0.874    Datamemory_1/CLK
    SLICE_X65Y43         FDRE                                         r  Datamemory_1/pinc_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  Datamemory_1/pinc_temp_reg[1]/Q
                         net (fo=3, routed)           2.676     2.259    led_OBUF[1]
    SLICE_X0Y34          FDRE                                         r  SEG0_N_pipeline4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_board (IN)
                         net (fo=0)                   0.000     7.692    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.513     6.210    clk
    SLICE_X0Y34          FDRE                                         r  SEG0_N_pipeline4_reg[1]/C
                         clock pessimism              0.492     6.702    
                         clock uncertainty           -0.121     6.581    
    SLICE_X0Y34          FDRE (Setup_fdre_C_D)       -0.067     6.514    SEG0_N_pipeline4_reg[1]
  -------------------------------------------------------------------
                         required time                          6.514    
                         arrival time                          -2.259    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 Datamemory_1/pinc_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG0_N_pipeline4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.456ns (15.230%)  route 2.538ns (84.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 6.206 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.638    -0.874    Datamemory_1/CLK
    SLICE_X65Y44         FDRE                                         r  Datamemory_1/pinc_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  Datamemory_1/pinc_temp_reg[6]/Q
                         net (fo=3, routed)           2.538     2.121    led_OBUF[6]
    SLICE_X1Y31          FDRE                                         r  SEG0_N_pipeline4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_board (IN)
                         net (fo=0)                   0.000     7.692    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509     6.206    clk
    SLICE_X1Y31          FDRE                                         r  SEG0_N_pipeline4_reg[6]/C
                         clock pessimism              0.492     6.698    
                         clock uncertainty           -0.121     6.577    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.093     6.484    SEG0_N_pipeline4_reg[6]
  -------------------------------------------------------------------
                         required time                          6.484    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.408ns  (required time - arrival time)
  Source:                 Datamemory_1/pinc_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG0_N_pipeline4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.456ns (15.249%)  route 2.534ns (84.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 6.204 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.627    -0.885    Datamemory_1/CLK
    SLICE_X65Y31         FDRE                                         r  Datamemory_1/pinc_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  Datamemory_1/pinc_temp_reg[3]/Q
                         net (fo=3, routed)           2.534     2.106    led_OBUF[3]
    SLICE_X1Y28          FDRE                                         r  SEG0_N_pipeline4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_board (IN)
                         net (fo=0)                   0.000     7.692    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.507     6.204    clk
    SLICE_X1Y28          FDRE                                         r  SEG0_N_pipeline4_reg[3]/C
                         clock pessimism              0.492     6.696    
                         clock uncertainty           -0.121     6.575    
    SLICE_X1Y28          FDRE (Setup_fdre_C_D)       -0.061     6.514    SEG0_N_pipeline4_reg[3]
  -------------------------------------------------------------------
                         required time                          6.514    
                         arrival time                          -2.106    
  -------------------------------------------------------------------
                         slack                                  4.408    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 Datamemory_1/pinc_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG0_N_pipeline4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.456ns (16.455%)  route 2.315ns (83.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 6.204 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.634    -0.878    Datamemory_1/CLK
    SLICE_X65Y37         FDRE                                         r  Datamemory_1/pinc_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  Datamemory_1/pinc_temp_reg[2]/Q
                         net (fo=3, routed)           2.315     1.894    led_OBUF[2]
    SLICE_X1Y28          FDRE                                         r  SEG0_N_pipeline4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_board (IN)
                         net (fo=0)                   0.000     7.692    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.507     6.204    clk
    SLICE_X1Y28          FDRE                                         r  SEG0_N_pipeline4_reg[2]/C
                         clock pessimism              0.492     6.696    
                         clock uncertainty           -0.121     6.575    
    SLICE_X1Y28          FDRE (Setup_fdre_C_D)       -0.081     6.494    SEG0_N_pipeline4_reg[2]
  -------------------------------------------------------------------
                         required time                          6.494    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  4.600    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 Datamemory_1/pinc_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG0_N_pipeline4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.456ns (16.857%)  route 2.249ns (83.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 6.202 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.636    -0.876    Datamemory_1/CLK
    SLICE_X65Y39         FDRE                                         r  Datamemory_1/pinc_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  Datamemory_1/pinc_temp_reg[4]/Q
                         net (fo=3, routed)           2.249     1.830    led_OBUF[4]
    SLICE_X1Y27          FDRE                                         r  SEG0_N_pipeline4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_board (IN)
                         net (fo=0)                   0.000     7.692    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.505     6.202    clk
    SLICE_X1Y27          FDRE                                         r  SEG0_N_pipeline4_reg[4]/C
                         clock pessimism              0.492     6.694    
                         clock uncertainty           -0.121     6.573    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.081     6.492    SEG0_N_pipeline4_reg[4]
  -------------------------------------------------------------------
                         required time                          6.492    
                         arrival time                          -1.830    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 Datamemory_1/pinc_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG0_N_pipeline4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.456ns (18.274%)  route 2.039ns (81.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 6.199 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.639    -0.873    Datamemory_1/CLK
    SLICE_X65Y48         FDRE                                         r  Datamemory_1/pinc_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  Datamemory_1/pinc_temp_reg[7]/Q
                         net (fo=3, routed)           2.039     1.623    led_OBUF[7]
    SLICE_X1Y25          FDRE                                         r  SEG0_N_pipeline4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_board (IN)
                         net (fo=0)                   0.000     7.692    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.502     6.199    clk
    SLICE_X1Y25          FDRE                                         r  SEG0_N_pipeline4_reg[7]/C
                         clock pessimism              0.492     6.691    
                         clock uncertainty           -0.121     6.570    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)       -0.043     6.527    SEG0_N_pipeline4_reg[7]
  -------------------------------------------------------------------
                         required time                          6.527    
                         arrival time                          -1.623    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.580ns (26.401%)  route 1.617ns (73.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 6.206 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.627    -0.885    Seven_segment_1/CLK
    SLICE_X1Y31          FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 r  Seven_segment_1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          1.617     1.188    Seven_segment_1/state[0]
    SLICE_X1Y31          LUT3 (Prop_lut3_I2_O)        0.124     1.312 r  Seven_segment_1/SEG_Anode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.312    Seven_segment_1/SEG_Anode[0]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  Seven_segment_1/SEG_Anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_board (IN)
                         net (fo=0)                   0.000     7.692    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509     6.206    Seven_segment_1/CLK
    SLICE_X1Y31          FDRE                                         r  Seven_segment_1/SEG_Anode_reg[0]/C
                         clock pessimism              0.602     6.808    
                         clock uncertainty           -0.121     6.687    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.031     6.718    Seven_segment_1/SEG_Anode_reg[0]
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.608ns (27.327%)  route 1.617ns (72.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 6.206 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.627    -0.885    Seven_segment_1/CLK
    SLICE_X1Y31          FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  Seven_segment_1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          1.617     1.188    Seven_segment_1/state[0]
    SLICE_X1Y31          LUT3 (Prop_lut3_I2_O)        0.152     1.340 r  Seven_segment_1/SEG_Anode[3]_i_1/O
                         net (fo=1, routed)           0.000     1.340    Seven_segment_1/SEG_Anode[3]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  Seven_segment_1/SEG_Anode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_board (IN)
                         net (fo=0)                   0.000     7.692    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509     6.206    Seven_segment_1/CLK
    SLICE_X1Y31          FDRE                                         r  Seven_segment_1/SEG_Anode_reg[3]/C
                         clock pessimism              0.602     6.808    
                         clock uncertainty           -0.121     6.687    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.075     6.762    Seven_segment_1/SEG_Anode_reg[3]
  -------------------------------------------------------------------
                         required time                          6.762    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 Seven_segment_1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            Seven_segment_1/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_clk_wiz_0 rise@7.692ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 0.580ns (29.369%)  route 1.395ns (70.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 6.206 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.627    -0.885    Seven_segment_1/CLK
    SLICE_X1Y31          FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456    -0.429 f  Seven_segment_1/FSM_sequential_state_reg[0]/Q
                         net (fo=14, routed)          1.395     0.966    Seven_segment_1/state[0]
    SLICE_X1Y31          LUT1 (Prop_lut1_I0_O)        0.124     1.090 r  Seven_segment_1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.090    Seven_segment_1/next_state[0]
    SLICE_X1Y31          FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      7.692     7.692 r  
    W5                                                0.000     7.692 r  clk_board (IN)
                         net (fo=0)                   0.000     7.692    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.080 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.242    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     3.025 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     4.606    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.697 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          1.509     6.206    Seven_segment_1/CLK
    SLICE_X1Y31          FDRE                                         r  Seven_segment_1/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.602     6.808    
                         clock uncertainty           -0.121     6.687    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)        0.029     6.716    Seven_segment_1/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.716    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  5.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Datamemory_1/pinb_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG1_N_pipeline4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.588    -0.593    Datamemory_1/CLK
    SLICE_X0Y31          FDRE                                         r  Datamemory_1/pinb_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Datamemory_1/pinb_temp_reg[0]/Q
                         net (fo=1, routed)           0.117    -0.336    pinb_temp[0]
    SLICE_X0Y31          FDRE                                         r  SEG1_N_pipeline4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.857    -0.833    clk
    SLICE_X0Y31          FDRE                                         r  SEG1_N_pipeline4_reg[0]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.072    -0.521    SEG1_N_pipeline4_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Datamemory_1/pinb_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG1_N_pipeline4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.588    -0.593    Datamemory_1/CLK
    SLICE_X0Y31          FDRE                                         r  Datamemory_1/pinb_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Datamemory_1/pinb_temp_reg[6]/Q
                         net (fo=1, routed)           0.125    -0.327    pinb_temp[6]
    SLICE_X0Y31          FDRE                                         r  SEG1_N_pipeline4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.857    -0.833    clk
    SLICE_X0Y31          FDRE                                         r  SEG1_N_pipeline4_reg[6]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.075    -0.518    SEG1_N_pipeline4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 SEG0_N_pipeline4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            Seven_segment_1/SEG_Kathode_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.582    -0.599    clk
    SLICE_X1Y25          FDRE                                         r  SEG0_N_pipeline4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128    -0.471 f  SEG0_N_pipeline4_reg[7]/Q
                         net (fo=1, routed)           0.085    -0.386    Seven_segment_1/SEG_Kathode_reg[7]_1[7]
    SLICE_X1Y25          LUT3 (Prop_lut3_I0_O)        0.101    -0.285 r  Seven_segment_1/SEG_Kathode[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    Seven_segment_1/SEG_Kathode[7]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.850    -0.840    Seven_segment_1/CLK
    SLICE_X1Y25          FDRE                                         r  Seven_segment_1/SEG_Kathode_reg[7]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.107    -0.492    Seven_segment_1/SEG_Kathode_reg[7]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SER_pipeline4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            Seven_segment_1/SEG_Anode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.588    -0.593    clk
    SLICE_X1Y31          FDRE                                         r  SER_pipeline4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.128    -0.465 f  SER_pipeline4_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.379    Seven_segment_1/Q[3]
    SLICE_X1Y31          LUT3 (Prop_lut3_I0_O)        0.102    -0.277 r  Seven_segment_1/SEG_Anode[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    Seven_segment_1/SEG_Anode[3]_i_1_n_0
    SLICE_X1Y31          FDRE                                         r  Seven_segment_1/SEG_Anode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.857    -0.833    Seven_segment_1/CLK
    SLICE_X1Y31          FDRE                                         r  Seven_segment_1/SEG_Anode_reg[3]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.107    -0.486    Seven_segment_1/SEG_Anode_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Datamemory_1/pinb_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG1_N_pipeline4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.417%)  route 0.169ns (54.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.585    -0.596    Datamemory_1/CLK
    SLICE_X0Y27          FDRE                                         r  Datamemory_1/pinb_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  Datamemory_1/pinb_temp_reg[1]/Q
                         net (fo=1, routed)           0.169    -0.286    pinb_temp[1]
    SLICE_X0Y28          FDRE                                         r  SEG1_N_pipeline4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.854    -0.836    clk
    SLICE_X0Y28          FDRE                                         r  SEG1_N_pipeline4_reg[1]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.070    -0.512    SEG1_N_pipeline4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Datamemory_1/pind_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SER_pipeline4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.213%)  route 0.178ns (55.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.582    -0.599    Datamemory_1/CLK
    SLICE_X0Y25          FDRE                                         r  Datamemory_1/pind_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Datamemory_1/pind_temp_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.280    pind_temp[2]
    SLICE_X0Y28          FDRE                                         r  SER_pipeline4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.854    -0.836    clk
    SLICE_X0Y28          FDRE                                         r  SER_pipeline4_reg[2]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.072    -0.510    SER_pipeline4_reg[2]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Datamemory_1/pind_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SER_pipeline4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.582    -0.599    Datamemory_1/CLK
    SLICE_X1Y25          FDRE                                         r  Datamemory_1/pind_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Datamemory_1/pind_temp_reg[0]/Q
                         net (fo=1, routed)           0.193    -0.266    pind_temp[0]
    SLICE_X1Y31          FDRE                                         r  SER_pipeline4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.857    -0.833    clk
    SLICE_X1Y31          FDRE                                         r  SER_pipeline4_reg[0]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.072    -0.507    SER_pipeline4_reg[0]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Datamemory_1/pinb_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG1_N_pipeline4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.453%)  route 0.191ns (57.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.588    -0.593    Datamemory_1/CLK
    SLICE_X0Y31          FDRE                                         r  Datamemory_1/pinb_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  Datamemory_1/pinb_temp_reg[3]/Q
                         net (fo=1, routed)           0.191    -0.261    pinb_temp[3]
    SLICE_X0Y32          FDRE                                         r  SEG1_N_pipeline4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.858    -0.832    clk
    SLICE_X0Y32          FDRE                                         r  SEG1_N_pipeline4_reg[3]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.070    -0.508    SEG1_N_pipeline4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Datamemory_1/pinb_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG1_N_pipeline4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.587    -0.594    Datamemory_1/CLK
    SLICE_X0Y30          FDRE                                         r  Datamemory_1/pinb_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  Datamemory_1/pinb_temp_reg[2]/Q
                         net (fo=1, routed)           0.174    -0.280    pinb_temp[2]
    SLICE_X0Y30          FDRE                                         r  SEG1_N_pipeline4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.856    -0.834    clk
    SLICE_X0Y30          FDRE                                         r  SEG1_N_pipeline4_reg[2]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.066    -0.528    SEG1_N_pipeline4_reg[2]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Datamemory_1/pinb_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            SEG1_N_pipeline4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.918%)  route 0.204ns (59.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.582    -0.599    Datamemory_1/CLK
    SLICE_X0Y25          FDRE                                         r  Datamemory_1/pinb_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  Datamemory_1/pinb_temp_reg[4]/Q
                         net (fo=1, routed)           0.204    -0.255    pinb_temp[4]
    SLICE_X0Y27          FDRE                                         r  SEG1_N_pipeline4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_board (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0_1/inst/clkout1_buf/O
                         net (fo=54, routed)          0.853    -0.837    clk
    SLICE_X0Y27          FDRE                                         r  SEG1_N_pipeline4_reg[4]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.066    -0.517    SEG1_N_pipeline4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.692       5.537      BUFGCTRL_X0Y0    clk_wiz_0_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.692       6.443      MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X0Y31      Datamemory_1/pinb_temp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X0Y27      Datamemory_1/pinb_temp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X0Y30      Datamemory_1/pinb_temp_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X0Y31      Datamemory_1/pinb_temp_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X0Y25      Datamemory_1/pinb_temp_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X0Y25      Datamemory_1/pinb_temp_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X0Y31      Datamemory_1/pinb_temp_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.692       6.692      SLICE_X0Y25      Datamemory_1/pinb_temp_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y32      SEG1_N_pipeline4_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y31      Datamemory_1/pinb_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y31      Datamemory_1/pinb_temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y27      Datamemory_1/pinb_temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y30      Datamemory_1/pinb_temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y31      Datamemory_1/pinb_temp_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y31      Datamemory_1/pinb_temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y25      Datamemory_1/pinb_temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y25      Datamemory_1/pinb_temp_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y31      Datamemory_1/pinb_temp_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y31      Datamemory_1/pinb_temp_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y31      Datamemory_1/pinb_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y27      Datamemory_1/pinb_temp_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y27      Datamemory_1/pinb_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y30      Datamemory_1/pinb_temp_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y30      Datamemory_1/pinb_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y31      Datamemory_1/pinb_temp_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y31      Datamemory_1/pinb_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y25      Datamemory_1/pinb_temp_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.846       3.346      SLICE_X0Y25      Datamemory_1/pinb_temp_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz_0_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_0_1/inst/mmcm_adv_inst/CLKFBOUT



