
pcmap.h,4726
#define __PCMAP_H__43,1401
#define ADRSPC_K0BASE 48,1462
#define ADRSPC_K0SIZE 49,1500
#define ADRSPC_K1BASE 50,1538
#define ADRSPC_K1SIZE 51,1576
#define ADRSPC_KSBASE 52,1614
#define ADRSPC_KSSIZE 53,1652
#define ADRSPC_K3BASE 54,1690
#define ADRSPC_K3SIZE 55,1728
#define ADRSPC_KUBASE 56,1766
#define ADRSPC_KUSIZE 57,1804
#define KSEG_MSB_ADDR 58,1842
#define ADRSPC_FLASH_BASE	63,1923
#define ADRSPC_FLASH	64,1992
#define ADRSPC_BFLASH_BASE	65,2025
#define ADRSPC_BFLASH	66,2093
#define ADRSPC_SLOT_1 68,2128
#define ADRSPC_SLOT_2 69,2199
#define ADRSPC_SLOT_3 70,2270
#define ADRSPC_IACK1_BASE	71,2341
#define ADRSPC_IACK2_BASE	72,2414
#define ADRSPC_IACK3_BASE	73,2487
#define IACK_REG(IACK_REG75,2561
#define ADRSPC_IACK_1	78,2661
#define ADRSPC_IACK_2	79,2726
#define ADRSPC_IACK_3	80,2791
#define ADRSPC_NVRAM	82,2857
#define NVRAM_MAGIC_OFFSET	83,2912
#define NVRAM_START_OFFSET	85,2997
#define ADRSPC_NVRAM_END	87,3096
#define ADRSPC_CALENDAR	89,3169
#define ADRSPC_CPUIO	91,3231
#define ADRSPC_NEV_ASIC	93,3296
#define ADRSPC_SYS_CTRL 94,3368
#define ADRSPC_SHMEM_CTRL 95,3436
#define ADRSPC_MARG_MBOX_STAT	96,3516
#define X2444_PORT 97,3595
#define ADRSPC_MARG_MBOX_DATA	98,3664
#define ADRSPC_DRAM_WBERR	99,3741
#define ADRSPC_SHMEM_WBERR	101,3838
#define ADRSPC_IO_WBERR	103,3941
#define ADRSPC_PROM	106,4036
#define ADRSPC_PROM_END	107,4106
#define ADRSPC_SHAREDMEM 109,4179
#define ADRSPC_SHMEM_SW	111,4281
#define ADRSPC_RAM	114,4380
#define ADRSPC_RAM_END 115,4430
#define LVL2_CACHE_TAGLINES_10	120,4535
#define PHY_TO_KSEG1(PHY_TO_KSEG1127,4725
#define PHY_TO_KSEG0(PHY_TO_KSEG0128,4769
#define PHY_ADDR(PHY_ADDR129,4813
#define ROM_OFFSET(ROM_OFFSET130,4857
#define KSEG1_TO_KSEG0(KSEG1_TO_KSEG0131,4901
#define KSEG0_TO_PHY(KSEG0_TO_PHY132,4945
#define KSEG0_TO_KSEG1(KSEG0_TO_KSEG1133,4989
#define LVL2_CACHE_TAGLINES_10	138,5070
#define MON_INIT_SP 145,5222
#define MON_FREE_MEM 146,5270
#define PHY_ADRSPC_RAM	152,5388
#define PHY_ADRSPC_RAM_END 153,5442
#define PHY_ADRSPC_PROM	154,5521
#define PHY_ADRSPC_PROM_END	155,5578
#define PHY_ADRSPC_NVRAM	156,5653
#define PHY_ADRSPC_NVRAM_END	157,5711
#define PHY_ADRSPC_FLASH 158,5782
#define PHY_ADRSPC_FLASH_BASE	159,5854
#define PHY_ADRSPC_FLASH_END	160,5927
#define PHY_ADRSPC_BFLASH 162,6023
#define PHY_ADRSPC_BFLASH_END 163,6103
#define PHY_ADRSPC_SHAREDMEM 165,6206
#define PHY_ADRSPC_SHMEM_END 166,6278
#define PHY_ADRSPC_SLOT_1 168,6379
#define PHY_ADRSPC_SLOT_2 169,6450
#define PHY_ADRSPC_SLOT_3 170,6521
#define PHY_ADRSPC_IACK_1	171,6592
#define PHY_ADRSPC_IACK_2	172,6657
#define PHY_ADRSPC_IACK_3	173,6722
#define PHY_ADRSPC_DRAM_WBERR	175,6788
#define PHY_ADRSPC_SHMEM_WBERR	176,6860
#define PHY_ADRSPC_IO_WBERR	177,6939
#define PHY_ADRSPC_NEV_ASIC 179,7008
#define PHY_ADRSPC_BAD_ADDR 181,7080
#define PHY_ADRSPC_DUART 183,7215
#define KSEG1_ADRSPC_RAM 190,7420
#define KSEG1_ADRSPC_RAM_END 191,7484
#define KSEG1_ADRSPC_PROM	192,7552
#define KSEG1_ADRSPC_PROM_END	193,7611
#define KSEG1_ADRSPC_NVRAM	194,7678
#define KSEG1_ADRSPC_NVRAM_END 195,7739
#define KSEG1_ADRSPC_FLASH 196,7809
#define KSEG1_ADRSPC_FLASH_BASE 197,7875
#define KSEG1_ADRSPC_FLASH_END 198,7946
#define KSEG1_ADRSPC_BFLASH 199,8016
#define KSEG1_ADRSPC_BFLASH_BASE 200,8083
#define KSEG1_ADRSPC_BFLASH_END 201,8150
#define KSEG1_ADRSPC_SHAREDMEM 203,8222
#define KSEG1_ADRSPC_SHMEM_END 204,8292
#define KSEG1_ADRSPC_BAD_ADDR 205,8362
#define KSEG1_ADRSPC_SLOT_1 207,8432
#define KSEG1_ADRSPC_SLOT_2 208,8499
#define KSEG1_ADRSPC_SLOT_3 209,8566
#define KSEG1_ADRSPC_IACK_1	211,8634
#define KSEG1_ADRSPC_IACK_2	212,8697
#define KSEG1_ADRSPC_IACK_3	213,8760
#define KSEG1_ADRSPC_DRAM_WBERR	215,8824
#define KSEG1_ADRSPC_SHMEM_WBERR 216,8895
#define KSEG1_ADRSPC_IO_WBERR	217,8967
#define KSEG1_ADRSPC_NEV_ASIC 219,9035
#define KSEG1_ADRSPC_DUART 220,9104
#define MON_TIMER_VAL_20MS 222,9171
#define SIERRA_SLOT_SEPARATION	227,9285
#define SIERRA_IACK_SEPARATION 228,9327
#define XX_FDDI_SINGLE 237,9506
#define XX_FDDI_DUAL 238,9582
#define XX_FDDI_SBRIDGE 239,9656
#define XX_FDDI_DBRIDGE 240,9729
#define XX_ETHER 241,9800
#define XX_TOKEN_RING 242,9863
#define XX_SERIAL_SINGLE 243,9916
#define XX_SERIAL_DUAL 244,9976
#define XX_ETHER_SINGLE 245,10034
#define XX_ETHER_DUAL 246,10110
#define XX_TOKEN_SINGLE 247,10184
#define XX_TOKEN_DUAL 248,10260
#define XX_SERIAL_QUAD 249,10334
#define XX_MCN 250,10402
#define XX_PCI 251,10479
#define XX_ATM_BX50 252,10529
#define XX_ATM_RES1 253,10585
#define XX_ATM_RES2 254,10647
#define XX_ATM_RES3 255,10709
#define XX_SERIAL_2T16S 256,10771
#define XX_FAST_ETHER 258,10913
