TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfd0ccb.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;    sysrecord.c:
                               96 ; 1    |#include "exec.h"
                               97 
                               99 
                              100 ; 1    |#ifndef EXEC_H
                              101 ; 2    |#define EXEC_H
                              102 ; 3    |
                              103 ; 4    |
                              104 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                              105 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                              106 ; 7    |long _asmfunc SysGetCurrentTime(void);
                              107 ; 8    |
                              108 ; 9    |
                              109 ; 10   |#endif
                              110 
                              112 
                              113 ; 2    |#include "types.h"
                              114 
                              116 
                              117 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              118 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              119 ; 3    |//
                              120 ; 4    |// Filename: types.h
                              121 ; 5    |// Description: Standard data types
                              122 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              123 ; 7    |
                              124 ; 8    |#ifndef _TYPES_H
                              125 ; 9    |#define _TYPES_H
                              126 ; 10   |
                              127 ; 11   |// TODO:  move this outta here!
                              128 ; 12   |#if !defined(NOERROR)
                              129 ; 13   |#define NOERROR 0
                              130 ; 14   |#define SUCCESS 0
                              131 ; 15   |#endif 
                              132 ; 16   |#if !defined(SUCCESS)
                              133 ; 17   |#define SUCCESS  0
                              134 ; 18   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              135 ; 19   |#if !defined(ERROR)
                              136 ; 20   |#define ERROR   -1
                              137 ; 21   |#endif
                              138 ; 22   |#if !defined(FALSE)
                              139 ; 23   |#define FALSE 0
                              140 ; 24   |#endif
                              141 ; 25   |#if !defined(TRUE)
                              142 ; 26   |#define TRUE  1
                              143 ; 27   |#endif
                              144 ; 28   |
                              145 ; 29   |#if !defined(NULL)
                              146 ; 30   |#define NULL 0
                              147 ; 31   |#endif
                              148 ; 32   |
                              149 ; 33   |#define MAX_INT     0x7FFFFF
                              150 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              151 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              152 ; 36   |#define MAX_ULONG   (-1) 
                              153 ; 37   |
                              154 ; 38   |#define WORD_SIZE   24              // word size in bits
                              155 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              156 ; 40   |
                              157 ; 41   |
                              158 ; 42   |#define BYTE    unsigned char       // btVarName
                              159 ; 43   |#define CHAR    signed char         // cVarName
                              160 ; 44   |#define USHORT  unsigned short      // usVarName
                              161 ; 45   |#define SHORT   unsigned short      // sVarName
                              162 ; 46   |#define WORD    unsigned int        // wVarName
                              163 ; 47   |#define INT     signed int          // iVarName
                              164 ; 48   |#define DWORD   unsigned long       // dwVarName
                              165 ; 49   |#define LONG    signed long         // lVarName
                              166 ; 50   |#define BOOL    unsigned int        // bVarName
                              167 ; 51   |#define FRACT   _fract              // frVarName
                              168 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              169 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              170 ; 54   |#define FLOAT   float               // fVarName
                              171 ; 55   |#define DBL     double              // dVarName
                              172 ; 56   |#define ENUM    enum                // eVarName
                              173 ; 57   |#define CMX     _complex            // cmxVarName
                              174 ; 58   |typedef WORD UCS3;                   // 
                              175 ; 59   |
                              176 ; 60   |#define UINT16  unsigned short
                              177 ; 61   |#define UINT8   unsigned char   
                              178 ; 62   |#define UINT32  unsigned long
                              179 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              180 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              181 ; 65   |#define WCHAR   UINT16
                              182 ; 66   |
                              183 ; 67   |//UINT128 is 16 bytes or 6 words
                              184 ; 68   |typedef struct UINT128_3500 {   
                              185 ; 69   |    int val[6];     
                              186 ; 70   |} UINT128_3500;
                              187 ; 71   |
                              188 ; 72   |#define UINT128   UINT128_3500
                              189 ; 73   |
                              190 ; 74   |// Little endian word packed byte strings:   
                              191 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              192 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              193 ; 77   |// Little endian word packed byte strings:   
                              194 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              195 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              196 ; 80   |
                              197 ; 81   |// Declare Memory Spaces To Use When Coding
                              198 ; 82   |// A. Sector Buffers
                              199 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              200 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              201 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              202 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              203 
                              205 
                              206 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              207 ; 88   |// B. Media DDI Memory
                              208 ; 89   |#define MEDIA_DDI_MEM _Y
                              209 ; 90   |
                              210 ; 91   |
                              211 ; 92   |
                              212 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              213 ; 94   |// Examples of circular pointers:
                              214 ; 95   |//    INT CIRC cpiVarName
                              215 ; 96   |//    DWORD CIRC cpdwVarName
                              216 ; 97   |
                              217 ; 98   |#define RETCODE INT                 // rcVarName
                              218 ; 99   |
                              219 ; 100  |// generic bitfield structure
                              220 ; 101  |struct Bitfield {
                              221 ; 102  |    unsigned int B0  :1;
                              222 ; 103  |    unsigned int B1  :1;
                              223 ; 104  |    unsigned int B2  :1;
                              224 ; 105  |    unsigned int B3  :1;
                              225 ; 106  |    unsigned int B4  :1;
                              226 ; 107  |    unsigned int B5  :1;
                              227 ; 108  |    unsigned int B6  :1;
                              228 ; 109  |    unsigned int B7  :1;
                              229 ; 110  |    unsigned int B8  :1;
                              230 ; 111  |    unsigned int B9  :1;
                              231 ; 112  |    unsigned int B10 :1;
                              232 ; 113  |    unsigned int B11 :1;
                              233 ; 114  |    unsigned int B12 :1;
                              234 ; 115  |    unsigned int B13 :1;
                              235 ; 116  |    unsigned int B14 :1;
                              236 ; 117  |    unsigned int B15 :1;
                              237 ; 118  |    unsigned int B16 :1;
                              238 ; 119  |    unsigned int B17 :1;
                              239 ; 120  |    unsigned int B18 :1;
                              240 ; 121  |    unsigned int B19 :1;
                              241 ; 122  |    unsigned int B20 :1;
                              242 ; 123  |    unsigned int B21 :1;
                              243 ; 124  |    unsigned int B22 :1;
                              244 ; 125  |    unsigned int B23 :1;
                              245 ; 126  |};
                              246 ; 127  |
                              247 ; 128  |union BitInt {
                              248 ; 129  |        struct Bitfield B;
                              249 ; 130  |        int        I;
                              250 ; 131  |};
                              251 ; 132  |
                              252 ; 133  |#define MAX_MSG_LENGTH 10
                              253 ; 134  |struct CMessage
                              254 ; 135  |{
                              255 ; 136  |        unsigned int m_uLength;
                              256 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              257 ; 138  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              258 ; 139  |
                              259 ; 140  |typedef struct {
                              260 ; 141  |    WORD m_wLength;
                              261 ; 142  |    WORD m_wMessage;
                              262 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              263 ; 144  |} Message;
                              264 ; 145  |
                              265 ; 146  |struct MessageQueueDescriptor
                              266 ; 147  |{
                              267 ; 148  |        int *m_pBase;
                              268 ; 149  |        int m_iModulo;
                              269 ; 150  |        int m_iSize;
                              270 ; 151  |        int *m_pHead;
                              271 ; 152  |        int *m_pTail;
                              272 ; 153  |};
                              273 ; 154  |
                              274 ; 155  |struct ModuleEntry
                              275 ; 156  |{
                              276 ; 157  |    int m_iSignaledEventMask;
                              277 ; 158  |    int m_iWaitEventMask;
                              278 ; 159  |    int m_iResourceOfCode;
                              279 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              280 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              281 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              282 ; 163  |    int m_uTimeOutHigh;
                              283 ; 164  |    int m_uTimeOutLow;
                              284 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              285 ; 166  |};
                              286 ; 167  |
                              287 ; 168  |union WaitMask{
                              288 ; 169  |    struct B{
                              289 ; 170  |        unsigned int m_bNone     :1;
                              290 ; 171  |        unsigned int m_bMessage  :1;
                              291 ; 172  |        unsigned int m_bTimer    :1;
                              292 ; 173  |        unsigned int m_bButton   :1;
                              293 ; 174  |    } B;
                              294 ; 175  |    int I;
                              295 ; 176  |} ;
                              296 ; 177  |
                              297 ; 178  |
                              298 ; 179  |struct Button {
                              299 ; 180  |        WORD wButtonEvent;
                              300 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              301 ; 182  |};
                              302 ; 183  |
                              303 ; 184  |struct Message {
                              304 ; 185  |        WORD wMsgLength;
                              305 ; 186  |        WORD wMsgCommand;
                              306 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              307 ; 188  |};
                              308 ; 189  |
                              309 ; 190  |union EventTypes {
                              310 ; 191  |        struct CMessage msg;
                              311 ; 192  |        struct Button Button ;
                              312 ; 193  |        struct Message Message;
                              313 ; 194  |};
                              314 ; 195  |
                              315 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              316 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              317 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              318 ; 199  |#define BUILD_TYPE_PLAYER   0x102
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              319 ; 200  |
                              320 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              321 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              322 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              323 ; 204  |
                              324 ; 205  |#if DEBUG
                              325 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              326 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              327 ; 208  |#else 
                              328 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              329 ; 210  |#define DebugBuildAssert(x)    
                              330 ; 211  |#endif
                              331 ; 212  |
                              332 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              333 ; 214  |//  #pragma asm
                              334 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              335 ; 216  |//  #pragma endasm
                              336 ; 217  |
                              337 ; 218  |
                              338 ; 219  |#ifdef COLOR_262K
                              339 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              340 ; 221  |#elif defined(COLOR_65K)
                              341 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              342 ; 223  |#else
                              343 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              344 ; 225  |#endif
                              345 ; 226  |    
                              346 ; 227  |#endif // #ifndef _TYPES_H
                              347 
                              349 
                              350 ; 3    |#include "project.h"
                              351 
                              353 
                              354 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              355 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                              356 ; 3    |//  Filename: project.inc
                              357 ; 4    |//  Description: 
                              358 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                              359 ; 6    |
                              360 ; 7    |#if (!defined(_PROJECT_INC))
                              361 ; 8    |#define _PROJECT_INC 1
                              362 ; 9    |
                              363 ; 10   |#if defined(STMP_BUILD_PLAYER)
                              364 ; 11   |#include "hwequ.h"
                              365 
                              367 
                              368 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              369 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                              370 ; 3    |//  File        : hwequ.inc
                              371 ; 4    |//  Description : STMP Hardware Constants
                              372 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                              373 ; 6    |
                              374 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                              375 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                              376 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                              377 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                              378 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                              379 ; 12   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              380 ; 13   |#if (!defined(HWEQU_INC))
                              381 ; 14   |#define HWEQU_INC 1
                              382 ; 15   |
                              383 ; 16   |#include "types.h"
                              384 
                              386 
                              387 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              388 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              389 ; 3    |//
                              390 ; 4    |// Filename: types.h
                              391 ; 5    |// Description: Standard data types
                              392 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              393 ; 7    |
                              394 ; 8    |#ifndef _TYPES_H
                              395 ; 9    |#define _TYPES_H
                              396 ; 10   |
                              397 ; 11   |// TODO:  move this outta here!
                              398 ; 12   |#if !defined(NOERROR)
                              399 ; 13   |#define NOERROR 0
                              400 ; 14   |#define SUCCESS 0
                              401 ; 15   |#endif 
                              402 ; 16   |#if !defined(SUCCESS)
                              403 ; 17   |#define SUCCESS  0
                              404 ; 18   |#endif
                              405 ; 19   |#if !defined(ERROR)
                              406 ; 20   |#define ERROR   -1
                              407 ; 21   |#endif
                              408 ; 22   |#if !defined(FALSE)
                              409 ; 23   |#define FALSE 0
                              410 ; 24   |#endif
                              411 ; 25   |#if !defined(TRUE)
                              412 ; 26   |#define TRUE  1
                              413 ; 27   |#endif
                              414 ; 28   |
                              415 ; 29   |#if !defined(NULL)
                              416 ; 30   |#define NULL 0
                              417 ; 31   |#endif
                              418 ; 32   |
                              419 ; 33   |#define MAX_INT     0x7FFFFF
                              420 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              421 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              422 ; 36   |#define MAX_ULONG   (-1) 
                              423 ; 37   |
                              424 ; 38   |#define WORD_SIZE   24              // word size in bits
                              425 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              426 ; 40   |
                              427 ; 41   |
                              428 ; 42   |#define BYTE    unsigned char       // btVarName
                              429 ; 43   |#define CHAR    signed char         // cVarName
                              430 ; 44   |#define USHORT  unsigned short      // usVarName
                              431 ; 45   |#define SHORT   unsigned short      // sVarName
                              432 ; 46   |#define WORD    unsigned int        // wVarName
                              433 ; 47   |#define INT     signed int          // iVarName
                              434 ; 48   |#define DWORD   unsigned long       // dwVarName
                              435 ; 49   |#define LONG    signed long         // lVarName
                              436 ; 50   |#define BOOL    unsigned int        // bVarName
                              437 ; 51   |#define FRACT   _fract              // frVarName
                              438 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              439 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              440 ; 54   |#define FLOAT   float               // fVarName
                              441 ; 55   |#define DBL     double              // dVarName
                              442 ; 56   |#define ENUM    enum                // eVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              443 ; 57   |#define CMX     _complex            // cmxVarName
                              444 ; 58   |typedef WORD UCS3;                   // 
                              445 ; 59   |
                              446 ; 60   |#define UINT16  unsigned short
                              447 ; 61   |#define UINT8   unsigned char   
                              448 ; 62   |#define UINT32  unsigned long
                              449 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              450 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              451 ; 65   |#define WCHAR   UINT16
                              452 ; 66   |
                              453 ; 67   |//UINT128 is 16 bytes or 6 words
                              454 ; 68   |typedef struct UINT128_3500 {   
                              455 ; 69   |    int val[6];     
                              456 ; 70   |} UINT128_3500;
                              457 ; 71   |
                              458 ; 72   |#define UINT128   UINT128_3500
                              459 ; 73   |
                              460 ; 74   |// Little endian word packed byte strings:   
                              461 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              462 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              463 ; 77   |// Little endian word packed byte strings:   
                              464 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              465 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              466 ; 80   |
                              467 ; 81   |// Declare Memory Spaces To Use When Coding
                              468 ; 82   |// A. Sector Buffers
                              469 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              470 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              471 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              472 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              473 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              474 ; 88   |// B. Media DDI Memory
                              475 ; 89   |#define MEDIA_DDI_MEM _Y
                              476 ; 90   |
                              477 ; 91   |
                              478 ; 92   |
                              479 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              480 ; 94   |// Examples of circular pointers:
                              481 ; 95   |//    INT CIRC cpiVarName
                              482 ; 96   |//    DWORD CIRC cpdwVarName
                              483 ; 97   |
                              484 ; 98   |#define RETCODE INT                 // rcVarName
                              485 ; 99   |
                              486 ; 100  |// generic bitfield structure
                              487 ; 101  |struct Bitfield {
                              488 ; 102  |    unsigned int B0  :1;
                              489 ; 103  |    unsigned int B1  :1;
                              490 ; 104  |    unsigned int B2  :1;
                              491 ; 105  |    unsigned int B3  :1;
                              492 ; 106  |    unsigned int B4  :1;
                              493 ; 107  |    unsigned int B5  :1;
                              494 ; 108  |    unsigned int B6  :1;
                              495 ; 109  |    unsigned int B7  :1;
                              496 ; 110  |    unsigned int B8  :1;
                              497 ; 111  |    unsigned int B9  :1;
                              498 ; 112  |    unsigned int B10 :1;
                              499 ; 113  |    unsigned int B11 :1;
                              500 ; 114  |    unsigned int B12 :1;
                              501 ; 115  |    unsigned int B13 :1;
                              502 ; 116  |    unsigned int B14 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              503 ; 117  |    unsigned int B15 :1;
                              504 ; 118  |    unsigned int B16 :1;
                              505 ; 119  |    unsigned int B17 :1;
                              506 ; 120  |    unsigned int B18 :1;
                              507 ; 121  |    unsigned int B19 :1;
                              508 ; 122  |    unsigned int B20 :1;
                              509 ; 123  |    unsigned int B21 :1;
                              510 ; 124  |    unsigned int B22 :1;
                              511 ; 125  |    unsigned int B23 :1;
                              512 ; 126  |};
                              513 ; 127  |
                              514 ; 128  |union BitInt {
                              515 ; 129  |        struct Bitfield B;
                              516 ; 130  |        int        I;
                              517 ; 131  |};
                              518 ; 132  |
                              519 ; 133  |#define MAX_MSG_LENGTH 10
                              520 ; 134  |struct CMessage
                              521 ; 135  |{
                              522 ; 136  |        unsigned int m_uLength;
                              523 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              524 ; 138  |};
                              525 ; 139  |
                              526 ; 140  |typedef struct {
                              527 ; 141  |    WORD m_wLength;
                              528 ; 142  |    WORD m_wMessage;
                              529 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              530 ; 144  |} Message;
                              531 ; 145  |
                              532 ; 146  |struct MessageQueueDescriptor
                              533 ; 147  |{
                              534 ; 148  |        int *m_pBase;
                              535 ; 149  |        int m_iModulo;
                              536 ; 150  |        int m_iSize;
                              537 ; 151  |        int *m_pHead;
                              538 ; 152  |        int *m_pTail;
                              539 ; 153  |};
                              540 ; 154  |
                              541 ; 155  |struct ModuleEntry
                              542 ; 156  |{
                              543 ; 157  |    int m_iSignaledEventMask;
                              544 ; 158  |    int m_iWaitEventMask;
                              545 ; 159  |    int m_iResourceOfCode;
                              546 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              547 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              548 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              549 ; 163  |    int m_uTimeOutHigh;
                              550 ; 164  |    int m_uTimeOutLow;
                              551 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              552 ; 166  |};
                              553 ; 167  |
                              554 ; 168  |union WaitMask{
                              555 ; 169  |    struct B{
                              556 ; 170  |        unsigned int m_bNone     :1;
                              557 ; 171  |        unsigned int m_bMessage  :1;
                              558 ; 172  |        unsigned int m_bTimer    :1;
                              559 ; 173  |        unsigned int m_bButton   :1;
                              560 ; 174  |    } B;
                              561 ; 175  |    int I;
                              562 ; 176  |} ;
                              563 ; 177  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              564 ; 178  |
                              565 ; 179  |struct Button {
                              566 ; 180  |        WORD wButtonEvent;
                              567 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              568 ; 182  |};
                              569 ; 183  |
                              570 ; 184  |struct Message {
                              571 ; 185  |        WORD wMsgLength;
                              572 ; 186  |        WORD wMsgCommand;
                              573 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              574 ; 188  |};
                              575 ; 189  |
                              576 ; 190  |union EventTypes {
                              577 ; 191  |        struct CMessage msg;
                              578 ; 192  |        struct Button Button ;
                              579 ; 193  |        struct Message Message;
                              580 ; 194  |};
                              581 ; 195  |
                              582 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              583 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              584 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              585 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              586 ; 200  |
                              587 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              588 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              589 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              590 ; 204  |
                              591 ; 205  |#if DEBUG
                              592 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              593 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              594 ; 208  |#else 
                              595 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              596 ; 210  |#define DebugBuildAssert(x)    
                              597 ; 211  |#endif
                              598 ; 212  |
                              599 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              600 ; 214  |//  #pragma asm
                              601 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              602 ; 216  |//  #pragma endasm
                              603 ; 217  |
                              604 ; 218  |
                              605 ; 219  |#ifdef COLOR_262K
                              606 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              607 ; 221  |#elif defined(COLOR_65K)
                              608 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              609 ; 223  |#else
                              610 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              611 ; 225  |#endif
                              612 ; 226  |    
                              613 ; 227  |#endif // #ifndef _TYPES_H
                              614 
                              616 
                              617 ; 17   |#include "regsclkctrl.h"
                              618 
                              620 
                              621 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                              622 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                              623 ; 3    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              624 ; 4    |
                              625 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                              626 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                              627 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                              628 ; 8    |#define HW_CCR_LTC_BITPOS 1
                              629 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
                              630 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                              631 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                              632 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                              633 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                              634 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                              635 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                              636 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                              637 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                              638 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                              639 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                              640 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                              641 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                              642 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                              643 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                              644 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                              645 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                              646 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                              647 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                              648 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                              649 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                              650 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                              651 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                              652 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                              653 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                              654 ; 34   |
                              655 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                              656 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                              657 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                              658 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                              659 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                              660 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                              661 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                              662 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                              663 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                              664 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                              665 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                              666 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                              667 ; 47   |
                              668 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                              669 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                              670 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                              671 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                              672 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                              673 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                              674 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                              675 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                              676 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                              677 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                              678 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                              679 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                              680 ; 60   |
                              681 ; 61   |typedef union               
                              682 ; 62   |{
                              683 ; 63   |    struct
                              684 ; 64   |    {
                              685 ; 65   |        int CKRST       :1; // Clock Reset
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              686 ; 66   |        int LTC         :1;
                              687 ; 67   |        int PLLEN       :1;
                              688 ; 68   |        int XTLEN       :1;
                              689 ; 69   |        int FLB         :1;
                              690 ; 70   |        unsigned ADIV   :3;
                              691 ; 71   |        int CKSRC       :1;
                              692 ; 72   |        unsigned DDIV   :3;
                              693 ; 73   |        unsigned PDIV   :5;
                              694 ; 74   |        int PWDN        :1;
                              695 ; 75   |        int ACKEN       :1;
                              696 ; 76   |        int LOCK        :1;
                              697 ; 77   |        unsigned ADIV1  :3;
                              698 ; 78   |        unsigned DDIV_MSB:1;
                              699 ; 79   |    } B;
                              700 ; 80   |
                              701 ; 81   |    int I;
                              702 ; 82   |    unsigned int U;
                              703 ; 83   |
                              704 ; 84   |} ccr_type;
                              705 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                              706 ; 86   |
                              707 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                              708 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                              709 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                              710 ; 90   |#define HW_RCR_SRST_BITPOS 4
                              711 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                              712 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                              713 ; 93   |#define HW_RCR_NMI_BITPOS 10
                              714 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                              715 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                              716 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                              717 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                              718 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                              719 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                              720 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                              721 ; 101  |
                              722 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                              723 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                              724 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                              725 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                              726 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                              727 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                              728 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                              729 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                              730 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                              731 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                              732 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                              733 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                              734 ; 114  |
                              735 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                              736 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                              737 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                              738 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                              739 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                              740 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                              741 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                              742 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                              743 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                              744 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                              745 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                              746 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                              747 ; 127  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              748 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                              749 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                              750 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                              751 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                              752 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                              753 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
                              754 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                              755 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                              756 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                              757 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                              758 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                              759 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                              760 ; 140  |
                              761 ; 141  |typedef union               
                              762 ; 142  |{
                              763 ; 143  |    struct
                              764 ; 144  |   {
                              765 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                              766 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                              767 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                              768 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                              769 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                              770 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                              771 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                              772 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                              773 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                              774 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                              775 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                              776 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                              777 ; 157  |    } B;
                              778 ; 158  |
                              779 ; 159  |    int I;
                              780 ; 160  |    unsigned int U;
                              781 ; 161  |
                              782 ; 162  |} rcr_type;
                              783 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                              784 ; 164  |
                              785 ; 165  |
                              786 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                              787 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                              788 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                              789 ; 169  |
                              790 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                              791 ; 171  |
                              792 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                              793 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                              794 ; 174  |typedef union               
                              795 ; 175  |{
                              796 ; 176  |    struct
                              797 ; 177  |   {
                              798 ; 178  |        int LOW;
                              799 ; 179  |    } B;
                              800 ; 180  |
                              801 ; 181  |    int I;
                              802 ; 182  |    unsigned int U;
                              803 ; 183  |
                              804 ; 184  |} dclkcntl_type;
                              805 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                              806 ; 186  |
                              807 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                              808 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                              809 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              810 ; 190  |
                              811 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                              812 ; 192  |
                              813 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                              814 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
                              815 ; 195  |typedef union               
                              816 ; 196  |{
                              817 ; 197  |    struct
                              818 ; 198  |   {
                              819 ; 199  |        int HIGH;
                              820 ; 200  |    } B;
                              821 ; 201  |
                              822 ; 202  |    int I;
                              823 ; 203  |    unsigned int U;
                              824 ; 204  |
                              825 ; 205  |} dclkcntu_type;
                              826 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                              827 ; 207  |
                              828 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                              829 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                              830 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                              831 ; 211  |
                              832 ; 212  |// Clock count register (lower)
                              833 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                              834 ; 214  |// Clock count register (upper)
                              835 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                              836 ; 216  |// Cycle steal count register
                              837 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                              838 ; 218  |
                              839 ; 219  |#endif
                              840 ; 220  |
                              841 ; 221  |
                              842 
                              844 
                              845 ; 18   |#include "regscore.h"
                              846 
                              848 
                              849 ; 1    |#if !(defined(__REGS_STATUS_INC))
                              850 ; 2    |#define __REGS_STATUS_INC 1
                              851 ; 3    |
                              852 ; 4    |
                              853 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                              854 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                              855 ; 7    |#define HW_OMR_MA_BITPOS 0
                              856 ; 8    |#define HW_OMR_MB_BITPOS 1
                              857 ; 9    |#define HW_OMR_DE_BITPOS 2
                              858 ; 10   |#define HW_OMR_YE_BITPOS 3
                              859 ; 11   |#define HW_OMR_MC_BITPOS 4
                              860 ; 12   |#define HW_OMR_SD_BITPOS 6
                              861 ; 13   |
                              862 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                              863 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                              864 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                              865 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                              866 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                              867 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                              868 ; 20   |
                              869 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                              870 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              871 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                              872 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                              873 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                              874 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                              875 ; 27   |
                              876 ; 28   |
                              877 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                              878 ; 30   |//  Status Register (HW_SR) Bit Positions
                              879 ; 31   |#define HW_SR_C_BITPOS 0
                              880 ; 32   |#define HW_SR_O_BITPOS 1
                              881 ; 33   |#define HW_SR_Z_BITPOS 2
                              882 ; 34   |#define HW_SR_N_BITPOS 3
                              883 ; 35   |#define HW_SR_U_BITPOS 4
                              884 ; 36   |#define HW_SR_E_BITPOS 5
                              885 ; 37   |#define HW_SR_L_BITPOS 6
                              886 ; 38   |#define HW_SR_IM_BITPOS 8
                              887 ; 39   |#define HW_SR_IM0_BITPOS 8
                              888 ; 40   |#define HW_SR_IM1_BITPOS 9
                              889 ; 41   |#define HW_SR_SM_BITPOS 10
                              890 ; 42   |#define HW_SR_SM0_BITPOS 10
                              891 ; 43   |#define HW_SR_SM1_BITPOS 11
                              892 ; 44   |#define HW_SR_TM_BITPOS 13
                              893 ; 45   |#define HW_SR_DP_BITPOS 14
                              894 ; 46   |#define HW_SR_LOOP_BITPOS 15
                              895 ; 47   |
                              896 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                              897 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                              898 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                              899 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                              900 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                              901 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                              902 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                              903 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                              904 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                              905 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                              906 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                              907 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                              908 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                              909 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                              910 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                              911 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                              912 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                              913 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                              914 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                              915 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                              916 ; 68   |
                              917 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                              918 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                              919 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                              920 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                              921 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                              922 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                              923 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                              924 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                              925 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                              926 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                              927 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                              928 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                              929 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                              930 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                              931 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                              932 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              933 ; 85   |
                              934 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                              935 ; 87   |//  RAM/ROM Config Register Bit Positions
                              936 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                              937 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                              938 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
                              939 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                              940 ; 92   |#endif
                              941 ; 93   |
                              942 ; 94   |
                              943 
                              945 
                              946 ; 19   |#include "regscodec.h"
                              947 
                              949 
                              950 ; 1    |#if !(defined(regscodecinc))
                              951 ; 2    |#define regscodecinc 1
                              952 ; 3    |
                              953 ; 4    |
                              954 ; 5    |
                              955 ; 6    |#include "types.h"
                              956 
                              958 
                              959 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              960 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              961 ; 3    |//
                              962 ; 4    |// Filename: types.h
                              963 ; 5    |// Description: Standard data types
                              964 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              965 ; 7    |
                              966 ; 8    |#ifndef _TYPES_H
                              967 ; 9    |#define _TYPES_H
                              968 ; 10   |
                              969 ; 11   |// TODO:  move this outta here!
                              970 ; 12   |#if !defined(NOERROR)
                              971 ; 13   |#define NOERROR 0
                              972 ; 14   |#define SUCCESS 0
                              973 ; 15   |#endif 
                              974 ; 16   |#if !defined(SUCCESS)
                              975 ; 17   |#define SUCCESS  0
                              976 ; 18   |#endif
                              977 ; 19   |#if !defined(ERROR)
                              978 ; 20   |#define ERROR   -1
                              979 ; 21   |#endif
                              980 ; 22   |#if !defined(FALSE)
                              981 ; 23   |#define FALSE 0
                              982 ; 24   |#endif
                              983 ; 25   |#if !defined(TRUE)
                              984 ; 26   |#define TRUE  1
                              985 ; 27   |#endif
                              986 ; 28   |
                              987 ; 29   |#if !defined(NULL)
                              988 ; 30   |#define NULL 0
                              989 ; 31   |#endif
                              990 ; 32   |
                              991 ; 33   |#define MAX_INT     0x7FFFFF
                              992 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              993 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              994 ; 36   |#define MAX_ULONG   (-1) 
                              995 ; 37   |
                              996 ; 38   |#define WORD_SIZE   24              // word size in bits
                              997 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              998 ; 40   |
                              999 ; 41   |
                             1000 ; 42   |#define BYTE    unsigned char       // btVarName
                             1001 ; 43   |#define CHAR    signed char         // cVarName
                             1002 ; 44   |#define USHORT  unsigned short      // usVarName
                             1003 ; 45   |#define SHORT   unsigned short      // sVarName
                             1004 ; 46   |#define WORD    unsigned int        // wVarName
                             1005 ; 47   |#define INT     signed int          // iVarName
                             1006 ; 48   |#define DWORD   unsigned long       // dwVarName
                             1007 ; 49   |#define LONG    signed long         // lVarName
                             1008 ; 50   |#define BOOL    unsigned int        // bVarName
                             1009 ; 51   |#define FRACT   _fract              // frVarName
                             1010 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             1011 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             1012 ; 54   |#define FLOAT   float               // fVarName
                             1013 ; 55   |#define DBL     double              // dVarName
                             1014 ; 56   |#define ENUM    enum                // eVarName
                             1015 ; 57   |#define CMX     _complex            // cmxVarName
                             1016 ; 58   |typedef WORD UCS3;                   // 
                             1017 ; 59   |
                             1018 ; 60   |#define UINT16  unsigned short
                             1019 ; 61   |#define UINT8   unsigned char   
                             1020 ; 62   |#define UINT32  unsigned long
                             1021 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1022 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1023 ; 65   |#define WCHAR   UINT16
                             1024 ; 66   |
                             1025 ; 67   |//UINT128 is 16 bytes or 6 words
                             1026 ; 68   |typedef struct UINT128_3500 {   
                             1027 ; 69   |    int val[6];     
                             1028 ; 70   |} UINT128_3500;
                             1029 ; 71   |
                             1030 ; 72   |#define UINT128   UINT128_3500
                             1031 ; 73   |
                             1032 ; 74   |// Little endian word packed byte strings:   
                             1033 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1034 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1035 ; 77   |// Little endian word packed byte strings:   
                             1036 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1037 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1038 ; 80   |
                             1039 ; 81   |// Declare Memory Spaces To Use When Coding
                             1040 ; 82   |// A. Sector Buffers
                             1041 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             1042 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             1043 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             1044 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             1045 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             1046 ; 88   |// B. Media DDI Memory
                             1047 ; 89   |#define MEDIA_DDI_MEM _Y
                             1048 ; 90   |
                             1049 ; 91   |
                             1050 ; 92   |
                             1051 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             1052 ; 94   |// Examples of circular pointers:
                             1053 ; 95   |//    INT CIRC cpiVarName
                             1054 ; 96   |//    DWORD CIRC cpdwVarName
                             1055 ; 97   |
                             1056 ; 98   |#define RETCODE INT                 // rcVarName
                             1057 ; 99   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1058 ; 100  |// generic bitfield structure
                             1059 ; 101  |struct Bitfield {
                             1060 ; 102  |    unsigned int B0  :1;
                             1061 ; 103  |    unsigned int B1  :1;
                             1062 ; 104  |    unsigned int B2  :1;
                             1063 ; 105  |    unsigned int B3  :1;
                             1064 ; 106  |    unsigned int B4  :1;
                             1065 ; 107  |    unsigned int B5  :1;
                             1066 ; 108  |    unsigned int B6  :1;
                             1067 ; 109  |    unsigned int B7  :1;
                             1068 ; 110  |    unsigned int B8  :1;
                             1069 ; 111  |    unsigned int B9  :1;
                             1070 ; 112  |    unsigned int B10 :1;
                             1071 ; 113  |    unsigned int B11 :1;
                             1072 ; 114  |    unsigned int B12 :1;
                             1073 ; 115  |    unsigned int B13 :1;
                             1074 ; 116  |    unsigned int B14 :1;
                             1075 ; 117  |    unsigned int B15 :1;
                             1076 ; 118  |    unsigned int B16 :1;
                             1077 ; 119  |    unsigned int B17 :1;
                             1078 ; 120  |    unsigned int B18 :1;
                             1079 ; 121  |    unsigned int B19 :1;
                             1080 ; 122  |    unsigned int B20 :1;
                             1081 ; 123  |    unsigned int B21 :1;
                             1082 ; 124  |    unsigned int B22 :1;
                             1083 ; 125  |    unsigned int B23 :1;
                             1084 ; 126  |};
                             1085 ; 127  |
                             1086 ; 128  |union BitInt {
                             1087 ; 129  |        struct Bitfield B;
                             1088 ; 130  |        int        I;
                             1089 ; 131  |};
                             1090 ; 132  |
                             1091 ; 133  |#define MAX_MSG_LENGTH 10
                             1092 ; 134  |struct CMessage
                             1093 ; 135  |{
                             1094 ; 136  |        unsigned int m_uLength;
                             1095 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             1096 ; 138  |};
                             1097 ; 139  |
                             1098 ; 140  |typedef struct {
                             1099 ; 141  |    WORD m_wLength;
                             1100 ; 142  |    WORD m_wMessage;
                             1101 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             1102 ; 144  |} Message;
                             1103 ; 145  |
                             1104 ; 146  |struct MessageQueueDescriptor
                             1105 ; 147  |{
                             1106 ; 148  |        int *m_pBase;
                             1107 ; 149  |        int m_iModulo;
                             1108 ; 150  |        int m_iSize;
                             1109 ; 151  |        int *m_pHead;
                             1110 ; 152  |        int *m_pTail;
                             1111 ; 153  |};
                             1112 ; 154  |
                             1113 ; 155  |struct ModuleEntry
                             1114 ; 156  |{
                             1115 ; 157  |    int m_iSignaledEventMask;
                             1116 ; 158  |    int m_iWaitEventMask;
                             1117 ; 159  |    int m_iResourceOfCode;
                             1118 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1119 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             1120 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             1121 ; 163  |    int m_uTimeOutHigh;
                             1122 ; 164  |    int m_uTimeOutLow;
                             1123 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             1124 ; 166  |};
                             1125 ; 167  |
                             1126 ; 168  |union WaitMask{
                             1127 ; 169  |    struct B{
                             1128 ; 170  |        unsigned int m_bNone     :1;
                             1129 ; 171  |        unsigned int m_bMessage  :1;
                             1130 ; 172  |        unsigned int m_bTimer    :1;
                             1131 ; 173  |        unsigned int m_bButton   :1;
                             1132 ; 174  |    } B;
                             1133 ; 175  |    int I;
                             1134 ; 176  |} ;
                             1135 ; 177  |
                             1136 ; 178  |
                             1137 ; 179  |struct Button {
                             1138 ; 180  |        WORD wButtonEvent;
                             1139 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             1140 ; 182  |};
                             1141 ; 183  |
                             1142 ; 184  |struct Message {
                             1143 ; 185  |        WORD wMsgLength;
                             1144 ; 186  |        WORD wMsgCommand;
                             1145 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             1146 ; 188  |};
                             1147 ; 189  |
                             1148 ; 190  |union EventTypes {
                             1149 ; 191  |        struct CMessage msg;
                             1150 ; 192  |        struct Button Button ;
                             1151 ; 193  |        struct Message Message;
                             1152 ; 194  |};
                             1153 ; 195  |
                             1154 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             1155 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             1156 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             1157 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             1158 ; 200  |
                             1159 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             1160 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             1161 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             1162 ; 204  |
                             1163 ; 205  |#if DEBUG
                             1164 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             1165 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             1166 ; 208  |#else 
                             1167 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             1168 ; 210  |#define DebugBuildAssert(x)    
                             1169 ; 211  |#endif
                             1170 ; 212  |
                             1171 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             1172 ; 214  |//  #pragma asm
                             1173 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             1174 ; 216  |//  #pragma endasm
                             1175 ; 217  |
                             1176 ; 218  |
                             1177 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1178 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             1179 ; 221  |#elif defined(COLOR_65K)
                             1180 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             1181 ; 223  |#else
                             1182 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             1183 ; 225  |#endif
                             1184 ; 226  |    
                             1185 ; 227  |#endif // #ifndef _TYPES_H
                             1186 
                             1188 
                             1189 ; 7    |
                             1190 ; 8    |
                             1191 ; 9    |
                             1192 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             1193 ; 11   |
                             1194 ; 12   |//   SYSTEM STMP Registers 
                             1195 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             1196 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             1197 ; 15   |
                             1198 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             1199 ; 17   |
                             1200 ; 18   |
                             1201 ; 19   |
                             1202 ; 20   |
                             1203 ; 21   |
                             1204 ; 22   |
                             1205 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             1206 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             1207 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             1208 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             1209 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             1210 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             1211 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             1212 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             1213 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             1214 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             1215 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             1216 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             1217 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             1218 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             1219 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             1220 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             1221 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             1222 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             1223 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             1224 ; 42   |
                             1225 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             1226 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             1227 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             1228 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             1229 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             1230 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             1231 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             1232 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             1233 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             1234 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             1235 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             1236 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             1237 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1238 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             1239 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             1240 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             1241 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             1242 ; 60   |
                             1243 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             1244 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             1245 ; 63   |
                             1246 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1247 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1248 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1249 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1250 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1251 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1252 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1253 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             1254 ; 72   |
                             1255 ; 73   |#if defined(CAPLESS_HP)
                             1256 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             1257 ; 75   |#else 
                             1258 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             1259 ; 77   |#endif
                             1260 ; 78   |
                             1261 ; 79   |// Headphone control register
                             1262 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             1263 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             1264 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             1265 ; 83   |typedef union               
                             1266 ; 84   |{
                             1267 ; 85   |    struct {
                             1268 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             1269 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             1270 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             1271 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             1272 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             1273 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             1274 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             1275 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             1276 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             1277 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             1278 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             1279 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             1280 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             1281 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             1282 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             1283 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             1284 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             1285 ; 103  |    } B;
                             1286 ; 104  |    int I;
                             1287 ; 105  |    unsigned int U;
                             1288 ; 106  |} hpctrl_type;
                             1289 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             1290 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             1291 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             1292 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             1293 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             1294 ; 112  |
                             1295 ; 113  |
                             1296 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             1297 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             1298 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             1299 ; 117  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1300 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             1301 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             1302 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             1303 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             1304 ; 122  |
                             1305 ; 123  |
                             1306 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             1307 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
                             1308 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             1309 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             1310 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             1311 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             1312 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             1313 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             1314 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             1315 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             1316 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             1317 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             1318 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             1319 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             1320 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             1321 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             1322 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             1323 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             1324 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             1325 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             1326 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             1327 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             1328 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             1329 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             1330 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             1331 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             1332 ; 150  |
                             1333 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             1334 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             1335 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             1336 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             1337 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             1338 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             1339 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             1340 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             1341 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             1342 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             1343 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             1344 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             1345 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             1346 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             1347 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             1348 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             1349 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             1350 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             1351 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             1352 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             1353 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             1354 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             1355 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             1356 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             1357 ; 175  |
                             1358 ; 176  |
                             1359 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             1360 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             1361 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1362 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             1363 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             1364 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             1365 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             1366 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             1367 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             1368 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             1369 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
                             1370 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             1371 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             1372 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             1373 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             1374 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             1375 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             1376 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             1377 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             1378 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             1379 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             1380 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             1381 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             1382 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             1383 ; 201  |
                             1384 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             1385 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             1386 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             1387 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             1388 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             1389 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             1390 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             1391 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             1392 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             1393 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             1394 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             1395 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             1396 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             1397 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             1398 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             1399 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             1400 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             1401 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             1402 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             1403 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             1404 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             1405 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             1406 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             1407 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             1408 ; 226  |
                             1409 ; 227  |typedef union               
                             1410 ; 228  |{
                             1411 ; 229  |    struct {
                             1412 ; 230  |        int INV_USB_CLK            : 1;
                             1413 ; 231  |        int USB_DFF_BYPASS         : 1;
                             1414 ; 232  |        int HOLD_GND               : 1;
                             1415 ; 233  |        int ACKI                   : 1;
                             1416 ; 234  |        int ASD2X                  : 1;
                             1417 ; 235  |        int PCPCU                  : 1;
                             1418 ; 236  |        int PCPCD                  : 1;
                             1419 ; 237  |        int DCKI                   : 1;
                             1420 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             1421 ; 239  |        int PSRN                   : 1;
                             1422 ; 240  |        int FX2                    : 1;
                             1423 ; 241  |        int VCOS                   : 1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1424 ; 242  |        int XBCO                   : 1;
                             1425 ; 243  |        int XBGC                   : 1;
                             1426 ; 244  |        int ADTHD                  : 1;
                             1427 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             1428 ; 246  |        int PWDADC                 : 1;
                             1429 ; 247  |        int MICBIAS1               : 1;
                             1430 ; 248  |        int EZD                    : 1;
                             1431 ; 249  |        int DZCDA                  : 1;
                             1432 ; 250  |        int DZCFM                  : 1;
                             1433 ; 251  |        int DZCLI                  : 1;
                             1434 ; 252  |        int DZCMI                  : 1;
                             1435 ; 253  |        int DZCMA                  : 1;
                             1436 ; 254  |    } B;
                             1437 ; 255  |    int I;
                             1438 ; 256  |    unsigned int U;
                             1439 ; 257  |} mix_tbr_type;
                             1440 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             1441 ; 259  |
                             1442 ; 260  |
                             1443 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             1444 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             1445 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             1446 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             1447 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             1448 ; 266  |
                             1449 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             1450 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             1451 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             1452 ; 270  |
                             1453 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             1454 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             1455 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             1456 ; 274  |
                             1457 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             1458 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             1459 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             1460 ; 278  |
                             1461 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             1462 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             1463 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             1464 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             1465 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             1466 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             1467 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             1468 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             1469 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             1470 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             1471 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             1472 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             1473 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             1474 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             1475 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             1476 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             1477 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             1478 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             1479 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             1480 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             1481 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             1482 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             1483 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             1484 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             1485 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1486 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             1487 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             1488 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             1489 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             1490 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             1491 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             1492 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             1493 ; 311  |
                             1494 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             1495 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             1496 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             1497 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             1498 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             1499 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             1500 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             1501 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             1502 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             1503 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             1504 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             1505 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             1506 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             1507 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             1508 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             1509 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             1510 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             1511 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             1512 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             1513 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             1514 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             1515 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             1516 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             1517 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             1518 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             1519 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             1520 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             1521 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             1522 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             1523 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             1524 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             1525 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             1526 ; 344  |
                             1527 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             1528 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             1529 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             1530 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             1531 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             1532 ; 350  |
                             1533 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             1534 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             1535 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             1536 ; 354  |
                             1537 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             1538 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             1539 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             1540 ; 358  |
                             1541 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             1542 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             1543 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             1544 ; 362  |
                             1545 ; 363  |
                             1546 ; 364  |typedef union               
                             1547 ; 365  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1548 ; 366  |    struct
                             1549 ; 367  |    {
                             1550 ; 368  |        unsigned MR :5;
                             1551 ; 369  |        int         :3;
                             1552 ; 370  |        unsigned ML :5;
                             1553 ; 371  |        int         :2;
                             1554 ; 372  |        int MUTE    :1;
                             1555 ; 373  |    } B;
                             1556 ; 374  |    int I;
                             1557 ; 375  |    unsigned int U;
                             1558 ; 376  |} mix_mastervr_type;
                             1559 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             1560 ; 378  |
                             1561 ; 379  |
                             1562 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             1563 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             1564 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             1565 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             1566 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             1567 ; 385  |
                             1568 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             1569 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             1570 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             1571 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             1572 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             1573 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             1574 ; 392  |
                             1575 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             1576 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             1577 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             1578 ; 396  |
                             1579 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             1580 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             1581 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             1582 ; 400  |
                             1583 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             1584 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             1585 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             1586 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             1587 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             1588 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             1589 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             1590 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             1591 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             1592 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             1593 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             1594 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             1595 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             1596 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             1597 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             1598 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             1599 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             1600 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             1601 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             1602 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             1603 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             1604 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             1605 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             1606 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             1607 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             1608 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             1609 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1610 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             1611 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             1612 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             1613 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             1614 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             1615 ; 433  |
                             1616 ; 434  |typedef union               
                             1617 ; 435  |{
                             1618 ; 436  |    struct {
                             1619 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             1620 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             1621 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             1622 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             1623 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             1624 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             1625 ; 443  |    } B;
                             1626 ; 444  |    int I;
                             1627 ; 445  |    unsigned int U;
                             1628 ; 446  |} mix_micinvr_type;
                             1629 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             1630 ; 448  |
                             1631 ; 449  |
                             1632 ; 450  |
                             1633 ; 451  |
                             1634 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             1635 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             1636 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             1637 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             1638 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             1639 ; 457  |
                             1640 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             1641 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             1642 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             1643 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             1644 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             1645 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             1646 ; 464  |
                             1647 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             1648 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             1649 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             1650 ; 468  |
                             1651 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             1652 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             1653 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             1654 ; 472  |
                             1655 ; 473  |typedef union               
                             1656 ; 474  |{
                             1657 ; 475  |    struct {
                             1658 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             1659 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             1660 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             1661 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             1662 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             1663 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             1664 ; 482  |    } B;
                             1665 ; 483  |    int I;
                             1666 ; 484  |    unsigned int U;
                             1667 ; 485  |} mix_line1invr_type;
                             1668 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             1669 ; 487  |
                             1670 ; 488  |
                             1671 ; 489  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1672 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             1673 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             1674 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             1675 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             1676 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             1677 ; 495  |
                             1678 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             1679 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
                             1680 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             1681 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             1682 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             1683 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             1684 ; 502  |
                             1685 ; 503  |
                             1686 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             1687 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             1688 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             1689 ; 507  |
                             1690 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             1691 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             1692 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             1693 ; 511  |
                             1694 ; 512  |typedef union               
                             1695 ; 513  |{
                             1696 ; 514  |    struct {
                             1697 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             1698 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             1699 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             1700 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             1701 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             1702 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             1703 ; 521  |    } B;
                             1704 ; 522  |    int I;
                             1705 ; 523  |    unsigned int U;
                             1706 ; 524  |} mix_line2invr_type;
                             1707 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             1708 ; 526  |
                             1709 ; 527  |
                             1710 ; 528  |
                             1711 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             1712 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             1713 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             1714 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             1715 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             1716 ; 534  |
                             1717 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             1718 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             1719 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             1720 ; 538  |
                             1721 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             1722 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             1723 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             1724 ; 542  |
                             1725 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             1726 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             1727 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             1728 ; 546  |
                             1729 ; 547  |typedef union               
                             1730 ; 548  |{
                             1731 ; 549  |    struct {
                             1732 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             1733 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1734 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             1735 ; 553  |    } B;
                             1736 ; 554  |    int I;
                             1737 ; 555  |    unsigned int U;
                             1738 ; 556  |} mix_dacinvr_type;
                             1739 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             1740 ; 558  |
                             1741 ; 559  |
                             1742 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             1743 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             1744 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             1745 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             1746 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             1747 ; 565  |
                             1748 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             1749 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             1750 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             1751 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             1752 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             1753 ; 571  |
                             1754 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             1755 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             1756 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             1757 ; 575  |
                             1758 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             1759 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             1760 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             1761 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             1762 ; 580  |
                             1763 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             1764 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             1765 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             1766 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             1767 ; 585  |
                             1768 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             1769 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             1770 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
                             1771 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             1772 ; 590  |
                             1773 ; 591  |typedef union               
                             1774 ; 592  |{
                             1775 ; 593  |    struct {
                             1776 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             1777 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             1778 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             1779 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             1780 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             1781 ; 599  |    } B;
                             1782 ; 600  |    int I;
                             1783 ; 601  |    unsigned int U;
                             1784 ; 602  |} mix_recselr_type;
                             1785 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             1786 ; 604  |
                             1787 ; 605  |
                             1788 ; 606  |
                             1789 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             1790 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             1791 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             1792 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             1793 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             1794 ; 612  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1795 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             1796 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             1797 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             1798 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             1799 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             1800 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             1801 ; 619  |
                             1802 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
                             1803 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             1804 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             1805 ; 623  |
                             1806 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             1807 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             1808 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             1809 ; 627  |
                             1810 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             1811 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             1812 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             1813 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             1814 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             1815 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             1816 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             1817 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             1818 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             1819 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             1820 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             1821 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             1822 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             1823 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             1824 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             1825 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             1826 ; 644  |
                             1827 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             1828 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             1829 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             1830 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             1831 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             1832 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             1833 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             1834 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             1835 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             1836 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             1837 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             1838 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             1839 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             1840 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             1841 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             1842 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             1843 ; 661  |
                             1844 ; 662  |typedef union               
                             1845 ; 663  |{
                             1846 ; 664  |    struct {
                             1847 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             1848 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             1849 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             1850 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             1851 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             1852 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             1853 ; 671  |    } B;
                             1854 ; 672  |    int I;
                             1855 ; 673  |    unsigned int U;
                             1856 ; 674  |} mix_adcgainr_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1857 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             1858 ; 676  |
                             1859 ; 677  |
                             1860 ; 678  |
                             1861 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             1862 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             1863 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             1864 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
                             1865 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             1866 ; 684  |
                             1867 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             1868 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             1869 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             1870 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             1871 ; 689  |
                             1872 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             1873 ; 691  |
                             1874 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             1875 ; 693  |
                             1876 ; 694  |typedef union               
                             1877 ; 695  |{
                             1878 ; 696  |    struct {
                             1879 ; 697  |                int                     : 9;
                             1880 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             1881 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             1882 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             1883 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             1884 ; 702  |    } B;
                             1885 ; 703  |    int I;
                             1886 ; 704  |    unsigned int U;
                             1887 ; 705  |} mix_pwrdnr_type;
                             1888 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             1889 ; 707  |
                             1890 ; 708  |
                             1891 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             1892 ; 710  |
                             1893 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             1894 ; 712  |
                             1895 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             1896 ; 714  |
                             1897 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             1898 ; 716  |
                             1899 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             1900 ; 718  |
                             1901 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             1902 ; 720  |
                             1903 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             1904 ; 722  |
                             1905 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             1906 ; 724  |
                             1907 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             1908 ; 726  |
                             1909 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             1910 ; 728  |
                             1911 ; 729  |
                             1912 ; 730  |
                             1913 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             1914 ; 732  |
                             1915 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             1916 ; 734  |
                             1917 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             1918 ; 736  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1919 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             1920 ; 738  |
                             1921 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             1922 ; 740  |
                             1923 ; 741  |
                             1924 ; 742  |
                             1925 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
                             1926 ; 744  |
                             1927 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             1928 ; 746  |
                             1929 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             1930 ; 748  |
                             1931 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             1932 ; 750  |
                             1933 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
                             1934 ; 752  |
                             1935 ; 753  |
                             1936 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             1937 ; 755  |
                             1938 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             1939 ; 757  |
                             1940 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             1941 ; 759  |
                             1942 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             1943 ; 761  |
                             1944 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             1945 ; 763  |
                             1946 ; 764  |
                             1947 ; 765  |typedef union               
                             1948 ; 766  |{
                             1949 ; 767  |    struct {
                             1950 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             1951 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             1952 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             1953 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             1954 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             1955 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             1956 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             1957 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             1958 ; 776  |    } B;
                             1959 ; 777  |    int I;
                             1960 ; 778  |    unsigned int U;
                             1961 ; 779  |} mix_test_type;
                             1962 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             1963 ; 781  |
                             1964 ; 782  |
                             1965 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             1966 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             1967 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             1968 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             1969 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             1970 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             1971 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             1972 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             1973 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1974 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             1975 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             1976 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             1977 ; 795  |
                             1978 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             1979 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             1980 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             1981 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
                             1982 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             1983 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             1984 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             1985 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             1986 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             1987 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             1988 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             1989 ; 807  |
                             1990 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
                             1991 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
                             1992 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             1993 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             1994 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
                             1995 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             1996 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
                             1997 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             1998 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             1999 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             2000 ; 818  |
                             2001 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             2002 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             2003 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             2004 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             2005 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             2006 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             2007 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             2008 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             2009 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             2010 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             2011 ; 829  |
                             2012 ; 830  |typedef union               
                             2013 ; 831  |{
                             2014 ; 832  |    struct {
                             2015 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             2016 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             2017 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             2018 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             2019 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             2020 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             2021 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             2022 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             2023 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             2024 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             2025 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2026 ; 844  |    } B;
                             2027 ; 845  |    int I;
                             2028 ; 846  |    unsigned int U;
                             2029 ; 847  |} ref_ctrl_type;
                             2030 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             2031 ; 849  |
                             2032 ; 850  |
                             2033 ; 851  |
                             2034 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             2035 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             2036 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             2037 ; 855  |//////  DAC Registers
                             2038 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             2039 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             2040 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             2041 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             2042 ; 860  |
                             2043 ; 861  |
                             2044 ; 862  |
                             2045 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             2046 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             2047 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             2048 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             2049 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             2050 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             2051 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             2052 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             2053 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             2054 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             2055 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             2056 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             2057 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             2058 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             2059 ; 877  |
                             2060 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             2061 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             2062 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             2063 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             2064 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             2065 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             2066 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             2067 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             2068 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             2069 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             2070 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             2071 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             2072 ; 890  |
                             2073 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             2074 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             2075 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             2076 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             2077 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             2078 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             2079 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             2080 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             2081 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             2082 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             2083 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             2084 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             2085 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             2086 ; 904  |
                             2087 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2088 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             2089 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             2090 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             2091 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             2092 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             2093 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             2094 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             2095 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
                             2096 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             2097 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             2098 ; 916  |
                             2099 ; 917  |
                             2100 ; 918  |typedef union               
                             2101 ; 919  |{
                             2102 ; 920  |    struct {
                             2103 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             2104 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             2105 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             2106 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             2107 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             2108 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             2109 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             2110 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             2111 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             2112 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             2113 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             2114 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             2115 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             2116 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             2117 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             2118 ; 936  |    } B;
                             2119 ; 937  |    int I;
                             2120 ; 938  |    unsigned int U;
                             2121 ; 939  |} dac_csr_type;
                             2122 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             2123 ; 941  |
                             2124 ; 942  |
                             2125 ; 943  |
                             2126 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             2127 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             2128 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             2129 ; 947  |
                             2130 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             2131 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             2132 ; 950  |
                             2133 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             2134 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             2135 ; 953  |
                             2136 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             2137 ; 955  |
                             2138 ; 956  |typedef union               
                             2139 ; 957  |{
                             2140 ; 958  |    struct {
                             2141 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             2142 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             2143 ; 961  |    } B;
                             2144 ; 962  |    int I;
                             2145 ; 963  |    unsigned int U;
                             2146 ; 964  |} dac_srr_type;
                             2147 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             2148 ; 966  |
                             2149 ; 967  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2150 ; 968  |
                             2151 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             2152 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             2153 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             2154 ; 972  |
                             2155 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             2156 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             2157 ; 975  |
                             2158 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             2159 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             2160 ; 978  |
                             2161 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             2162 ; 980  |
                             2163 ; 981  |typedef union               
                             2164 ; 982  |{
                             2165 ; 983  |    struct {
                             2166 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             2167 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             2168 ; 986  |    } B;
                             2169 ; 987  |    int I;
                             2170 ; 988  |    unsigned int U;
                             2171 ; 989  |} dac_wcr_type;
                             2172 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             2173 ; 991  |
                             2174 ; 992  |
                             2175 ; 993  |
                             2176 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             2177 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             2178 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             2179 ; 997  |
                             2180 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             2181 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             2182 ; 1000 |
                             2183 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             2184 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             2185 ; 1003 |
                             2186 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             2187 ; 1005 |
                             2188 ; 1006 |typedef union               
                             2189 ; 1007 |{
                             2190 ; 1008 |    struct {
                             2191 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             2192 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             2193 ; 1011 |    } B;
                             2194 ; 1012 |    int I;
                             2195 ; 1013 |    unsigned int U;
                             2196 ; 1014 |} dac_cpr_type;
                             2197 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             2198 ; 1016 |
                             2199 ; 1017 |
                             2200 ; 1018 |
                             2201 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             2202 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             2203 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             2204 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             2205 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             2206 ; 1024 |
                             2207 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             2208 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             2209 ; 1027 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2210 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             2211 ; 1029 |
                             2212 ; 1030 |typedef union               
                             2213 ; 1031 |{
                             2214 ; 1032 |    struct {
                             2215 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             2216 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             2217 ; 1035 |    } B;
                             2218 ; 1036 |    int I;
                             2219 ; 1037 |    unsigned int U;
                             2220 ; 1038 |} dac_mr_type;
                             2221 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             2222 ; 1040 |
                             2223 ; 1041 |
                             2224 ; 1042 |
                             2225 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             2226 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             2227 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             2228 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             2229 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             2230 ; 1048 |
                             2231 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             2232 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             2233 ; 1051 |
                             2234 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             2235 ; 1053 |
                             2236 ; 1054 |typedef union               
                             2237 ; 1055 |{
                             2238 ; 1056 |    struct {
                             2239 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             2240 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             2241 ; 1059 |    } B;
                             2242 ; 1060 |    int I;
                             2243 ; 1061 |    unsigned int U;
                             2244 ; 1062 |} dac_bar_type;
                             2245 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             2246 ; 1064 |
                             2247 ; 1065 |
                             2248 ; 1066 |
                             2249 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             2250 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             2251 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             2252 ; 1070 |
                             2253 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             2254 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             2255 ; 1073 |
                             2256 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             2257 ; 1075 |
                             2258 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             2259 ; 1077 |
                             2260 ; 1078 |typedef union               
                             2261 ; 1079 |{
                             2262 ; 1080 |    struct {
                             2263 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             2264 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             2265 ; 1083 |    } B;
                             2266 ; 1084 |    int I;
                             2267 ; 1085 |    unsigned int U;
                             2268 ; 1086 |} dac_icr_type;
                             2269 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2270 ; 1088 |
                             2271 ; 1089 |
                             2272 ; 1090 |
                             2273 ; 1091 |
                             2274 ; 1092 |
                             2275 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             2276 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             2277 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
                             2278 ; 1096 |//////  ADC Registers
                             2279 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             2280 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             2281 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             2282 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             2283 ; 1101 |
                             2284 ; 1102 |
                             2285 ; 1103 |
                             2286 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             2287 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             2288 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             2289 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             2290 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             2291 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             2292 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             2293 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             2294 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             2295 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             2296 ; 1114 |
                             2297 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             2298 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             2299 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             2300 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             2301 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             2302 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             2303 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             2304 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             2305 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             2306 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             2307 ; 1125 |
                             2308 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             2309 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             2310 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             2311 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             2312 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             2313 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             2314 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             2315 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             2316 ; 1134 |
                             2317 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             2318 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             2319 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             2320 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             2321 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             2322 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             2323 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             2324 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             2325 ; 1143 |
                             2326 ; 1144 |typedef union               
                             2327 ; 1145 |{
                             2328 ; 1146 |    struct {
                             2329 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2330 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             2331 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             2332 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             2333 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             2334 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             2335 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             2336 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             2337 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
                             2338 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             2339 ; 1157 |    } B;
                             2340 ; 1158 |    int I;
                             2341 ; 1159 |    unsigned int U;
                             2342 ; 1160 |} adc_csr_type;
                             2343 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             2344 ; 1162 |
                             2345 ; 1163 |
                             2346 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             2347 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             2348 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             2349 ; 1167 |
                             2350 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             2351 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             2352 ; 1170 |
                             2353 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             2354 ; 1172 |
                             2355 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             2356 ; 1174 |
                             2357 ; 1175 |typedef union               
                             2358 ; 1176 |{
                             2359 ; 1177 |    struct {
                             2360 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             2361 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             2362 ; 1180 |    } B;
                             2363 ; 1181 |    int I;
                             2364 ; 1182 |    unsigned int U;
                             2365 ; 1183 |} adc_wcr_type;
                             2366 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             2367 ; 1185 |
                             2368 ; 1186 |
                             2369 ; 1187 |
                             2370 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             2371 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             2372 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             2373 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             2374 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             2375 ; 1193 |
                             2376 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             2377 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             2378 ; 1196 |
                             2379 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             2380 ; 1198 |
                             2381 ; 1199 |typedef union               
                             2382 ; 1200 |{
                             2383 ; 1201 |    struct {
                             2384 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             2385 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             2386 ; 1204 |    } B;
                             2387 ; 1205 |    int I;
                             2388 ; 1206 |    unsigned int U;
                             2389 ; 1207 |} adc_bar_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2390 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             2391 ; 1209 |
                             2392 ; 1210 |
                             2393 ; 1211 |
                             2394 ; 1212 |
                             2395 ; 1213 |
                             2396 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             2397 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
                             2398 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             2399 ; 1217 |
                             2400 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             2401 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             2402 ; 1220 |
                             2403 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
                             2404 ; 1222 |
                             2405 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             2406 ; 1224 |
                             2407 ; 1225 |typedef union               
                             2408 ; 1226 |{
                             2409 ; 1227 |    struct {
                             2410 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             2411 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             2412 ; 1230 |    } B;
                             2413 ; 1231 |    int I;
                             2414 ; 1232 |    unsigned int U;
                             2415 ; 1233 |} adc_cpr_type;
                             2416 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             2417 ; 1235 |
                             2418 ; 1236 |
                             2419 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             2420 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             2421 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             2422 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             2423 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             2424 ; 1242 |
                             2425 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             2426 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             2427 ; 1245 |
                             2428 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             2429 ; 1247 |
                             2430 ; 1248 |typedef union               
                             2431 ; 1249 |{
                             2432 ; 1250 |    struct {
                             2433 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             2434 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             2435 ; 1253 |    } B;
                             2436 ; 1254 |    int I;
                             2437 ; 1255 |    unsigned int U;
                             2438 ; 1256 |} adc_mr_type;
                             2439 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             2440 ; 1258 |
                             2441 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             2442 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             2443 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             2444 ; 1262 |
                             2445 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             2446 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             2447 ; 1265 |
                             2448 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             2449 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             2450 ; 1268 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2451 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             2452 ; 1270 |
                             2453 ; 1271 |typedef union               
                             2454 ; 1272 |{
                             2455 ; 1273 |    struct {
                             2456 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             2457 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             2458 ; 1276 |    } B;
                             2459 ; 1277 |    int I;
                             2460 ; 1278 |    unsigned int U;
                             2461 ; 1279 |} adc_srr_type;
                             2462 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             2463 ; 1281 |
                             2464 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             2465 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             2466 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             2467 ; 1285 |
                             2468 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             2469 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             2470 ; 1288 |
                             2471 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             2472 ; 1290 |
                             2473 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             2474 ; 1292 |
                             2475 ; 1293 |typedef union               
                             2476 ; 1294 |{
                             2477 ; 1295 |    struct {
                             2478 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             2479 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             2480 ; 1298 |    } B;
                             2481 ; 1299 |    int I;
                             2482 ; 1300 |    unsigned int U;
                             2483 ; 1301 |} adc_icr_type;
                             2484 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             2485 ; 1303 |
                             2486 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             2487 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             2488 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             2489 ; 1307 |
                             2490 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             2491 ; 1309 |
                             2492 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             2493 ; 1311 |
                             2494 ; 1312 |#endif
                             2495 ; 1313 |
                             2496 
                             2498 
                             2499 ; 20   |#include "regsdcdc.h"
                             2500 
                             2502 
                             2503 ; 1    |#if !(defined(regsdcdcinc))
                             2504 ; 2    |
                             2505 ; 3    |#define regssysteminc 1
                             2506 ; 4    |
                             2507 ; 5    |
                             2508 ; 6    |
                             2509 ; 7    |#include "types.h"
                             2510 
                             2512 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2513 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             2514 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             2515 ; 3    |//
                             2516 ; 4    |// Filename: types.h
                             2517 ; 5    |// Description: Standard data types
                             2518 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             2519 ; 7    |
                             2520 ; 8    |#ifndef _TYPES_H
                             2521 ; 9    |#define _TYPES_H
                             2522 ; 10   |
                             2523 ; 11   |// TODO:  move this outta here!
                             2524 ; 12   |#if !defined(NOERROR)
                             2525 ; 13   |#define NOERROR 0
                             2526 ; 14   |#define SUCCESS 0
                             2527 ; 15   |#endif 
                             2528 ; 16   |#if !defined(SUCCESS)
                             2529 ; 17   |#define SUCCESS  0
                             2530 ; 18   |#endif
                             2531 ; 19   |#if !defined(ERROR)
                             2532 ; 20   |#define ERROR   -1
                             2533 ; 21   |#endif
                             2534 ; 22   |#if !defined(FALSE)
                             2535 ; 23   |#define FALSE 0
                             2536 ; 24   |#endif
                             2537 ; 25   |#if !defined(TRUE)
                             2538 ; 26   |#define TRUE  1
                             2539 ; 27   |#endif
                             2540 ; 28   |
                             2541 ; 29   |#if !defined(NULL)
                             2542 ; 30   |#define NULL 0
                             2543 ; 31   |#endif
                             2544 ; 32   |
                             2545 ; 33   |#define MAX_INT     0x7FFFFF
                             2546 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             2547 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             2548 ; 36   |#define MAX_ULONG   (-1) 
                             2549 ; 37   |
                             2550 ; 38   |#define WORD_SIZE   24              // word size in bits
                             2551 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             2552 ; 40   |
                             2553 ; 41   |
                             2554 ; 42   |#define BYTE    unsigned char       // btVarName
                             2555 ; 43   |#define CHAR    signed char         // cVarName
                             2556 ; 44   |#define USHORT  unsigned short      // usVarName
                             2557 ; 45   |#define SHORT   unsigned short      // sVarName
                             2558 ; 46   |#define WORD    unsigned int        // wVarName
                             2559 ; 47   |#define INT     signed int          // iVarName
                             2560 ; 48   |#define DWORD   unsigned long       // dwVarName
                             2561 ; 49   |#define LONG    signed long         // lVarName
                             2562 ; 50   |#define BOOL    unsigned int        // bVarName
                             2563 ; 51   |#define FRACT   _fract              // frVarName
                             2564 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             2565 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             2566 ; 54   |#define FLOAT   float               // fVarName
                             2567 ; 55   |#define DBL     double              // dVarName
                             2568 ; 56   |#define ENUM    enum                // eVarName
                             2569 ; 57   |#define CMX     _complex            // cmxVarName
                             2570 ; 58   |typedef WORD UCS3;                   // 
                             2571 ; 59   |
                             2572 ; 60   |#define UINT16  unsigned short
                             2573 ; 61   |#define UINT8   unsigned char   
                             2574 ; 62   |#define UINT32  unsigned long
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2575 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             2576 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             2577 ; 65   |#define WCHAR   UINT16
                             2578 ; 66   |
                             2579 ; 67   |//UINT128 is 16 bytes or 6 words
                             2580 ; 68   |typedef struct UINT128_3500 {   
                             2581 ; 69   |    int val[6];     
                             2582 ; 70   |} UINT128_3500;
                             2583 ; 71   |
                             2584 ; 72   |#define UINT128   UINT128_3500
                             2585 ; 73   |
                             2586 ; 74   |// Little endian word packed byte strings:   
                             2587 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             2588 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             2589 ; 77   |// Little endian word packed byte strings:   
                             2590 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             2591 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             2592 ; 80   |
                             2593 ; 81   |// Declare Memory Spaces To Use When Coding
                             2594 ; 82   |// A. Sector Buffers
                             2595 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             2596 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             2597 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             2598 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             2599 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             2600 ; 88   |// B. Media DDI Memory
                             2601 ; 89   |#define MEDIA_DDI_MEM _Y
                             2602 ; 90   |
                             2603 ; 91   |
                             2604 ; 92   |
                             2605 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             2606 ; 94   |// Examples of circular pointers:
                             2607 ; 95   |//    INT CIRC cpiVarName
                             2608 ; 96   |//    DWORD CIRC cpdwVarName
                             2609 ; 97   |
                             2610 ; 98   |#define RETCODE INT                 // rcVarName
                             2611 ; 99   |
                             2612 ; 100  |// generic bitfield structure
                             2613 ; 101  |struct Bitfield {
                             2614 ; 102  |    unsigned int B0  :1;
                             2615 ; 103  |    unsigned int B1  :1;
                             2616 ; 104  |    unsigned int B2  :1;
                             2617 ; 105  |    unsigned int B3  :1;
                             2618 ; 106  |    unsigned int B4  :1;
                             2619 ; 107  |    unsigned int B5  :1;
                             2620 ; 108  |    unsigned int B6  :1;
                             2621 ; 109  |    unsigned int B7  :1;
                             2622 ; 110  |    unsigned int B8  :1;
                             2623 ; 111  |    unsigned int B9  :1;
                             2624 ; 112  |    unsigned int B10 :1;
                             2625 ; 113  |    unsigned int B11 :1;
                             2626 ; 114  |    unsigned int B12 :1;
                             2627 ; 115  |    unsigned int B13 :1;
                             2628 ; 116  |    unsigned int B14 :1;
                             2629 ; 117  |    unsigned int B15 :1;
                             2630 ; 118  |    unsigned int B16 :1;
                             2631 ; 119  |    unsigned int B17 :1;
                             2632 ; 120  |    unsigned int B18 :1;
                             2633 ; 121  |    unsigned int B19 :1;
                             2634 ; 122  |    unsigned int B20 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2635 ; 123  |    unsigned int B21 :1;
                             2636 ; 124  |    unsigned int B22 :1;
                             2637 ; 125  |    unsigned int B23 :1;
                             2638 ; 126  |};
                             2639 ; 127  |
                             2640 ; 128  |union BitInt {
                             2641 ; 129  |        struct Bitfield B;
                             2642 ; 130  |        int        I;
                             2643 ; 131  |};
                             2644 ; 132  |
                             2645 ; 133  |#define MAX_MSG_LENGTH 10
                             2646 ; 134  |struct CMessage
                             2647 ; 135  |{
                             2648 ; 136  |        unsigned int m_uLength;
                             2649 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             2650 ; 138  |};
                             2651 ; 139  |
                             2652 ; 140  |typedef struct {
                             2653 ; 141  |    WORD m_wLength;
                             2654 ; 142  |    WORD m_wMessage;
                             2655 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             2656 ; 144  |} Message;
                             2657 ; 145  |
                             2658 ; 146  |struct MessageQueueDescriptor
                             2659 ; 147  |{
                             2660 ; 148  |        int *m_pBase;
                             2661 ; 149  |        int m_iModulo;
                             2662 ; 150  |        int m_iSize;
                             2663 ; 151  |        int *m_pHead;
                             2664 ; 152  |        int *m_pTail;
                             2665 ; 153  |};
                             2666 ; 154  |
                             2667 ; 155  |struct ModuleEntry
                             2668 ; 156  |{
                             2669 ; 157  |    int m_iSignaledEventMask;
                             2670 ; 158  |    int m_iWaitEventMask;
                             2671 ; 159  |    int m_iResourceOfCode;
                             2672 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             2673 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             2674 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             2675 ; 163  |    int m_uTimeOutHigh;
                             2676 ; 164  |    int m_uTimeOutLow;
                             2677 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             2678 ; 166  |};
                             2679 ; 167  |
                             2680 ; 168  |union WaitMask{
                             2681 ; 169  |    struct B{
                             2682 ; 170  |        unsigned int m_bNone     :1;
                             2683 ; 171  |        unsigned int m_bMessage  :1;
                             2684 ; 172  |        unsigned int m_bTimer    :1;
                             2685 ; 173  |        unsigned int m_bButton   :1;
                             2686 ; 174  |    } B;
                             2687 ; 175  |    int I;
                             2688 ; 176  |} ;
                             2689 ; 177  |
                             2690 ; 178  |
                             2691 ; 179  |struct Button {
                             2692 ; 180  |        WORD wButtonEvent;
                             2693 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             2694 ; 182  |};
                             2695 ; 183  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2696 ; 184  |struct Message {
                             2697 ; 185  |        WORD wMsgLength;
                             2698 ; 186  |        WORD wMsgCommand;
                             2699 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             2700 ; 188  |};
                             2701 ; 189  |
                             2702 ; 190  |union EventTypes {
                             2703 ; 191  |        struct CMessage msg;
                             2704 ; 192  |        struct Button Button ;
                             2705 ; 193  |        struct Message Message;
                             2706 ; 194  |};
                             2707 ; 195  |
                             2708 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             2709 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             2710 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             2711 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             2712 ; 200  |
                             2713 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             2714 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             2715 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             2716 ; 204  |
                             2717 ; 205  |#if DEBUG
                             2718 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             2719 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             2720 ; 208  |#else 
                             2721 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             2722 ; 210  |#define DebugBuildAssert(x)    
                             2723 ; 211  |#endif
                             2724 ; 212  |
                             2725 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             2726 ; 214  |//  #pragma asm
                             2727 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             2728 ; 216  |//  #pragma endasm
                             2729 ; 217  |
                             2730 ; 218  |
                             2731 ; 219  |#ifdef COLOR_262K
                             2732 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             2733 ; 221  |#elif defined(COLOR_65K)
                             2734 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             2735 ; 223  |#else
                             2736 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             2737 ; 225  |#endif
                             2738 ; 226  |    
                             2739 ; 227  |#endif // #ifndef _TYPES_H
                             2740 
                             2742 
                             2743 ; 8    |
                             2744 ; 9    |
                             2745 ; 10   |
                             2746 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2747 ; 12   |
                             2748 ; 13   |//   SYSTEM STMP Registers 
                             2749 ; 14   |//      Last Edited 2.19.2003 M. May
                             2750 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2751 ; 16   |
                             2752 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             2753 ; 18   |
                             2754 ; 19   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2755 ; 20   |
                             2756 ; 21   |
                             2757 ; 22   |
                             2758 ; 23   |
                             2759 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             2760 ; 25   |
                             2761 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             2762 ; 27   |
                             2763 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             2764 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             2765 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             2766 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             2767 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             2768 ; 33   |
                             2769 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             2770 ; 35   |
                             2771 ; 36   |
                             2772 ; 37   |
                             2773 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             2774 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             2775 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             2776 ; 41   |
                             2777 ; 42   |
                             2778 ; 43   |
                             2779 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                             2780 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                             2781 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
                             2782 ; 47   |
                             2783 ; 48   |
                             2784 ; 49   |
                             2785 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             2786 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             2787 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             2788 ; 53   |
                             2789 ; 54   |
                             2790 ; 55   |
                             2791 ; 56   |
                             2792 ; 57   |
                             2793 ; 58   |typedef union               
                             2794 ; 59   |{
                             2795 ; 60   |    struct {
                             2796 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             2797 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             2798 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             2799 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             2800 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             2801 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             2802 ; 67   |    } B;
                             2803 ; 68   |    unsigned int I;
                             2804 ; 69   |} dcdc1_ctrl0_type;
                             2805 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
                             2806 ; 71   |
                             2807 ; 72   |
                             2808 ; 73   |
                             2809 ; 74   |
                             2810 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             2811 ; 76   |
                             2812 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2813 ; 78   |
                             2814 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             2815 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             2816 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             2817 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             2818 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             2819 ; 84   |
                             2820 ; 85   |
                             2821 ; 86   |
                             2822 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             2823 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             2824 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             2825 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             2826 ; 91   |
                             2827 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                             2828 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
                             2829 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
                             2830 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                             2831 ; 96   |
                             2832 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                             2833 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             2834 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             2835 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             2836 ; 101  |
                             2837 ; 102  |
                             2838 ; 103  |typedef union               
                             2839 ; 104  |{
                             2840 ; 105  |    struct {
                             2841 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             2842 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             2843 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             2844 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             2845 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             2846 ; 111  |    } B;
                             2847 ; 112  |    unsigned int I;
                             2848 ; 113  |} dcdc1_ctrl1_type;
                             2849 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                             2850 ; 115  |
                             2851 ; 116  |
                             2852 ; 117  |
                             2853 ; 118  |
                             2854 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             2855 ; 120  |
                             2856 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             2857 ; 122  |
                             2858 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             2859 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             2860 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             2861 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             2862 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             2863 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             2864 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             2865 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             2866 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             2867 ; 132  |
                             2868 ; 133  |
                             2869 ; 134  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2870 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             2871 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             2872 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             2873 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             2874 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             2875 ; 140  |
                             2876 ; 141  |
                             2877 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             2878 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             2879 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             2880 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             2881 ; 146  |
                             2882 ; 147  |
                             2883 ; 148  |
                             2884 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
                             2885 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                             2886 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
                             2887 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                             2888 ; 153  |
                             2889 ; 154  |
                             2890 ; 155  |typedef union               
                             2891 ; 156  |{
                             2892 ; 157  |    struct {
                             2893 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             2894 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             2895 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             2896 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             2897 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             2898 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             2899 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             2900 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             2901 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             2902 ; 167  |    } B;
                             2903 ; 168  |    unsigned int I;
                             2904 ; 169  |} dcdc_vddio_type;
                             2905 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                             2906 ; 171  |
                             2907 ; 172  |
                             2908 ; 173  |
                             2909 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             2910 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             2911 ; 176  |
                             2912 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             2913 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             2914 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             2915 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             2916 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             2917 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             2918 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             2919 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             2920 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             2921 ; 186  |
                             2922 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2923 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             2924 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             2925 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             2926 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             2927 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
                             2928 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             2929 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             2930 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             2931 ; 196  |
                             2932 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                             2933 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             2934 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
                             2935 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
                             2936 ; 201  |
                             2937 ; 202  |typedef union               
                             2938 ; 203  |{
                             2939 ; 204  |    struct {
                             2940 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             2941 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             2942 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             2943 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             2944 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             2945 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                             2946 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             2947 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             2948 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             2949 ; 214  |    } B;
                             2950 ; 215  |   unsigned int I;
                             2951 ; 216  |        unsigned U;
                             2952 ; 217  |} dcdc_vddd_type;
                             2953 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                             2954 ; 219  |
                             2955 ; 220  |
                             2956 ; 221  |
                             2957 ; 222  |
                             2958 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             2959 ; 224  |
                             2960 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                             2961 ; 226  |
                             2962 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                             2963 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                             2964 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                             2965 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                             2966 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                             2967 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                             2968 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                             2969 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                             2970 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                             2971 ; 236  |
                             2972 ; 237  |
                             2973 ; 238  |
                             2974 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                             2975 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                             2976 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2977 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                             2978 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                             2979 ; 244  |
                             2980 ; 245  |
                             2981 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
                             2982 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                             2983 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                             2984 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                             2985 ; 250  |
                             2986 ; 251  |
                             2987 ; 252  |
                             2988 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                             2989 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                             2990 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
                             2991 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                             2992 ; 257  |
                             2993 ; 258  |
                             2994 ; 259  |typedef union               
                             2995 ; 260  |{
                             2996 ; 261  |    struct {
                             2997 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                             2998 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                             2999 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                             3000 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                             3001 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                             3002 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                             3003 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                             3004 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                             3005 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                             3006 ; 271  |    } B;
                             3007 ; 272  |    unsigned int I;
                             3008 ; 273  |} dcdc_vdda_type;
                             3009 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                             3010 ; 275  |
                             3011 ; 276  |
                             3012 ; 277  |
                             3013 ; 278  |
                             3014 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                             3015 ; 280  |
                             3016 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                             3017 ; 282  |
                             3018 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                             3019 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                             3020 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                             3021 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                             3022 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                             3023 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                             3024 ; 289  |
                             3025 ; 290  |
                             3026 ; 291  |
                             3027 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                             3028 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                             3029 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                             3030 ; 295  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3031 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                             3032 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
                             3033 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
                             3034 ; 299  |
                             3035 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                             3036 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                             3037 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                             3038 ; 303  |
                             3039 ; 304  |
                             3040 ; 305  |typedef union               
                             3041 ; 306  |{
                             3042 ; 307  |    struct {
                             3043 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                             3044 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                             3045 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                             3046 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                             3047 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                             3048 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                             3049 ; 314  |    } B;
                             3050 ; 315  |    unsigned int I;
                             3051 ; 316  |} dcdc2_ctrl0_type; 
                             3052 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                             3053 ; 318  |
                             3054 ; 319  |
                             3055 ; 320  |
                             3056 ; 321  |
                             3057 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                             3058 ; 323  |
                             3059 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                             3060 ; 325  |
                             3061 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                             3062 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                             3063 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                             3064 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                             3065 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                             3066 ; 331  |
                             3067 ; 332  |
                             3068 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                             3069 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                             3070 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                             3071 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                             3072 ; 337  |
                             3073 ; 338  |
                             3074 ; 339  |
                             3075 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                             3076 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                             3077 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
                             3078 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                             3079 ; 344  |
                             3080 ; 345  |
                             3081 ; 346  |
                             3082 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                             3083 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                             3084 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3085 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                             3086 ; 351  |
                             3087 ; 352  |
                             3088 ; 353  |typedef union               
                             3089 ; 354  |{
                             3090 ; 355  |    struct {
                             3091 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                             3092 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                             3093 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             3094 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                             3095 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             3096 ; 361  |    } B;
                             3097 ; 362  |    unsigned int I;
                             3098 ; 363  |} dcdc2_ctrl1_type;
                             3099 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                             3100 ; 365  |
                             3101 ; 366  |
                             3102 ; 367  |
                             3103 ; 368  |
                             3104 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                             3105 ; 370  |
                             3106 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                             3107 ; 372  |
                             3108 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                             3109 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                             3110 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                             3111 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                             3112 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                             3113 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                             3114 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                             3115 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                             3116 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                             3117 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                             3118 ; 383  |
                             3119 ; 384  |
                             3120 ; 385  |
                             3121 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                             3122 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                             3123 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                             3124 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                             3125 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                             3126 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                             3127 ; 392  |
                             3128 ; 393  |
                             3129 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                             3130 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                             3131 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                             3132 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                             3133 ; 398  |
                             3134 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                             3135 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                             3136 ; 401  |
                             3137 ; 402  |
                             3138 ; 403  |
                             3139 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3140 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                             3141 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                             3142 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                             3143 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                             3144 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                             3145 ; 410  |
                             3146 ; 411  |
                             3147 ; 412  |typedef union               
                             3148 ; 413  |{
                             3149 ; 414  |    struct {
                             3150 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                             3151 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                             3152 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                             3153 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                             3154 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                             3155 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                             3156 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                             3157 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                             3158 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                             3159 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                             3160 ; 425  |    } B;
                             3161 ; 426  |    unsigned int I;
                             3162 ; 427  |} speed_type;
                             3163 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                             3164 ; 429  |
                             3165 ; 430  |
                             3166 ; 431  |
                             3167 ; 432  |
                             3168 ; 433  |
                             3169 ; 434  |
                             3170 ; 435  |
                             3171 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                             3172 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                             3173 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                             3174 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                             3175 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                             3176 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                             3177 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                             3178 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                             3179 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                             3180 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                             3181 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                             3182 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                             3183 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                             3184 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                             3185 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                             3186 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                             3187 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                             3188 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                             3189 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                             3190 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                             3191 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                             3192 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                             3193 ; 458  |
                             3194 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                             3195 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                             3196 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                             3197 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                             3198 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                             3199 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                             3200 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3201 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                             3202 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                             3203 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                             3204 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                             3205 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                             3206 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
                             3207 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                             3208 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                             3209 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                             3210 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                             3211 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                             3212 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                             3213 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                             3214 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                             3215 ; 480  |
                             3216 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
                             3217 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
                             3218 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                             3219 ; 484  |
                             3220 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                             3221 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                             3222 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                             3223 ; 488  |
                             3224 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
                             3225 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                             3226 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                             3227 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                             3228 ; 493  |
                             3229 ; 494  |typedef union               
                             3230 ; 495  |{
                             3231 ; 496  |    struct {
                             3232 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                             3233 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                             3234 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                             3235 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                             3236 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                             3237 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                             3238 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                             3239 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                             3240 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                             3241 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                             3242 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                             3243 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                             3244 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                             3245 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                             3246 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                             3247 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                             3248 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                             3249 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                             3250 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                             3251 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                             3252 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                             3253 ; 518  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3254 ; 519  |    unsigned int I;
                             3255 ; 520  |} usb_dcdctbr_type;
                             3256 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
                             3257 ; 522  |
                             3258 ; 523  |
                             3259 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                             3260 ; 525  |
                             3261 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                             3262 ; 527  |
                             3263 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                             3264 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                             3265 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                             3266 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                             3267 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                             3268 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                             3269 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                             3270 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                             3271 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                             3272 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                             3273 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                             3274 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                             3275 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                             3276 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                             3277 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                             3278 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                             3279 ; 544  |
                             3280 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                             3281 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                             3282 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                             3283 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                             3284 ; 549  |
                             3285 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                             3286 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                             3287 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                             3288 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                             3289 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                             3290 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                             3291 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                             3292 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                             3293 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                             3294 ; 559  |
                             3295 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                             3296 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                             3297 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                             3298 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                             3299 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                             3300 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                             3301 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                             3302 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                             3303 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                             3304 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3305 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                             3306 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                             3307 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
                             3308 ; 573  |
                             3309 ; 574  |
                             3310 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                             3311 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                             3312 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                             3313 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                             3314 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                             3315 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
                             3316 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
                             3317 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                             3318 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
                             3319 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                             3320 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                             3321 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
                             3322 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                             3323 ; 588  |
                             3324 ; 589  |typedef union               
                             3325 ; 590  |{
                             3326 ; 591  |    struct {
                             3327 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                             3328 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                             3329 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                             3330 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                             3331 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                             3332 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                             3333 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                             3334 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                             3335 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                             3336 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                             3337 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                             3338 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                             3339 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                             3340 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                             3341 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                             3342 ; 607  |    } B;
                             3343 ; 608  |    unsigned int I;
                             3344 ; 609  |} usb_pwr_charge_type;
                             3345 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                             3346 ; 611  |
                             3347 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                             3348 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                             3349 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                             3350 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3351 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                             3352 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                             3353 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                             3354 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                             3355 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                             3356 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
                             3357 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                             3358 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                             3359 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                             3360 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                             3361 ; 626  |
                             3362 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                             3363 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                             3364 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                             3365 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                             3366 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                             3367 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                             3368 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                             3369 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                             3370 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                             3371 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                             3372 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                             3373 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                             3374 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                             3375 ; 640  |
                             3376 ; 641  |typedef union               
                             3377 ; 642  |{
                             3378 ; 643  |    struct {       
                             3379 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                             3380 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                             3381 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                             3382 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                             3383 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                             3384 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                             3385 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                             3386 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                             3387 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                             3388 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                             3389 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                             3390 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                             3391 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                             3392 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                             3393 ; 658  |    } B;
                             3394 ; 659  |    int I;
                             3395 ; 660  |} usb_dcdcpersist_type;
                             3396 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                             3397 ; 662  |
                             3398 ; 663  |
                             3399 ; 664  |
                             3400 ; 665  |#endif
                             3401 ; 666  |
                             3402 ; 667  |
                             3403 ; 668  |
                             3404 
                             3406 
                             3407 ; 21   |#include "regsemc.h"
                             3408 
                             3410 
                             3411 ; 1    |#if !(defined(__REGS_EMC_INC))
                             3412 ; 2    |#define __REGS_EMC_INC 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3413 ; 3    |
                             3414 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             3415 ; 5    |//   Module base addresses
                             3416 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             3417 ; 7    |#define HW_EMC_BASEADDR 0xF000
                             3418 ; 8    |
                             3419 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                             3420 ; 10   |//  EMC Registers
                             3421 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                             3422 ; 12   |
                             3423 ; 13   |
                             3424 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                             3425 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                             3426 ; 16   |
                             3427 ; 17   |typedef union               /*Flash Control Register*/
                             3428 ; 18   |{
                             3429 ; 19   |    struct
                             3430 ; 20   |    {
                             3431 ; 21   |    int KICK        :1;
                             3432 ; 22   |    int RW          :1;
                             3433 ; 23   |    int TCIE        :1;
                             3434 ; 24   |    int IRQP        :1;
                             3435 ; 25   |    unsigned MMD    :2;
                             3436 ; 26   |    unsigned NB     :11;
                             3437 ; 27   |    unsigned RSVD   :4;
                             3438 ; 28   |    int SRST        :1;
                             3439 ; 29   |    } B;
                             3440 ; 30   |    int I;
                             3441 ; 31   |} flcr_type;
                             3442 ; 32   |
                             3443 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                             3444 ; 34   |#define HW_FLCR_RW_BITPOS 1
                             3445 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                             3446 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                             3447 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                             3448 ; 38   |#define HW_FLCR_NB_BITPOS 6
                             3449 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                             3450 ; 40   |
                             3451 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                             3452 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                             3453 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                             3454 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                             3455 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                             3456 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                             3457 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                             3458 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                             3459 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                             3460 ; 50   |
                             3461 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                             3462 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                             3463 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                             3464 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                             3465 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                             3466 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                             3467 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                             3468 ; 58   |
                             3469 ; 59   |
                             3470 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                             3471 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                             3472 ; 62   |
                             3473 ; 63   |typedef union           /* Flash Start Address Low*/
                             3474 ; 64   |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3475 ; 65   |    struct
                             3476 ; 66   |    {
                             3477 ; 67   |    unsigned XA     : 24;
                             3478 ; 68   |    } B;
                             3479 ; 69   |    int I;
                             3480 ; 70   |} flsalr_type;
                             3481 ; 71   |
                             3482 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                             3483 ; 73   |
                             3484 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                             3485 ; 75   |
                             3486 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                             3487 ; 77   |
                             3488 ; 78   |
                             3489 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                             3490 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                             3491 ; 81   |
                             3492 ; 82   |typedef union           /* Flash Start Address High*/
                             3493 ; 83   |{
                             3494 ; 84   |    struct
                             3495 ; 85   |    {
                             3496 ; 86   |    unsigned XA     :8;
                             3497 ; 87   |    unsigned DA     :16;
                             3498 ; 88   |    } B;
                             3499 ; 89   |    int I;
                             3500 ; 90   |} flsahr_type;
                             3501 ; 91   |
                             3502 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                             3503 ; 93   |
                             3504 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                             3505 ; 95   |
                             3506 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                             3507 ; 97   |
                             3508 ; 98   |
                             3509 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                             3510 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                             3511 ; 101  |
                             3512 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                             3513 ; 103  |{
                             3514 ; 104  |    struct
                             3515 ; 105  |    {
                             3516 ; 106  |        int WP          :1;
                             3517 ; 107  |        int CDP         :1;
                             3518 ; 108  |        unsigned SM     :2;
                             3519 ; 109  |        int XATTR       :1;
                             3520 ; 110  |        int CRST        :1;
                             3521 ; 111  |        int XWT         :1;
                             3522 ; 112  |        int RI          :1;
                             3523 ; 113  |        int IFCE        :1;
                             3524 ; 114  |        int ISCE        :1;
                             3525 ; 115  |        int INCE        :1;
                             3526 ; 116  |        int IFCS        :1;
                             3527 ; 117  |        int ISCS        :1;
                             3528 ; 118  |        int INCS        :1;
                             3529 ; 119  |        unsigned CFAI   :2;
                             3530 ; 120  |        int XDDI        :1;
                             3531 ; 121  |        unsigned CS     :2;
                             3532 ; 122  |        int CRE         :1;
                             3533 ; 123  |        unsigned VS     :2;
                             3534 ; 124  |        int DASP        :1;
                             3535 ; 125  |        int MODE16      :1; 
                             3536 ; 126  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3537 ; 127  |    int I;
                             3538 ; 128  |} flcfcr_type;
                             3539 ; 129  |
                             3540 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                             3541 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                             3542 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
                             3543 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                             3544 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                             3545 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                             3546 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                             3547 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                             3548 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                             3549 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                             3550 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                             3551 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                             3552 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                             3553 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                             3554 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                             3555 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                             3556 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                             3557 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                             3558 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                             3559 ; 149  |
                             3560 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                             3561 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                             3562 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                             3563 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                             3564 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                             3565 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                             3566 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                             3567 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                             3568 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                             3569 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                             3570 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                             3571 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                             3572 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                             3573 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                             3574 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                             3575 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                             3576 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                             3577 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                             3578 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                             3579 ; 169  |
                             3580 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                             3581 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                             3582 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                             3583 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                             3584 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                             3585 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                             3586 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                             3587 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                             3588 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                             3589 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                             3590 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                             3591 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                             3592 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                             3593 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                             3594 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                             3595 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                             3596 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                             3597 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                             3598 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3599 ; 189  |
                             3600 ; 190  |
                             3601 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                             3602 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                             3603 ; 193  |
                             3604 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
                             3605 ; 195  |{
                             3606 ; 196  |    struct
                             3607 ; 197  |    {
                             3608 ; 198  |        unsigned TRWSU  :5;
                             3609 ; 199  |        unsigned TRPW   :7;
                             3610 ; 200  |        unsigned TWPW   :7;
                             3611 ; 201  |        unsigned TRWH   :5;
                             3612 ; 202  |    } B;
                             3613 ; 203  |    int I;
                             3614 ; 204  |} flcftmr1r_type;
                             3615 ; 205  |
                             3616 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                             3617 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                             3618 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                             3619 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                             3620 ; 210  |
                             3621 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                             3622 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                             3623 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                             3624 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                             3625 ; 215  |
                             3626 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                             3627 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                             3628 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                             3629 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                             3630 ; 220  |
                             3631 ; 221  |
                             3632 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                             3633 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                             3634 ; 224  |
                             3635 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                             3636 ; 226  |{
                             3637 ; 227  |    struct
                             3638 ; 228  |    {
                             3639 ; 229  |        unsigned TWW    :4;
                             3640 ; 230  |        unsigned TWTO   :10;
                             3641 ; 231  |        unsigned THW    :5; 
                             3642 ; 232  |        unsigned TRAQ   :5;
                             3643 ; 233  |    } B;
                             3644 ; 234  |    int I;
                             3645 ; 235  |} flcftmr2r_type;
                             3646 ; 236  |
                             3647 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                             3648 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                             3649 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                             3650 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                             3651 ; 241  |
                             3652 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                             3653 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                             3654 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                             3655 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                             3656 ; 246  |
                             3657 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                             3658 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                             3659 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                             3660 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3661 ; 251  |
                             3662 ; 252  |
                             3663 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                             3664 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                             3665 ; 255  |
                             3666 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
                             3667 ; 257  |{
                             3668 ; 258  |    struct
                             3669 ; 259  |    {
                             3670 ; 260  |        unsigned CS     :2;
                             3671 ; 261  |        int SE          :1;
                             3672 ; 262  |        int WP          :1;
                             3673 ; 263  |        int SIZE        :1;
                             3674 ; 264  |        int ICMD        :8;
                             3675 ; 265  |        int TOIE        :1;
                             3676 ; 266  |        int BPIE        :1;
                             3677 ; 267  |        int TOIRQ       :1;
                             3678 ; 268  |        int BPIRQ       :1;
                             3679 ; 269  |    } B;
                             3680 ; 270  |    int I;
                             3681 ; 271  |} flsmcr_type;
                             3682 ; 272  |
                             3683 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                             3684 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                             3685 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                             3686 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                             3687 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                             3688 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                             3689 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                             3690 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                             3691 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                             3692 ; 282  |
                             3693 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                             3694 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                             3695 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                             3696 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                             3697 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                             3698 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                             3699 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                             3700 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                             3701 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                             3702 ; 292  |
                             3703 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                             3704 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                             3705 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                             3706 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                             3707 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                             3708 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                             3709 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                             3710 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                             3711 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                             3712 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                             3713 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                             3714 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                             3715 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                             3716 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                             3717 ; 307  |
                             3718 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                             3719 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                             3720 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                             3721 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                             3722 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3723 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                             3724 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                             3725 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                             3726 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                             3727 ; 317  |
                             3728 ; 318  |
                             3729 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                             3730 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                             3731 ; 321  |
                             3732 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                             3733 ; 323  |{
                             3734 ; 324  |    struct
                             3735 ; 325  |    {
                             3736 ; 326  |        unsigned TRWSU  :5;
                             3737 ; 327  |        unsigned TRPW   :6;
                             3738 ; 328  |        unsigned TWPW   :6;
                             3739 ; 329  |        unsigned TRWH   :5;
                             3740 ; 330  |    } B;
                             3741 ; 331  |    int I;
                             3742 ; 332  |} flsmtmr1r_type;
                             3743 ; 333  |
                             3744 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                             3745 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                             3746 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                             3747 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                             3748 ; 338  |
                             3749 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                             3750 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                             3751 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                             3752 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                             3753 ; 343  |
                             3754 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                             3755 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                             3756 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                             3757 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                             3758 ; 348  |
                             3759 ; 349  |
                             3760 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                             3761 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                             3762 ; 352  |
                             3763 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                             3764 ; 354  |{
                             3765 ; 355  |    struct
                             3766 ; 356  |    {
                             3767 ; 357  |        unsigned TWT    :6;
                             3768 ; 358  |        unsigned TWTO   :18;
                             3769 ; 359  |    } B;
                             3770 ; 360  |    int I;
                             3771 ; 361  |} flsmtmr2r_type;
                             3772 ; 362  |
                             3773 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                             3774 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                             3775 ; 365  |
                             3776 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                             3777 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                             3778 ; 368  |
                             3779 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                             3780 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                             3781 ; 371  |
                             3782 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                             3783 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                             3784 ; 374  |typedef union 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3785 ; 375  |{
                             3786 ; 376  |  struct
                             3787 ; 377  |  {
                             3788 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                             3789 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
                             3790 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                             3791 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                             3792 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                             3793 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                             3794 ; 384  |    int PAD0          :17;    
                             3795 ; 385  |  } B;
                             3796 ; 386  |  int I;
                             3797 ; 387  |} flcr2_type;
                             3798 ; 388  |
                             3799 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                             3800 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                             3801 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                             3802 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                             3803 ; 393  |
                             3804 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                             3805 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                             3806 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                             3807 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                             3808 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                             3809 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                             3810 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                             3811 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
                             3812 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                             3813 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                             3814 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                             3815 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                             3816 ; 406  |
                             3817 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             3818 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             3819 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             3820 ; 410  |
                             3821 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                             3822 ; 412  |
                             3823 ; 413  |#endif
                             3824 ; 414  |
                             3825 
                             3827 
                             3828 ; 22   |#include "regsgpio.h"
                             3829 
                             3831 
                             3832 ; 1    |#if !(defined(__REGS_GPIO_INC))
                             3833 ; 2    |#define __REGS_GPIO_INC 1
                             3834 ; 3    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3835 ; 4    |#include "types.h"
                             3836 
                             3838 
                             3839 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             3840 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             3841 ; 3    |//
                             3842 ; 4    |// Filename: types.h
                             3843 ; 5    |// Description: Standard data types
                             3844 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             3845 ; 7    |
                             3846 ; 8    |#ifndef _TYPES_H
                             3847 ; 9    |#define _TYPES_H
                             3848 ; 10   |
                             3849 ; 11   |// TODO:  move this outta here!
                             3850 ; 12   |#if !defined(NOERROR)
                             3851 ; 13   |#define NOERROR 0
                             3852 ; 14   |#define SUCCESS 0
                             3853 ; 15   |#endif 
                             3854 ; 16   |#if !defined(SUCCESS)
                             3855 ; 17   |#define SUCCESS  0
                             3856 ; 18   |#endif
                             3857 ; 19   |#if !defined(ERROR)
                             3858 ; 20   |#define ERROR   -1
                             3859 ; 21   |#endif
                             3860 ; 22   |#if !defined(FALSE)
                             3861 ; 23   |#define FALSE 0
                             3862 ; 24   |#endif
                             3863 ; 25   |#if !defined(TRUE)
                             3864 ; 26   |#define TRUE  1
                             3865 ; 27   |#endif
                             3866 ; 28   |
                             3867 ; 29   |#if !defined(NULL)
                             3868 ; 30   |#define NULL 0
                             3869 ; 31   |#endif
                             3870 ; 32   |
                             3871 ; 33   |#define MAX_INT     0x7FFFFF
                             3872 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             3873 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             3874 ; 36   |#define MAX_ULONG   (-1) 
                             3875 ; 37   |
                             3876 ; 38   |#define WORD_SIZE   24              // word size in bits
                             3877 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             3878 ; 40   |
                             3879 ; 41   |
                             3880 ; 42   |#define BYTE    unsigned char       // btVarName
                             3881 ; 43   |#define CHAR    signed char         // cVarName
                             3882 ; 44   |#define USHORT  unsigned short      // usVarName
                             3883 ; 45   |#define SHORT   unsigned short      // sVarName
                             3884 ; 46   |#define WORD    unsigned int        // wVarName
                             3885 ; 47   |#define INT     signed int          // iVarName
                             3886 ; 48   |#define DWORD   unsigned long       // dwVarName
                             3887 ; 49   |#define LONG    signed long         // lVarName
                             3888 ; 50   |#define BOOL    unsigned int        // bVarName
                             3889 ; 51   |#define FRACT   _fract              // frVarName
                             3890 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             3891 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             3892 ; 54   |#define FLOAT   float               // fVarName
                             3893 ; 55   |#define DBL     double              // dVarName
                             3894 ; 56   |#define ENUM    enum                // eVarName
                             3895 ; 57   |#define CMX     _complex            // cmxVarName
                             3896 ; 58   |typedef WORD UCS3;                   // 
                             3897 ; 59   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3898 ; 60   |#define UINT16  unsigned short
                             3899 ; 61   |#define UINT8   unsigned char   
                             3900 ; 62   |#define UINT32  unsigned long
                             3901 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3902 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3903 ; 65   |#define WCHAR   UINT16
                             3904 ; 66   |
                             3905 ; 67   |//UINT128 is 16 bytes or 6 words
                             3906 ; 68   |typedef struct UINT128_3500 {   
                             3907 ; 69   |    int val[6];     
                             3908 ; 70   |} UINT128_3500;
                             3909 ; 71   |
                             3910 ; 72   |#define UINT128   UINT128_3500
                             3911 ; 73   |
                             3912 ; 74   |// Little endian word packed byte strings:   
                             3913 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3914 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3915 ; 77   |// Little endian word packed byte strings:   
                             3916 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3917 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3918 ; 80   |
                             3919 ; 81   |// Declare Memory Spaces To Use When Coding
                             3920 ; 82   |// A. Sector Buffers
                             3921 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             3922 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             3923 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             3924 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             3925 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             3926 ; 88   |// B. Media DDI Memory
                             3927 ; 89   |#define MEDIA_DDI_MEM _Y
                             3928 ; 90   |
                             3929 ; 91   |
                             3930 ; 92   |
                             3931 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             3932 ; 94   |// Examples of circular pointers:
                             3933 ; 95   |//    INT CIRC cpiVarName
                             3934 ; 96   |//    DWORD CIRC cpdwVarName
                             3935 ; 97   |
                             3936 ; 98   |#define RETCODE INT                 // rcVarName
                             3937 ; 99   |
                             3938 ; 100  |// generic bitfield structure
                             3939 ; 101  |struct Bitfield {
                             3940 ; 102  |    unsigned int B0  :1;
                             3941 ; 103  |    unsigned int B1  :1;
                             3942 ; 104  |    unsigned int B2  :1;
                             3943 ; 105  |    unsigned int B3  :1;
                             3944 ; 106  |    unsigned int B4  :1;
                             3945 ; 107  |    unsigned int B5  :1;
                             3946 ; 108  |    unsigned int B6  :1;
                             3947 ; 109  |    unsigned int B7  :1;
                             3948 ; 110  |    unsigned int B8  :1;
                             3949 ; 111  |    unsigned int B9  :1;
                             3950 ; 112  |    unsigned int B10 :1;
                             3951 ; 113  |    unsigned int B11 :1;
                             3952 ; 114  |    unsigned int B12 :1;
                             3953 ; 115  |    unsigned int B13 :1;
                             3954 ; 116  |    unsigned int B14 :1;
                             3955 ; 117  |    unsigned int B15 :1;
                             3956 ; 118  |    unsigned int B16 :1;
                             3957 ; 119  |    unsigned int B17 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3958 ; 120  |    unsigned int B18 :1;
                             3959 ; 121  |    unsigned int B19 :1;
                             3960 ; 122  |    unsigned int B20 :1;
                             3961 ; 123  |    unsigned int B21 :1;
                             3962 ; 124  |    unsigned int B22 :1;
                             3963 ; 125  |    unsigned int B23 :1;
                             3964 ; 126  |};
                             3965 ; 127  |
                             3966 ; 128  |union BitInt {
                             3967 ; 129  |        struct Bitfield B;
                             3968 ; 130  |        int        I;
                             3969 ; 131  |};
                             3970 ; 132  |
                             3971 ; 133  |#define MAX_MSG_LENGTH 10
                             3972 ; 134  |struct CMessage
                             3973 ; 135  |{
                             3974 ; 136  |        unsigned int m_uLength;
                             3975 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             3976 ; 138  |};
                             3977 ; 139  |
                             3978 ; 140  |typedef struct {
                             3979 ; 141  |    WORD m_wLength;
                             3980 ; 142  |    WORD m_wMessage;
                             3981 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             3982 ; 144  |} Message;
                             3983 ; 145  |
                             3984 ; 146  |struct MessageQueueDescriptor
                             3985 ; 147  |{
                             3986 ; 148  |        int *m_pBase;
                             3987 ; 149  |        int m_iModulo;
                             3988 ; 150  |        int m_iSize;
                             3989 ; 151  |        int *m_pHead;
                             3990 ; 152  |        int *m_pTail;
                             3991 ; 153  |};
                             3992 ; 154  |
                             3993 ; 155  |struct ModuleEntry
                             3994 ; 156  |{
                             3995 ; 157  |    int m_iSignaledEventMask;
                             3996 ; 158  |    int m_iWaitEventMask;
                             3997 ; 159  |    int m_iResourceOfCode;
                             3998 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             3999 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4000 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4001 ; 163  |    int m_uTimeOutHigh;
                             4002 ; 164  |    int m_uTimeOutLow;
                             4003 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4004 ; 166  |};
                             4005 ; 167  |
                             4006 ; 168  |union WaitMask{
                             4007 ; 169  |    struct B{
                             4008 ; 170  |        unsigned int m_bNone     :1;
                             4009 ; 171  |        unsigned int m_bMessage  :1;
                             4010 ; 172  |        unsigned int m_bTimer    :1;
                             4011 ; 173  |        unsigned int m_bButton   :1;
                             4012 ; 174  |    } B;
                             4013 ; 175  |    int I;
                             4014 ; 176  |} ;
                             4015 ; 177  |
                             4016 ; 178  |
                             4017 ; 179  |struct Button {
                             4018 ; 180  |        WORD wButtonEvent;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4019 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4020 ; 182  |};
                             4021 ; 183  |
                             4022 ; 184  |struct Message {
                             4023 ; 185  |        WORD wMsgLength;
                             4024 ; 186  |        WORD wMsgCommand;
                             4025 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4026 ; 188  |};
                             4027 ; 189  |
                             4028 ; 190  |union EventTypes {
                             4029 ; 191  |        struct CMessage msg;
                             4030 ; 192  |        struct Button Button ;
                             4031 ; 193  |        struct Message Message;
                             4032 ; 194  |};
                             4033 ; 195  |
                             4034 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4035 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4036 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4037 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4038 ; 200  |
                             4039 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4040 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4041 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4042 ; 204  |
                             4043 ; 205  |#if DEBUG
                             4044 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4045 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4046 ; 208  |#else 
                             4047 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4048 ; 210  |#define DebugBuildAssert(x)    
                             4049 ; 211  |#endif
                             4050 ; 212  |
                             4051 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4052 ; 214  |//  #pragma asm
                             4053 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4054 ; 216  |//  #pragma endasm
                             4055 ; 217  |
                             4056 ; 218  |
                             4057 ; 219  |#ifdef COLOR_262K
                             4058 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4059 ; 221  |#elif defined(COLOR_65K)
                             4060 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4061 ; 223  |#else
                             4062 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4063 ; 225  |#endif
                             4064 ; 226  |    
                             4065 ; 227  |#endif // #ifndef _TYPES_H
                             4066 
                             4068 
                             4069 ; 5    |
                             4070 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             4071 ; 7    |//  Interrupt Collector Registers
                             4072 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                             4073 ; 9    |
                             4074 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                             4075 ; 11   |
                             4076 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                             4077 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4078 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                             4079 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                             4080 ; 16   |
                             4081 ; 17   |#define HW_GPB0_BLOCKNUM 0
                             4082 ; 18   |#define HW_GPB1_BLOCKNUM 1
                             4083 ; 19   |#define HW_GPB2_BLOCKNUM 2
                             4084 ; 20   |#define HW_GPB3_BLOCKNUM 3
                             4085 ; 21   |
                             4086 ; 22   |#define HW_GPB_GPENR 0
                             4087 ; 23   |#define HW_GPB_GPDOR 1
                             4088 ; 24   |#define HW_GPB_GPDIR 2
                             4089 ; 25   |#define HW_GPB_GPDOER 3
                             4090 ; 26   |#define HW_GPB_GPIPENR 4
                             4091 ; 27   |#define HW_GPB_GPIENR 5
                             4092 ; 28   |#define HW_GPB_GPILVLR 6
                             4093 ; 29   |#define HW_GPB_GPIPOLR 7
                             4094 ; 30   |#define HW_GPB_GPISTATR 8
                             4095 ; 31   |#define HW_GPB_GPPWR 9
                             4096 ; 32   |#define HW_GPB_GP8MA 10
                             4097 ; 33   |
                             4098 ; 34   |
                             4099 ; 35   |
                             4100 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             4101 ; 37   |//  GPIO Register Bit Positions
                             4102 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                             4103 ; 39   |{
                             4104 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                             4105 ; 41   |    unsigned int I;
                             4106 ; 42   |    unsigned int U;
                             4107 ; 43   |} gpr_type;
                             4108 ; 44   |
                             4109 ; 45   |#define HW_GP_B0_BITPOS 0
                             4110 ; 46   |#define HW_GP_B1_BITPOS 1
                             4111 ; 47   |#define HW_GP_B2_BITPOS 2
                             4112 ; 48   |#define HW_GP_B3_BITPOS 3
                             4113 ; 49   |#define HW_GP_B4_BITPOS 4
                             4114 ; 50   |#define HW_GP_B5_BITPOS 5
                             4115 ; 51   |#define HW_GP_B6_BITPOS 6
                             4116 ; 52   |#define HW_GP_B7_BITPOS 7
                             4117 ; 53   |#define HW_GP_B8_BITPOS 8
                             4118 ; 54   |#define HW_GP_B9_BITPOS 9
                             4119 ; 55   |#define HW_GP_B10_BITPOS 10
                             4120 ; 56   |#define HW_GP_B11_BITPOS 11
                             4121 ; 57   |#define HW_GP_B12_BITPOS 12
                             4122 ; 58   |#define HW_GP_B13_BITPOS 13
                             4123 ; 59   |#define HW_GP_B14_BITPOS 14
                             4124 ; 60   |#define HW_GP_B15_BITPOS 15
                             4125 ; 61   |#define HW_GP_B16_BITPOS 16
                             4126 ; 62   |#define HW_GP_B17_BITPOS 17
                             4127 ; 63   |#define HW_GP_B18_BITPOS 18
                             4128 ; 64   |#define HW_GP_B19_BITPOS 19
                             4129 ; 65   |#define HW_GP_B20_BITPOS 20
                             4130 ; 66   |#define HW_GP_B21_BITPOS 21
                             4131 ; 67   |#define HW_GP_B22_BITPOS 22
                             4132 ; 68   |#define HW_GP_B23_BITPOS 23
                             4133 ; 69   |
                             4134 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                             4135 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                             4136 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                             4137 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                             4138 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                             4139 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4140 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                             4141 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                             4142 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                             4143 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                             4144 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                             4145 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                             4146 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                             4147 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                             4148 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                             4149 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                             4150 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                             4151 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                             4152 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                             4153 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                             4154 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                             4155 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                             4156 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                             4157 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                             4158 ; 94   |
                             4159 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                             4160 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                             4161 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                             4162 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                             4163 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                             4164 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                             4165 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                             4166 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                             4167 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                             4168 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                             4169 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                             4170 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                             4171 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                             4172 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                             4173 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                             4174 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                             4175 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                             4176 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                             4177 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                             4178 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                             4179 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                             4180 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                             4181 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                             4182 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                             4183 ; 119  |
                             4184 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             4185 ; 121  |//  GPIO 8mA Register Bit Positions
                             4186 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                             4187 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                             4188 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                             4189 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                             4190 ; 126  |
                             4191 ; 127  |
                             4192 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                             4193 ; 129  |//  Logical GPIO numbers
                             4194 ; 130  |#define HW_GPIO_000 0
                             4195 ; 131  |#define HW_GPIO_001 1
                             4196 ; 132  |#define HW_GPIO_002 2
                             4197 ; 133  |#define HW_GPIO_003 3
                             4198 ; 134  |#define HW_GPIO_004 4
                             4199 ; 135  |#define HW_GPIO_005 5
                             4200 ; 136  |#define HW_GPIO_006 6
                             4201 ; 137  |#define HW_GPIO_007 7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4202 ; 138  |#define HW_GPIO_008 8
                             4203 ; 139  |#define HW_GPIO_009 9
                             4204 ; 140  |#define HW_GPIO_010 10
                             4205 ; 141  |#define HW_GPIO_011 11
                             4206 ; 142  |#define HW_GPIO_012 12
                             4207 ; 143  |#define HW_GPIO_013 13
                             4208 ; 144  |#define HW_GPIO_014 14
                             4209 ; 145  |#define HW_GPIO_015 15
                             4210 ; 146  |#define HW_GPIO_016 16
                             4211 ; 147  |#define HW_GPIO_017 17
                             4212 ; 148  |#define HW_GPIO_018 18
                             4213 ; 149  |#define HW_GPIO_019 19
                             4214 ; 150  |#define HW_GPIO_020 20
                             4215 ; 151  |#define HW_GPIO_021 21
                             4216 ; 152  |#define HW_GPIO_022 22
                             4217 ; 153  |#define HW_GPIO_023 23
                             4218 ; 154  |#define HW_GPIO_024 24
                             4219 ; 155  |#define HW_GPIO_025 25
                             4220 ; 156  |#define HW_GPIO_026 26
                             4221 ; 157  |#define HW_GPIO_027 27
                             4222 ; 158  |#define HW_GPIO_028 28
                             4223 ; 159  |#define HW_GPIO_029 29
                             4224 ; 160  |#define HW_GPIO_030 30
                             4225 ; 161  |#define HW_GPIO_031 31
                             4226 ; 162  |#define HW_GPIO_032 32
                             4227 ; 163  |#define HW_GPIO_033 33
                             4228 ; 164  |#define HW_GPIO_034 34
                             4229 ; 165  |#define HW_GPIO_035 35
                             4230 ; 166  |#define HW_GPIO_036 36
                             4231 ; 167  |#define HW_GPIO_037 37
                             4232 ; 168  |#define HW_GPIO_038 38
                             4233 ; 169  |#define HW_GPIO_039 39
                             4234 ; 170  |#define HW_GPIO_040 40
                             4235 ; 171  |#define HW_GPIO_041 41
                             4236 ; 172  |#define HW_GPIO_042 42
                             4237 ; 173  |#define HW_GPIO_043 43
                             4238 ; 174  |#define HW_GPIO_044 44
                             4239 ; 175  |#define HW_GPIO_045 45
                             4240 ; 176  |#define HW_GPIO_046 46
                             4241 ; 177  |#define HW_GPIO_047 47
                             4242 ; 178  |#define HW_GPIO_048 48
                             4243 ; 179  |#define HW_GPIO_049 49
                             4244 ; 180  |#define HW_GPIO_050 50
                             4245 ; 181  |#define HW_GPIO_051 51
                             4246 ; 182  |#define HW_GPIO_052 52
                             4247 ; 183  |#define HW_GPIO_053 53
                             4248 ; 184  |#define HW_GPIO_054 54
                             4249 ; 185  |#define HW_GPIO_055 55
                             4250 ; 186  |#define HW_GPIO_056 56
                             4251 ; 187  |#define HW_GPIO_057 57
                             4252 ; 188  |#define HW_GPIO_058 58
                             4253 ; 189  |#define HW_GPIO_059 59
                             4254 ; 190  |#define HW_GPIO_060 60
                             4255 ; 191  |#define HW_GPIO_061 61
                             4256 ; 192  |#define HW_GPIO_062 62
                             4257 ; 193  |#define HW_GPIO_063 63
                             4258 ; 194  |#define HW_GPIO_064 64
                             4259 ; 195  |#define HW_GPIO_065 65
                             4260 ; 196  |#define HW_GPIO_066 66
                             4261 ; 197  |#define HW_GPIO_067 67
                             4262 ; 198  |#define HW_GPIO_068 68
                             4263 ; 199  |#define HW_GPIO_069 69
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4264 ; 200  |#define HW_GPIO_070 70
                             4265 ; 201  |#define HW_GPIO_071 71
                             4266 ; 202  |#define HW_GPIO_072 72
                             4267 ; 203  |#define HW_GPIO_073 73
                             4268 ; 204  |#define HW_GPIO_074 74
                             4269 ; 205  |#define HW_GPIO_075 75
                             4270 ; 206  |#define HW_GPIO_076 76
                             4271 ; 207  |#define HW_GPIO_077 77
                             4272 ; 208  |#define HW_GPIO_078 78
                             4273 ; 209  |#define HW_GPIO_079 79
                             4274 ; 210  |#define HW_GPIO_080 80
                             4275 ; 211  |#define HW_GPIO_081 81
                             4276 ; 212  |#define HW_GPIO_082 82
                             4277 ; 213  |#define HW_GPIO_083 83
                             4278 ; 214  |#define HW_GPIO_084 84
                             4279 ; 215  |#define HW_GPIO_085 85
                             4280 ; 216  |#define HW_GPIO_086 86
                             4281 ; 217  |#define HW_GPIO_087 87
                             4282 ; 218  |#define HW_GPIO_088 88
                             4283 ; 219  |#define HW_GPIO_089 89
                             4284 ; 220  |#define HW_GPIO_090 90
                             4285 ; 221  |#define HW_GPIO_091 91
                             4286 ; 222  |#define HW_GPIO_092 92
                             4287 ; 223  |#define HW_GPIO_093 93
                             4288 ; 224  |#define HW_GPIO_094 94
                             4289 ; 225  |#define HW_GPIO_095 95
                             4290 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                             4291 ; 227  |
                             4292 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                             4293 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                             4294 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                             4295 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                             4296 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                             4297 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                             4298 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                             4299 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                             4300 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                             4301 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             4302 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                             4303 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                             4304 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                             4305 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                             4306 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                             4307 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                             4308 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4309 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                             4310 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                             4311 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                             4312 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             4313 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                             4314 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             4315 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             4316 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             4317 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             4318 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             4319 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             4320 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             4321 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             4322 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             4323 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             4324 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                             4325 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             4326 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             4327 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             4328 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             4329 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             4330 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             4331 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             4332 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             4333 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             4334 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             4335 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                             4336 ; 272  |
                             4337 ; 273  |#endif
                             4338 ; 274  |
                             4339 
                             4341 
                             4342 ; 23   |#include "regsi2c.h"
                             4343 
                             4345 
                             4346 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             4347 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             4348 ; 3    |// Filename: regsI2C.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4349 ; 4    |// Description: Register definitions for GPFLASH interface
                             4350 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             4351 ; 6    |// The following naming conventions are followed in this file.
                             4352 ; 7    |// All registers are named using the format...
                             4353 ; 8    |//     HW_<module>_<regname>
                             4354 ; 9    |// where <module> is the module name which can be any of the following...
                             4355 ; 10   |//     USB20
                             4356 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             4357 ; 12   |// module name includes a number starting from 0 for the first instance of
                             4358 ; 13   |// that module)
                             4359 ; 14   |// <regname> is the specific register within that module
                             4360 ; 15   |// We also define the following...
                             4361 ; 16   |//     HW_<module>_<regname>_BITPOS
                             4362 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             4363 ; 18   |//     HW_<module>_<regname>_SETMASK
                             4364 ; 19   |// which does something else, and
                             4365 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             4366 ; 21   |// which does something else.
                             4367 ; 22   |// Other rules
                             4368 ; 23   |//     All caps
                             4369 ; 24   |//     Numeric identifiers start at 0
                             4370 ; 25   |#if !(defined(regsi2cinc))
                             4371 ; 26   |#define regsi2cinc 1
                             4372 ; 27   |
                             4373 ; 28   |#include "types.h"
                             4374 
                             4376 
                             4377 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4378 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4379 ; 3    |//
                             4380 ; 4    |// Filename: types.h
                             4381 ; 5    |// Description: Standard data types
                             4382 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4383 ; 7    |
                             4384 ; 8    |#ifndef _TYPES_H
                             4385 ; 9    |#define _TYPES_H
                             4386 ; 10   |
                             4387 ; 11   |// TODO:  move this outta here!
                             4388 ; 12   |#if !defined(NOERROR)
                             4389 ; 13   |#define NOERROR 0
                             4390 ; 14   |#define SUCCESS 0
                             4391 ; 15   |#endif 
                             4392 ; 16   |#if !defined(SUCCESS)
                             4393 ; 17   |#define SUCCESS  0
                             4394 ; 18   |#endif
                             4395 ; 19   |#if !defined(ERROR)
                             4396 ; 20   |#define ERROR   -1
                             4397 ; 21   |#endif
                             4398 ; 22   |#if !defined(FALSE)
                             4399 ; 23   |#define FALSE 0
                             4400 ; 24   |#endif
                             4401 ; 25   |#if !defined(TRUE)
                             4402 ; 26   |#define TRUE  1
                             4403 ; 27   |#endif
                             4404 ; 28   |
                             4405 ; 29   |#if !defined(NULL)
                             4406 ; 30   |#define NULL 0
                             4407 ; 31   |#endif
                             4408 ; 32   |
                             4409 ; 33   |#define MAX_INT     0x7FFFFF
                             4410 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4411 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4412 ; 36   |#define MAX_ULONG   (-1) 
                             4413 ; 37   |
                             4414 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4415 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             4416 ; 40   |
                             4417 ; 41   |
                             4418 ; 42   |#define BYTE    unsigned char       // btVarName
                             4419 ; 43   |#define CHAR    signed char         // cVarName
                             4420 ; 44   |#define USHORT  unsigned short      // usVarName
                             4421 ; 45   |#define SHORT   unsigned short      // sVarName
                             4422 ; 46   |#define WORD    unsigned int        // wVarName
                             4423 ; 47   |#define INT     signed int          // iVarName
                             4424 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4425 ; 49   |#define LONG    signed long         // lVarName
                             4426 ; 50   |#define BOOL    unsigned int        // bVarName
                             4427 ; 51   |#define FRACT   _fract              // frVarName
                             4428 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4429 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4430 ; 54   |#define FLOAT   float               // fVarName
                             4431 ; 55   |#define DBL     double              // dVarName
                             4432 ; 56   |#define ENUM    enum                // eVarName
                             4433 ; 57   |#define CMX     _complex            // cmxVarName
                             4434 ; 58   |typedef WORD UCS3;                   // 
                             4435 ; 59   |
                             4436 ; 60   |#define UINT16  unsigned short
                             4437 ; 61   |#define UINT8   unsigned char   
                             4438 ; 62   |#define UINT32  unsigned long
                             4439 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4440 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4441 ; 65   |#define WCHAR   UINT16
                             4442 ; 66   |
                             4443 ; 67   |//UINT128 is 16 bytes or 6 words
                             4444 ; 68   |typedef struct UINT128_3500 {   
                             4445 ; 69   |    int val[6];     
                             4446 ; 70   |} UINT128_3500;
                             4447 ; 71   |
                             4448 ; 72   |#define UINT128   UINT128_3500
                             4449 ; 73   |
                             4450 ; 74   |// Little endian word packed byte strings:   
                             4451 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4452 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4453 ; 77   |// Little endian word packed byte strings:   
                             4454 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4455 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4456 ; 80   |
                             4457 ; 81   |// Declare Memory Spaces To Use When Coding
                             4458 ; 82   |// A. Sector Buffers
                             4459 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4460 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4461 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4462 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4463 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4464 ; 88   |// B. Media DDI Memory
                             4465 ; 89   |#define MEDIA_DDI_MEM _Y
                             4466 ; 90   |
                             4467 ; 91   |
                             4468 ; 92   |
                             4469 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4470 ; 94   |// Examples of circular pointers:
                             4471 ; 95   |//    INT CIRC cpiVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4472 ; 96   |//    DWORD CIRC cpdwVarName
                             4473 ; 97   |
                             4474 ; 98   |#define RETCODE INT                 // rcVarName
                             4475 ; 99   |
                             4476 ; 100  |// generic bitfield structure
                             4477 ; 101  |struct Bitfield {
                             4478 ; 102  |    unsigned int B0  :1;
                             4479 ; 103  |    unsigned int B1  :1;
                             4480 ; 104  |    unsigned int B2  :1;
                             4481 ; 105  |    unsigned int B3  :1;
                             4482 ; 106  |    unsigned int B4  :1;
                             4483 ; 107  |    unsigned int B5  :1;
                             4484 ; 108  |    unsigned int B6  :1;
                             4485 ; 109  |    unsigned int B7  :1;
                             4486 ; 110  |    unsigned int B8  :1;
                             4487 ; 111  |    unsigned int B9  :1;
                             4488 ; 112  |    unsigned int B10 :1;
                             4489 ; 113  |    unsigned int B11 :1;
                             4490 ; 114  |    unsigned int B12 :1;
                             4491 ; 115  |    unsigned int B13 :1;
                             4492 ; 116  |    unsigned int B14 :1;
                             4493 ; 117  |    unsigned int B15 :1;
                             4494 ; 118  |    unsigned int B16 :1;
                             4495 ; 119  |    unsigned int B17 :1;
                             4496 ; 120  |    unsigned int B18 :1;
                             4497 ; 121  |    unsigned int B19 :1;
                             4498 ; 122  |    unsigned int B20 :1;
                             4499 ; 123  |    unsigned int B21 :1;
                             4500 ; 124  |    unsigned int B22 :1;
                             4501 ; 125  |    unsigned int B23 :1;
                             4502 ; 126  |};
                             4503 ; 127  |
                             4504 ; 128  |union BitInt {
                             4505 ; 129  |        struct Bitfield B;
                             4506 ; 130  |        int        I;
                             4507 ; 131  |};
                             4508 ; 132  |
                             4509 ; 133  |#define MAX_MSG_LENGTH 10
                             4510 ; 134  |struct CMessage
                             4511 ; 135  |{
                             4512 ; 136  |        unsigned int m_uLength;
                             4513 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4514 ; 138  |};
                             4515 ; 139  |
                             4516 ; 140  |typedef struct {
                             4517 ; 141  |    WORD m_wLength;
                             4518 ; 142  |    WORD m_wMessage;
                             4519 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4520 ; 144  |} Message;
                             4521 ; 145  |
                             4522 ; 146  |struct MessageQueueDescriptor
                             4523 ; 147  |{
                             4524 ; 148  |        int *m_pBase;
                             4525 ; 149  |        int m_iModulo;
                             4526 ; 150  |        int m_iSize;
                             4527 ; 151  |        int *m_pHead;
                             4528 ; 152  |        int *m_pTail;
                             4529 ; 153  |};
                             4530 ; 154  |
                             4531 ; 155  |struct ModuleEntry
                             4532 ; 156  |{
                             4533 ; 157  |    int m_iSignaledEventMask;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4534 ; 158  |    int m_iWaitEventMask;
                             4535 ; 159  |    int m_iResourceOfCode;
                             4536 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             4537 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4538 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4539 ; 163  |    int m_uTimeOutHigh;
                             4540 ; 164  |    int m_uTimeOutLow;
                             4541 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4542 ; 166  |};
                             4543 ; 167  |
                             4544 ; 168  |union WaitMask{
                             4545 ; 169  |    struct B{
                             4546 ; 170  |        unsigned int m_bNone     :1;
                             4547 ; 171  |        unsigned int m_bMessage  :1;
                             4548 ; 172  |        unsigned int m_bTimer    :1;
                             4549 ; 173  |        unsigned int m_bButton   :1;
                             4550 ; 174  |    } B;
                             4551 ; 175  |    int I;
                             4552 ; 176  |} ;
                             4553 ; 177  |
                             4554 ; 178  |
                             4555 ; 179  |struct Button {
                             4556 ; 180  |        WORD wButtonEvent;
                             4557 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4558 ; 182  |};
                             4559 ; 183  |
                             4560 ; 184  |struct Message {
                             4561 ; 185  |        WORD wMsgLength;
                             4562 ; 186  |        WORD wMsgCommand;
                             4563 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4564 ; 188  |};
                             4565 ; 189  |
                             4566 ; 190  |union EventTypes {
                             4567 ; 191  |        struct CMessage msg;
                             4568 ; 192  |        struct Button Button ;
                             4569 ; 193  |        struct Message Message;
                             4570 ; 194  |};
                             4571 ; 195  |
                             4572 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4573 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4574 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4575 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             4576 ; 200  |
                             4577 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             4578 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             4579 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             4580 ; 204  |
                             4581 ; 205  |#if DEBUG
                             4582 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             4583 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             4584 ; 208  |#else 
                             4585 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             4586 ; 210  |#define DebugBuildAssert(x)    
                             4587 ; 211  |#endif
                             4588 ; 212  |
                             4589 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             4590 ; 214  |//  #pragma asm
                             4591 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             4592 ; 216  |//  #pragma endasm
                             4593 ; 217  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4594 ; 218  |
                             4595 ; 219  |#ifdef COLOR_262K
                             4596 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             4597 ; 221  |#elif defined(COLOR_65K)
                             4598 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             4599 ; 223  |#else
                             4600 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             4601 ; 225  |#endif
                             4602 ; 226  |    
                             4603 ; 227  |#endif // #ifndef _TYPES_H
                             4604 
                             4606 
                             4607 ; 29   |
                             4608 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                             4609 ; 31   |////   I2C STMP Registers
                             4610 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                             4611 ; 33   |
                             4612 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                             4613 ; 35   |
                             4614 ; 36   |
                             4615 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                             4616 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                             4617 ; 39   |
                             4618 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                             4619 ; 41   |
                             4620 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                             4621 ; 43   |
                             4622 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                             4623 ; 45   |
                             4624 ; 46   |typedef union               /* I2C Clock Divider Register */
                             4625 ; 47   |{
                             4626 ; 48   |    struct {
                             4627 ; 49   |        int                :1; 
                             4628 ; 50   |        unsigned FACT      :8;
                             4629 ; 51   |    } B;
                             4630 ; 52   |    int I;
                             4631 ; 53   |    unsigned U;
                             4632 ; 54   |} i2cdivr_type;
                             4633 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                             4634 ; 56   |
                             4635 ; 57   |
                             4636 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                             4637 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                             4638 ; 60   |
                             4639 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                             4640 ; 62   |
                             4641 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                             4642 ; 64   |
                             4643 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                             4644 ; 66   |
                             4645 ; 67   |typedef union               /* I2C Data Register */
                             4646 ; 68   |{
                             4647 ; 69   |    struct {
                             4648 ; 70   |         unsigned DATA :24; 
                             4649 ; 71   |    } B;
                             4650 ; 72   |    int I;
                             4651 ; 73   |    unsigned U;
                             4652 ; 74   |} i2cdatr_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4653 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
                             4654 ; 76   |
                             4655 ; 77   |
                             4656 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                             4657 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                             4658 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                             4659 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                             4660 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                             4661 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                             4662 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                             4663 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                             4664 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                             4665 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                             4666 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                             4667 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                             4668 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                             4669 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                             4670 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                             4671 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                             4672 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                             4673 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                             4674 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                             4675 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                             4676 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                             4677 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                             4678 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                             4679 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                             4680 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                             4681 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                             4682 ; 104  |
                             4683 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                             4684 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                             4685 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                             4686 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                             4687 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                             4688 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                             4689 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                             4690 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                             4691 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                             4692 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                             4693 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                             4694 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                             4695 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                             4696 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                             4697 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                             4698 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                             4699 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                             4700 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                             4701 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                             4702 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                             4703 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                             4704 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                             4705 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                             4706 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                             4707 ; 129  |
                             4708 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                             4709 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
                             4710 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                             4711 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                             4712 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                             4713 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4714 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                             4715 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                             4716 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                             4717 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                             4718 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                             4719 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                             4720 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                             4721 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                             4722 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                             4723 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                             4724 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                             4725 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                             4726 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                             4727 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                             4728 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                             4729 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                             4730 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                             4731 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                             4732 ; 154  |
                             4733 ; 155  |typedef union               /* I2C Control Register         */
                             4734 ; 156  |{
                             4735 ; 157  |    struct {
                             4736 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                             4737 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                             4738 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                             4739 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                             4740 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                             4741 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                             4742 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                             4743 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                             4744 ; 166  |       int RWN         :1; /* Read/Not Write           */
                             4745 ; 167  |       unsigned WL     :2; /* Word Length              */
                             4746 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                             4747 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                             4748 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                             4749 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                             4750 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                             4751 ; 173  |        int LWORD       :1; /* Last Word                */
                             4752 ; 174  |        int SUBA        :1; /* Sub Address              */
                             4753 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                             4754 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                             4755 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                             4756 ; 178  |    } B;
                             4757 ; 179  |    int I;
                             4758 ; 180  |    unsigned U;
                             4759 ; 181  |} i2ccsr_type;
                             4760 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                             4761 ; 183  |
                             4762 ; 184  |#endif
                             4763 
                             4765 
                             4766 ; 24   |#include "regsi2s.h"
                             4767 
                             4769 
                             4770 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             4771 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             4772 ; 3    |// Filename: regsi2s.inc
                             4773 ; 4    |// Description: Register definitions for I2S interface
                             4774 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             4775 ; 6    |// The following naming conventions are followed in this file.
                             4776 ; 7    |// All registers are named using the format...
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4777 ; 8    |//     HW_<module>_<regname>
                             4778 ; 9    |// where <module> is the module name which can be any of the following...
                             4779 ; 10   |//     USB20
                             4780 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             4781 ; 12   |// module name includes a number starting from 0 for the first instance of
                             4782 ; 13   |// that module)
                             4783 ; 14   |// <regname> is the specific register within that module
                             4784 ; 15   |// We also define the following...
                             4785 ; 16   |//     HW_<module>_<regname>_BITPOS
                             4786 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             4787 ; 18   |//     HW_<module>_<regname>_SETMASK
                             4788 ; 19   |// which does something else, and
                             4789 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             4790 ; 21   |// which does something else.
                             4791 ; 22   |// Other rules
                             4792 ; 23   |//     All caps
                             4793 ; 24   |//     Numeric identifiers start at 0
                             4794 ; 25   |#if !(defined(regsi2sinc))
                             4795 ; 26   |#define regsi2sinc 1
                             4796 ; 27   |
                             4797 ; 28   |#include "types.h"
                             4798 
                             4800 
                             4801 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             4802 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             4803 ; 3    |//
                             4804 ; 4    |// Filename: types.h
                             4805 ; 5    |// Description: Standard data types
                             4806 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             4807 ; 7    |
                             4808 ; 8    |#ifndef _TYPES_H
                             4809 ; 9    |#define _TYPES_H
                             4810 ; 10   |
                             4811 ; 11   |// TODO:  move this outta here!
                             4812 ; 12   |#if !defined(NOERROR)
                             4813 ; 13   |#define NOERROR 0
                             4814 ; 14   |#define SUCCESS 0
                             4815 ; 15   |#endif 
                             4816 ; 16   |#if !defined(SUCCESS)
                             4817 ; 17   |#define SUCCESS  0
                             4818 ; 18   |#endif
                             4819 ; 19   |#if !defined(ERROR)
                             4820 ; 20   |#define ERROR   -1
                             4821 ; 21   |#endif
                             4822 ; 22   |#if !defined(FALSE)
                             4823 ; 23   |#define FALSE 0
                             4824 ; 24   |#endif
                             4825 ; 25   |#if !defined(TRUE)
                             4826 ; 26   |#define TRUE  1
                             4827 ; 27   |#endif
                             4828 ; 28   |
                             4829 ; 29   |#if !defined(NULL)
                             4830 ; 30   |#define NULL 0
                             4831 ; 31   |#endif
                             4832 ; 32   |
                             4833 ; 33   |#define MAX_INT     0x7FFFFF
                             4834 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             4835 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             4836 ; 36   |#define MAX_ULONG   (-1) 
                             4837 ; 37   |
                             4838 ; 38   |#define WORD_SIZE   24              // word size in bits
                             4839 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4840 ; 40   |
                             4841 ; 41   |
                             4842 ; 42   |#define BYTE    unsigned char       // btVarName
                             4843 ; 43   |#define CHAR    signed char         // cVarName
                             4844 ; 44   |#define USHORT  unsigned short      // usVarName
                             4845 ; 45   |#define SHORT   unsigned short      // sVarName
                             4846 ; 46   |#define WORD    unsigned int        // wVarName
                             4847 ; 47   |#define INT     signed int          // iVarName
                             4848 ; 48   |#define DWORD   unsigned long       // dwVarName
                             4849 ; 49   |#define LONG    signed long         // lVarName
                             4850 ; 50   |#define BOOL    unsigned int        // bVarName
                             4851 ; 51   |#define FRACT   _fract              // frVarName
                             4852 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             4853 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             4854 ; 54   |#define FLOAT   float               // fVarName
                             4855 ; 55   |#define DBL     double              // dVarName
                             4856 ; 56   |#define ENUM    enum                // eVarName
                             4857 ; 57   |#define CMX     _complex            // cmxVarName
                             4858 ; 58   |typedef WORD UCS3;                   // 
                             4859 ; 59   |
                             4860 ; 60   |#define UINT16  unsigned short
                             4861 ; 61   |#define UINT8   unsigned char   
                             4862 ; 62   |#define UINT32  unsigned long
                             4863 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4864 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             4865 ; 65   |#define WCHAR   UINT16
                             4866 ; 66   |
                             4867 ; 67   |//UINT128 is 16 bytes or 6 words
                             4868 ; 68   |typedef struct UINT128_3500 {   
                             4869 ; 69   |    int val[6];     
                             4870 ; 70   |} UINT128_3500;
                             4871 ; 71   |
                             4872 ; 72   |#define UINT128   UINT128_3500
                             4873 ; 73   |
                             4874 ; 74   |// Little endian word packed byte strings:   
                             4875 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4876 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4877 ; 77   |// Little endian word packed byte strings:   
                             4878 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             4879 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             4880 ; 80   |
                             4881 ; 81   |// Declare Memory Spaces To Use When Coding
                             4882 ; 82   |// A. Sector Buffers
                             4883 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             4884 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             4885 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             4886 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             4887 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             4888 ; 88   |// B. Media DDI Memory
                             4889 ; 89   |#define MEDIA_DDI_MEM _Y
                             4890 ; 90   |
                             4891 ; 91   |
                             4892 ; 92   |
                             4893 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             4894 ; 94   |// Examples of circular pointers:
                             4895 ; 95   |//    INT CIRC cpiVarName
                             4896 ; 96   |//    DWORD CIRC cpdwVarName
                             4897 ; 97   |
                             4898 ; 98   |#define RETCODE INT                 // rcVarName
                             4899 ; 99   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4900 ; 100  |// generic bitfield structure
                             4901 ; 101  |struct Bitfield {
                             4902 ; 102  |    unsigned int B0  :1;
                             4903 ; 103  |    unsigned int B1  :1;
                             4904 ; 104  |    unsigned int B2  :1;
                             4905 ; 105  |    unsigned int B3  :1;
                             4906 ; 106  |    unsigned int B4  :1;
                             4907 ; 107  |    unsigned int B5  :1;
                             4908 ; 108  |    unsigned int B6  :1;
                             4909 ; 109  |    unsigned int B7  :1;
                             4910 ; 110  |    unsigned int B8  :1;
                             4911 ; 111  |    unsigned int B9  :1;
                             4912 ; 112  |    unsigned int B10 :1;
                             4913 ; 113  |    unsigned int B11 :1;
                             4914 ; 114  |    unsigned int B12 :1;
                             4915 ; 115  |    unsigned int B13 :1;
                             4916 ; 116  |    unsigned int B14 :1;
                             4917 ; 117  |    unsigned int B15 :1;
                             4918 ; 118  |    unsigned int B16 :1;
                             4919 ; 119  |    unsigned int B17 :1;
                             4920 ; 120  |    unsigned int B18 :1;
                             4921 ; 121  |    unsigned int B19 :1;
                             4922 ; 122  |    unsigned int B20 :1;
                             4923 ; 123  |    unsigned int B21 :1;
                             4924 ; 124  |    unsigned int B22 :1;
                             4925 ; 125  |    unsigned int B23 :1;
                             4926 ; 126  |};
                             4927 ; 127  |
                             4928 ; 128  |union BitInt {
                             4929 ; 129  |        struct Bitfield B;
                             4930 ; 130  |        int        I;
                             4931 ; 131  |};
                             4932 ; 132  |
                             4933 ; 133  |#define MAX_MSG_LENGTH 10
                             4934 ; 134  |struct CMessage
                             4935 ; 135  |{
                             4936 ; 136  |        unsigned int m_uLength;
                             4937 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             4938 ; 138  |};
                             4939 ; 139  |
                             4940 ; 140  |typedef struct {
                             4941 ; 141  |    WORD m_wLength;
                             4942 ; 142  |    WORD m_wMessage;
                             4943 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             4944 ; 144  |} Message;
                             4945 ; 145  |
                             4946 ; 146  |struct MessageQueueDescriptor
                             4947 ; 147  |{
                             4948 ; 148  |        int *m_pBase;
                             4949 ; 149  |        int m_iModulo;
                             4950 ; 150  |        int m_iSize;
                             4951 ; 151  |        int *m_pHead;
                             4952 ; 152  |        int *m_pTail;
                             4953 ; 153  |};
                             4954 ; 154  |
                             4955 ; 155  |struct ModuleEntry
                             4956 ; 156  |{
                             4957 ; 157  |    int m_iSignaledEventMask;
                             4958 ; 158  |    int m_iWaitEventMask;
                             4959 ; 159  |    int m_iResourceOfCode;
                             4960 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4961 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             4962 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             4963 ; 163  |    int m_uTimeOutHigh;
                             4964 ; 164  |    int m_uTimeOutLow;
                             4965 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             4966 ; 166  |};
                             4967 ; 167  |
                             4968 ; 168  |union WaitMask{
                             4969 ; 169  |    struct B{
                             4970 ; 170  |        unsigned int m_bNone     :1;
                             4971 ; 171  |        unsigned int m_bMessage  :1;
                             4972 ; 172  |        unsigned int m_bTimer    :1;
                             4973 ; 173  |        unsigned int m_bButton   :1;
                             4974 ; 174  |    } B;
                             4975 ; 175  |    int I;
                             4976 ; 176  |} ;
                             4977 ; 177  |
                             4978 ; 178  |
                             4979 ; 179  |struct Button {
                             4980 ; 180  |        WORD wButtonEvent;
                             4981 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             4982 ; 182  |};
                             4983 ; 183  |
                             4984 ; 184  |struct Message {
                             4985 ; 185  |        WORD wMsgLength;
                             4986 ; 186  |        WORD wMsgCommand;
                             4987 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             4988 ; 188  |};
                             4989 ; 189  |
                             4990 ; 190  |union EventTypes {
                             4991 ; 191  |        struct CMessage msg;
                             4992 ; 192  |        struct Button Button ;
                             4993 ; 193  |        struct Message Message;
                             4994 ; 194  |};
                             4995 ; 195  |
                             4996 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             4997 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             4998 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             4999 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5000 ; 200  |
                             5001 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5002 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5003 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5004 ; 204  |
                             5005 ; 205  |#if DEBUG
                             5006 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5007 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5008 ; 208  |#else 
                             5009 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5010 ; 210  |#define DebugBuildAssert(x)    
                             5011 ; 211  |#endif
                             5012 ; 212  |
                             5013 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5014 ; 214  |//  #pragma asm
                             5015 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5016 ; 216  |//  #pragma endasm
                             5017 ; 217  |
                             5018 ; 218  |
                             5019 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5020 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5021 ; 221  |#elif defined(COLOR_65K)
                             5022 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5023 ; 223  |#else
                             5024 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5025 ; 225  |#endif
                             5026 ; 226  |    
                             5027 ; 227  |#endif // #ifndef _TYPES_H
                             5028 
                             5030 
                             5031 ; 29   |
                             5032 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                             5033 ; 31   |////  I2S Registers (SAI)
                             5034 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                             5035 ; 33   |
                             5036 ; 34   |
                             5037 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                             5038 ; 36   |
                             5039 ; 37   |
                             5040 ; 38   |
                             5041 ; 39   |
                             5042 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                             5043 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                             5044 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                             5045 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                             5046 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                             5047 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                             5048 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                             5049 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                             5050 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                             5051 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                             5052 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                             5053 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                             5054 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                             5055 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                             5056 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                             5057 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                             5058 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                             5059 ; 57   |
                             5060 ; 58   |
                             5061 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                             5062 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                             5063 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                             5064 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                             5065 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                             5066 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                             5067 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                             5068 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                             5069 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                             5070 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                             5071 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                             5072 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                             5073 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                             5074 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                             5075 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                             5076 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                             5077 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
                             5078 ; 76   |
                             5079 ; 77   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5080 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                             5081 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                             5082 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                             5083 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                             5084 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                             5085 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                             5086 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                             5087 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                             5088 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                             5089 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                             5090 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                             5091 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                             5092 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
                             5093 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                             5094 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                             5095 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
                             5096 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
                             5097 ; 95   |
                             5098 ; 96   |
                             5099 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                             5100 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                             5101 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                             5102 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                             5103 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                             5104 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                             5105 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                             5106 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                             5107 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                             5108 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                             5109 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                             5110 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                             5111 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                             5112 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                             5113 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                             5114 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                             5115 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                             5116 ; 114  |
                             5117 ; 115  |typedef union
                             5118 ; 116  |{
                             5119 ; 117  |    struct {
                             5120 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                             5121 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                             5122 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                             5123 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                             5124 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                             5125 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                             5126 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                             5127 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                             5128 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                             5129 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                             5130 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
                             5131 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                             5132 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                             5133 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                             5134 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
                             5135 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                             5136 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5137 ; 135  |    } B;
                             5138 ; 136  |    int I;
                             5139 ; 137  |    unsigned U;
                             5140 ; 138  |} saircsr_type;
                             5141 ; 139  |
                             5142 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                             5143 ; 141  |
                             5144 ; 142  |typedef union
                             5145 ; 143  |{
                             5146 ; 144  |    struct {
                             5147 ; 145  |        unsigned SAI :24;
                             5148 ; 146  |    } B;
                             5149 ; 147  |    int I;
                             5150 ; 148  |    unsigned U;
                             5151 ; 149  |} saixr_type;
                             5152 ; 150  |
                             5153 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
                             5154 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
                             5155 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
                             5156 ; 154  |
                             5157 ; 155  |
                             5158 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                             5159 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                             5160 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                             5161 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                             5162 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                             5163 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                             5164 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                             5165 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                             5166 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                             5167 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                             5168 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                             5169 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                             5170 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                             5171 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                             5172 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                             5173 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                             5174 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                             5175 ; 173  |
                             5176 ; 174  |
                             5177 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                             5178 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                             5179 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                             5180 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                             5181 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                             5182 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                             5183 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                             5184 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                             5185 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                             5186 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                             5187 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                             5188 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                             5189 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                             5190 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                             5191 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                             5192 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
                             5193 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                             5194 ; 192  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5195 ; 193  |
                             5196 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                             5197 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                             5198 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                             5199 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                             5200 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                             5201 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                             5202 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                             5203 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                             5204 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                             5205 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                             5206 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                             5207 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                             5208 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                             5209 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                             5210 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                             5211 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
                             5212 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                             5213 ; 211  |
                             5214 ; 212  |
                             5215 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                             5216 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                             5217 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                             5218 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                             5219 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                             5220 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                             5221 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                             5222 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                             5223 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                             5224 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                             5225 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                             5226 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                             5227 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                             5228 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                             5229 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                             5230 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                             5231 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                             5232 ; 230  |
                             5233 ; 231  |
                             5234 ; 232  |typedef union
                             5235 ; 233  |{
                             5236 ; 234  |    struct {
                             5237 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                             5238 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                             5239 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                             5240 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                             5241 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                             5242 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                             5243 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                             5244 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                             5245 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                             5246 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                             5247 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                             5248 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
                             5249 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                             5250 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5251 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                             5252 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                             5253 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                             5254 ; 252  |    } B;
                             5255 ; 253  |    int I;
                             5256 ; 254  |    unsigned U;
                             5257 ; 255  |} saitcsr_type;
                             5258 ; 256  |
                             5259 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                             5260 ; 258  |
                             5261 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
                             5262 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                             5263 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                             5264 ; 262  |
                             5265 ; 263  |#endif
                             5266 
                             5268 
                             5269 ; 25   |#include "regsicoll.h"
                             5270 
                             5272 
                             5273 ; 1    |#if !defined(__REGS_ICOLL_INC)
                             5274 ; 2    |#define __REGS_ICOLL_INC 1
                             5275 ; 3    |
                             5276 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             5277 ; 5    |//  Interrupt Collector Registers
                             5278 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             5279 ; 7    |
                             5280 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                             5281 ; 9    |
                             5282 ; 10   |
                             5283 ; 11   |
                             5284 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                             5285 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                             5286 ; 14   |
                             5287 ; 15   |typedef union
                             5288 ; 16   |{
                             5289 ; 17   |    struct {
                             5290 ; 18   |        int SEN0        :1;
                             5291 ; 19   |        int SEN1        :1;
                             5292 ; 20   |        int SEN2        :1;
                             5293 ; 21   |        int SEN3        :1;
                             5294 ; 22   |        int SEN4        :1;
                             5295 ; 23   |        int SEN5        :1;
                             5296 ; 24   |        int SEN6        :1;
                             5297 ; 25   |        int SEN7        :1;
                             5298 ; 26   |        int SEN8        :1;
                             5299 ; 27   |        int SEN9        :1;
                             5300 ; 28   |        int SEN10       :1;
                             5301 ; 29   |        int SEN11       :1;
                             5302 ; 30   |        int SEN12       :1;
                             5303 ; 31   |        int SEN13       :1;
                             5304 ; 32   |        int SEN14       :1;
                             5305 ; 33   |        int SEN15       :1;
                             5306 ; 34   |        int SEN16       :1;
                             5307 ; 35   |        int SEN17       :1;
                             5308 ; 36   |        int SEN18       :1;
                             5309 ; 37   |        int SEN19       :1;
                             5310 ; 38   |        int SEN20       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5311 ; 39   |        int SEN21       :1;
                             5312 ; 40   |        int SEN22       :1;
                             5313 ; 41   |        int SEN23       :1;
                             5314 ; 42   |    } B;
                             5315 ; 43   |    int I;
                             5316 ; 44   |} iclenable0_type;
                             5317 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                             5318 ; 46   |
                             5319 ; 47   |
                             5320 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                             5321 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                             5322 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                             5323 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                             5324 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                             5325 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                             5326 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                             5327 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                             5328 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                             5329 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                             5330 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                             5331 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                             5332 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                             5333 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                             5334 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                             5335 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                             5336 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                             5337 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                             5338 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                             5339 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                             5340 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                             5341 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                             5342 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                             5343 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                             5344 ; 72   |
                             5345 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                             5346 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                             5347 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                             5348 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                             5349 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                             5350 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                             5351 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                             5352 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                             5353 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                             5354 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                             5355 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                             5356 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                             5357 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                             5358 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                             5359 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                             5360 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                             5361 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                             5362 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                             5363 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                             5364 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                             5365 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                             5366 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                             5367 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                             5368 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                             5369 ; 97   |
                             5370 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                             5371 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5372 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                             5373 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                             5374 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                             5375 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                             5376 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                             5377 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                             5378 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                             5379 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                             5380 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                             5381 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                             5382 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                             5383 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                             5384 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                             5385 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                             5386 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                             5387 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                             5388 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                             5389 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                             5390 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                             5391 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                             5392 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                             5393 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                             5394 ; 122  |
                             5395 ; 123  |
                             5396 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             5397 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                             5398 ; 126  |typedef union
                             5399 ; 127  |{
                             5400 ; 128  |    struct {
                             5401 ; 129  |        
                             5402 ; 130  |        int SEN24       :1;
                             5403 ; 131  |        int SEN25       :1;
                             5404 ; 132  |        int SEN26       :1;
                             5405 ; 133  |        int SEN27       :1;
                             5406 ; 134  |        int SEN28       :1;
                             5407 ; 135  |        int SEN29       :1;
                             5408 ; 136  |        int SEN30       :1;
                             5409 ; 137  |        int SEN31       :1;
                             5410 ; 138  |        int SEN32       :1;
                             5411 ; 139  |        int SEN33       :1;
                             5412 ; 140  |    } B;
                             5413 ; 141  |    int I;
                             5414 ; 142  |} iclenable1_type;
                             5415 ; 143  |
                             5416 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                             5417 ; 145  |
                             5418 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                             5419 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                             5420 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                             5421 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                             5422 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                             5423 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                             5424 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                             5425 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                             5426 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                             5427 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                             5428 ; 156  |
                             5429 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                             5430 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
                             5431 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                             5432 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5433 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                             5434 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                             5435 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                             5436 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                             5437 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                             5438 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                             5439 ; 167  |
                             5440 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                             5441 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                             5442 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                             5443 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                             5444 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                             5445 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                             5446 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                             5447 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                             5448 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                             5449 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                             5450 ; 178  |
                             5451 ; 179  |
                             5452 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                             5453 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                             5454 ; 182  |typedef union
                             5455 ; 183  |{
                             5456 ; 184  |    struct {
                             5457 ; 185  |        int SST0        :1;
                             5458 ; 186  |        int SST1        :1;
                             5459 ; 187  |        int SST2        :1;
                             5460 ; 188  |        int SST3        :1;
                             5461 ; 189  |        int SST4        :1;
                             5462 ; 190  |        int SST5        :1;
                             5463 ; 191  |        int SST6        :1;
                             5464 ; 192  |        int SST7        :1;
                             5465 ; 193  |        int SST8        :1;
                             5466 ; 194  |        int SST9        :1;
                             5467 ; 195  |        int SST10       :1;
                             5468 ; 196  |        int SST11       :1;
                             5469 ; 197  |        int SST12       :1;
                             5470 ; 198  |        int SST13       :1;
                             5471 ; 199  |        int SST14       :1;
                             5472 ; 200  |        int SST15       :1;
                             5473 ; 201  |        int SST16       :1;
                             5474 ; 202  |        int SST17       :1;
                             5475 ; 203  |        int SST18       :1;
                             5476 ; 204  |        int SST19       :1;
                             5477 ; 205  |        int SST20       :1;
                             5478 ; 206  |        int SST21       :1;
                             5479 ; 207  |        int SST22       :1;
                             5480 ; 208  |        int SST23       :1;
                             5481 ; 209  |    } B;
                             5482 ; 210  |    int I;
                             5483 ; 211  |} iclstatus0_type;
                             5484 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                             5485 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                             5486 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                             5487 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                             5488 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                             5489 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                             5490 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                             5491 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
                             5492 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                             5493 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5494 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                             5495 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                             5496 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                             5497 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                             5498 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                             5499 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                             5500 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                             5501 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                             5502 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                             5503 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                             5504 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                             5505 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                             5506 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                             5507 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                             5508 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                             5509 ; 237  |
                             5510 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                             5511 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                             5512 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                             5513 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                             5514 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                             5515 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                             5516 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                             5517 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                             5518 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                             5519 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                             5520 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                             5521 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                             5522 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                             5523 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                             5524 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                             5525 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                             5526 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                             5527 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                             5528 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                             5529 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                             5530 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                             5531 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                             5532 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                             5533 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                             5534 ; 262  |
                             5535 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                             5536 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                             5537 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                             5538 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                             5539 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                             5540 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                             5541 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                             5542 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                             5543 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                             5544 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                             5545 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                             5546 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                             5547 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                             5548 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                             5549 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                             5550 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                             5551 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                             5552 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                             5553 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
                             5554 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                             5555 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5556 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                             5557 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                             5558 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                             5559 ; 287  |
                             5560 ; 288  |
                             5561 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                             5562 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                             5563 ; 291  |typedef union
                             5564 ; 292  |{
                             5565 ; 293  |    struct {
                             5566 ; 294  |        int SST24       :1;
                             5567 ; 295  |        int SST25       :1;
                             5568 ; 296  |        int SST26       :1;
                             5569 ; 297  |        int SST27       :1;
                             5570 ; 298  |        int SST28       :1;
                             5571 ; 299  |        int SST29       :1;
                             5572 ; 300  |        int SST30       :1;
                             5573 ; 301  |        int SST31       :1;
                             5574 ; 302  |        int SST32       :1;
                             5575 ; 303  |        int SST33       :1;
                             5576 ; 304  |    } B;
                             5577 ; 305  |    int I;
                             5578 ; 306  |} iclstatus1_type;
                             5579 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                             5580 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                             5581 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                             5582 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                             5583 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                             5584 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                             5585 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                             5586 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                             5587 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                             5588 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                             5589 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                             5590 ; 318  |
                             5591 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                             5592 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                             5593 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                             5594 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                             5595 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                             5596 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                             5597 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                             5598 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                             5599 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                             5600 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                             5601 ; 329  |
                             5602 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                             5603 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                             5604 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                             5605 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                             5606 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                             5607 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                             5608 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                             5609 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                             5610 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                             5611 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                             5612 ; 340  |
                             5613 ; 341  |
                             5614 ; 342  |/////////////////////////////////////////////////////////////////////////////////
                             5615 ; 343  |//  Interrupt Collector Priority Defs
                             5616 ; 344  |typedef union
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5617 ; 345  |{
                             5618 ; 346  |    struct {
                             5619 ; 347  |        unsigned S0P    :3;
                             5620 ; 348  |        unsigned S1P    :3;
                             5621 ; 349  |        unsigned S2P    :3;
                             5622 ; 350  |        unsigned S3P    :3;
                             5623 ; 351  |        unsigned S4P    :3;
                             5624 ; 352  |        unsigned S5P    :3;
                             5625 ; 353  |        unsigned S6P    :3;
                             5626 ; 354  |        unsigned S7P    :3;
                             5627 ; 355  |    } B;
                             5628 ; 356  |    int I;
                             5629 ; 357  |
                             5630 ; 358  |} iclprior0_type;
                             5631 ; 359  |
                             5632 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                             5633 ; 361  |
                             5634 ; 362  |#define HW_ICLPRIORR_SP_0 0
                             5635 ; 363  |#define HW_ICLPRIORR_SP_1 1
                             5636 ; 364  |#define HW_ICLPRIORR_SP_2 2
                             5637 ; 365  |#define HW_ICLPRIORR_SP_3 3
                             5638 ; 366  |#define HW_ICLPRIORR_SP_4 4
                             5639 ; 367  |#define HW_ICLPRIORR_SP_5 5
                             5640 ; 368  |#define HW_ICLPRIORR_SP_6 6
                             5641 ; 369  |#define HW_ICLPRIORR_SP_7 7
                             5642 ; 370  |
                             5643 ; 371  |
                             5644 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                             5645 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                             5646 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                             5647 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                             5648 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                             5649 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                             5650 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                             5651 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                             5652 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                             5653 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                             5654 ; 382  |
                             5655 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                             5656 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                             5657 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                             5658 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                             5659 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                             5660 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                             5661 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                             5662 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                             5663 ; 391  |
                             5664 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                             5665 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                             5666 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                             5667 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                             5668 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                             5669 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                             5670 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                             5671 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                             5672 ; 400  |
                             5673 ; 401  |
                             5674 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                             5675 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
                             5676 ; 404  |typedef union
                             5677 ; 405  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5678 ; 406  |    struct {
                             5679 ; 407  |        unsigned S8P    :3;
                             5680 ; 408  |        unsigned S9P    :3;
                             5681 ; 409  |        unsigned S10P   :3;
                             5682 ; 410  |        unsigned S11P   :3;
                             5683 ; 411  |        unsigned S12P   :3;
                             5684 ; 412  |        unsigned S13P   :3;
                             5685 ; 413  |        unsigned S14P   :3;
                             5686 ; 414  |        unsigned S15P   :3;
                             5687 ; 415  |    } B;
                             5688 ; 416  |    int I;
                             5689 ; 417  |} iclprior1_type;
                             5690 ; 418  |
                             5691 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                             5692 ; 420  |
                             5693 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                             5694 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                             5695 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                             5696 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                             5697 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                             5698 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                             5699 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                             5700 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                             5701 ; 429  |
                             5702 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                             5703 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                             5704 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                             5705 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                             5706 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                             5707 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                             5708 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                             5709 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                             5710 ; 438  |
                             5711 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                             5712 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                             5713 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                             5714 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                             5715 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                             5716 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                             5717 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                             5718 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                             5719 ; 447  |
                             5720 ; 448  |
                             5721 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                             5722 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                             5723 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                             5724 ; 452  |{
                             5725 ; 453  |    struct {
                             5726 ; 454  |        unsigned S16P   :3;
                             5727 ; 455  |        unsigned S17P   :3;
                             5728 ; 456  |        unsigned S18P   :3;
                             5729 ; 457  |        unsigned S19P   :3;
                             5730 ; 458  |        unsigned S20P   :3;
                             5731 ; 459  |        unsigned S21P   :3;
                             5732 ; 460  |        unsigned S22P   :3;
                             5733 ; 461  |        unsigned S23P   :3;
                             5734 ; 462  |    } B;
                             5735 ; 463  |    int I;
                             5736 ; 464  |} iclprior2_type;
                             5737 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5738 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                             5739 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                             5740 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                             5741 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                             5742 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                             5743 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                             5744 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                             5745 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                             5746 ; 474  |
                             5747 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                             5748 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                             5749 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                             5750 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                             5751 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                             5752 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                             5753 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                             5754 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                             5755 ; 483  |
                             5756 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                             5757 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                             5758 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                             5759 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                             5760 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                             5761 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                             5762 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                             5763 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                             5764 ; 492  |
                             5765 ; 493  |
                             5766 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                             5767 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                             5768 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                             5769 ; 497  |{
                             5770 ; 498  |    struct {
                             5771 ; 499  |        unsigned S24P   :3;
                             5772 ; 500  |        unsigned S25P   :3;
                             5773 ; 501  |        unsigned S26P   :3;
                             5774 ; 502  |        unsigned S27P   :3;
                             5775 ; 503  |        unsigned S28P   :3;
                             5776 ; 504  |        unsigned S29P   :3;
                             5777 ; 505  |        unsigned S30P   :3;
                             5778 ; 506  |        unsigned S31P   :3;
                             5779 ; 507  |    } B;
                             5780 ; 508  |    int I;
                             5781 ; 509  |} iclprior3_type;
                             5782 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                             5783 ; 511  |
                             5784 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                             5785 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                             5786 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                             5787 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                             5788 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                             5789 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                             5790 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                             5791 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                             5792 ; 520  |
                             5793 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                             5794 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                             5795 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                             5796 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
                             5797 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                             5798 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5799 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                             5800 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                             5801 ; 529  |
                             5802 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                             5803 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                             5804 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                             5805 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                             5806 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                             5807 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                             5808 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                             5809 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                             5810 ; 538  |
                             5811 ; 539  |
                             5812 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             5813 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                             5814 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                             5815 ; 543  |{
                             5816 ; 544  |    struct {
                             5817 ; 545  |        unsigned S32P   :3;
                             5818 ; 546  |        unsigned S33P   :3;
                             5819 ; 547  |    } B;
                             5820 ; 548  |    int I;
                             5821 ; 549  |} iclprior4_type;
                             5822 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                             5823 ; 551  |
                             5824 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                             5825 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                             5826 ; 554  |
                             5827 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                             5828 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                             5829 ; 557  |
                             5830 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                             5831 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                             5832 ; 560  |
                             5833 ; 561  |
                             5834 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                             5835 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                             5836 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                             5837 ; 565  |{
                             5838 ; 566  |    struct {
                             5839 ; 567  |        unsigned S0S    :2;
                             5840 ; 568  |        unsigned S1S    :2;
                             5841 ; 569  |        unsigned S2S    :2;
                             5842 ; 570  |        unsigned S3S    :2;
                             5843 ; 571  |        unsigned S4S    :2;
                             5844 ; 572  |        unsigned S5S    :2;
                             5845 ; 573  |        unsigned S6S    :2;
                             5846 ; 574  |        unsigned S7S    :2;
                             5847 ; 575  |        unsigned S8S    :2;
                             5848 ; 576  |        unsigned S9S    :2;
                             5849 ; 577  |        unsigned S10S   :2;
                             5850 ; 578  |        unsigned S11S   :2;
                             5851 ; 579  |    } B;
                             5852 ; 580  |    int I;
                             5853 ; 581  |} iclsteer0_type;
                             5854 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                             5855 ; 583  |
                             5856 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
                             5857 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                             5858 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5859 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                             5860 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                             5861 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                             5862 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                             5863 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                             5864 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                             5865 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                             5866 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                             5867 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                             5868 ; 596  |
                             5869 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                             5870 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                             5871 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                             5872 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                             5873 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                             5874 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                             5875 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                             5876 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                             5877 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                             5878 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                             5879 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                             5880 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                             5881 ; 609  |
                             5882 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                             5883 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                             5884 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                             5885 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                             5886 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                             5887 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                             5888 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                             5889 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                             5890 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                             5891 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                             5892 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                             5893 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                             5894 ; 622  |
                             5895 ; 623  |
                             5896 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                             5897 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                             5898 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                             5899 ; 627  |{
                             5900 ; 628  |    struct {
                             5901 ; 629  |        unsigned S12S   :2;
                             5902 ; 630  |        unsigned S13S   :2;
                             5903 ; 631  |        unsigned S14S   :2;
                             5904 ; 632  |        unsigned S15S   :2;
                             5905 ; 633  |        unsigned S16S   :2;
                             5906 ; 634  |        unsigned S17S   :2;
                             5907 ; 635  |        unsigned S18S   :2;
                             5908 ; 636  |        unsigned S19S   :2;
                             5909 ; 637  |        unsigned S20S   :2;
                             5910 ; 638  |        unsigned S21S   :2;
                             5911 ; 639  |        unsigned S22S   :2;
                             5912 ; 640  |        unsigned S23S   :2;
                             5913 ; 641  |    } B;
                             5914 ; 642  |    int I;
                             5915 ; 643  |} iclsteer1_type;
                             5916 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                             5917 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
                             5918 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                             5919 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5920 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                             5921 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                             5922 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                             5923 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                             5924 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                             5925 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                             5926 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                             5927 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                             5928 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                             5929 ; 657  |
                             5930 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                             5931 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                             5932 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                             5933 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                             5934 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                             5935 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                             5936 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                             5937 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                             5938 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                             5939 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                             5940 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                             5941 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                             5942 ; 670  |
                             5943 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                             5944 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                             5945 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                             5946 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                             5947 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                             5948 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                             5949 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                             5950 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                             5951 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                             5952 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                             5953 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                             5954 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                             5955 ; 683  |
                             5956 ; 684  |
                             5957 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                             5958 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                             5959 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                             5960 ; 688  |{
                             5961 ; 689  |    struct {
                             5962 ; 690  |        unsigned S24S   :2;
                             5963 ; 691  |        unsigned S25S   :2;
                             5964 ; 692  |        unsigned S26S   :2;
                             5965 ; 693  |        unsigned S27S   :2;
                             5966 ; 694  |        unsigned S28S   :2;
                             5967 ; 695  |        unsigned S29S   :2;
                             5968 ; 696  |        unsigned S30S   :2;
                             5969 ; 697  |        unsigned S31S   :2;
                             5970 ; 698  |        unsigned S32S   :2;
                             5971 ; 699  |        unsigned S33S   :2;
                             5972 ; 700  |    } B;
                             5973 ; 701  |    int I;
                             5974 ; 702  |} iclsteer2_type;
                             5975 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                             5976 ; 704  |
                             5977 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                             5978 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
                             5979 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                             5980 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5981 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                             5982 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                             5983 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                             5984 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                             5985 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                             5986 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                             5987 ; 715  |
                             5988 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                             5989 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                             5990 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                             5991 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                             5992 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                             5993 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                             5994 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                             5995 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                             5996 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                             5997 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                             5998 ; 726  |
                             5999 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                             6000 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                             6001 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                             6002 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                             6003 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                             6004 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                             6005 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                             6006 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                             6007 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                             6008 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                             6009 ; 737  |
                             6010 ; 738  |
                             6011 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                             6012 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                             6013 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                             6014 ; 742  |{
                             6015 ; 743  |    struct {
                             6016 ; 744  |        int S0FV        :1;
                             6017 ; 745  |        int S1FV        :1;
                             6018 ; 746  |        int S2FV        :1;
                             6019 ; 747  |        int S3FV        :1;
                             6020 ; 748  |        int S4FV        :1;
                             6021 ; 749  |        int S5FV        :1;
                             6022 ; 750  |        int S6FV        :1;
                             6023 ; 751  |        int S7FV        :1;
                             6024 ; 752  |        int S8FV        :1;
                             6025 ; 753  |        int S9FV        :1;
                             6026 ; 754  |        int S10FV       :1;
                             6027 ; 755  |        int S11FV       :1;
                             6028 ; 756  |        int S12FV       :1;
                             6029 ; 757  |        int S13FV       :1;
                             6030 ; 758  |        int S14FV       :1;
                             6031 ; 759  |        int S15FV       :1;
                             6032 ; 760  |        int S16FV       :1;
                             6033 ; 761  |        int S17FV       :1;
                             6034 ; 762  |        int S18FV       :1;
                             6035 ; 763  |        int S19FV       :1;
                             6036 ; 764  |        int S20FV       :1;
                             6037 ; 765  |        int S21FV       :1;
                             6038 ; 766  |        int S22FV       :1;
                             6039 ; 767  |        int S23FV       :1;
                             6040 ; 768  |    } B;
                             6041 ; 769  |    int I;
                             6042 ; 770  |} iclforce0_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6043 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                             6044 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                             6045 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                             6046 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                             6047 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                             6048 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                             6049 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                             6050 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                             6051 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                             6052 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                             6053 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                             6054 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                             6055 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                             6056 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                             6057 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                             6058 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                             6059 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                             6060 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                             6061 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                             6062 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                             6063 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                             6064 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                             6065 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                             6066 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                             6067 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                             6068 ; 796  |
                             6069 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                             6070 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                             6071 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                             6072 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                             6073 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                             6074 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                             6075 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                             6076 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                             6077 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                             6078 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                             6079 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                             6080 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                             6081 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                             6082 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                             6083 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                             6084 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                             6085 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                             6086 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                             6087 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                             6088 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                             6089 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                             6090 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                             6091 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                             6092 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                             6093 ; 821  |
                             6094 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                             6095 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                             6096 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                             6097 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                             6098 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                             6099 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                             6100 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                             6101 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
                             6102 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                             6103 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6104 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                             6105 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                             6106 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                             6107 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                             6108 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                             6109 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                             6110 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                             6111 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                             6112 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                             6113 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                             6114 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                             6115 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                             6116 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                             6117 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                             6118 ; 846  |
                             6119 ; 847  |
                             6120 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                             6121 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                             6122 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                             6123 ; 851  |{
                             6124 ; 852  |    struct {
                             6125 ; 853  |        int S24FV       :1;
                             6126 ; 854  |        int S25FV       :1;
                             6127 ; 855  |        int S26FV       :1;
                             6128 ; 856  |        int S27FV       :1;
                             6129 ; 857  |        int S28FV       :1;
                             6130 ; 858  |        int S29FV       :1;
                             6131 ; 859  |        int S30FV       :1;
                             6132 ; 860  |        int S31FV       :1;
                             6133 ; 861  |        int S32FV       :1;
                             6134 ; 862  |        int S33FV       :1;
                             6135 ; 863  |    } B;
                             6136 ; 864  |    int I;
                             6137 ; 865  |} iclforce1_type;
                             6138 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                             6139 ; 867  |
                             6140 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                             6141 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                             6142 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                             6143 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                             6144 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                             6145 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                             6146 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                             6147 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                             6148 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                             6149 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                             6150 ; 878  |
                             6151 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                             6152 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                             6153 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                             6154 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                             6155 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                             6156 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                             6157 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                             6158 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                             6159 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                             6160 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                             6161 ; 889  |
                             6162 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
                             6163 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                             6164 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6165 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                             6166 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                             6167 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                             6168 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                             6169 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                             6170 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                             6171 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                             6172 ; 900  |
                             6173 ; 901  |
                             6174 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                             6175 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                             6176 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                             6177 ; 905  |{
                             6178 ; 906  |    struct {
                             6179 ; 907  |        int S0FE        :1;
                             6180 ; 908  |        int S1FE        :1;
                             6181 ; 909  |        int S2FE        :1;
                             6182 ; 910  |        int S3FE        :1;
                             6183 ; 911  |        int S4FE        :1;
                             6184 ; 912  |        int S5FE        :1;
                             6185 ; 913  |        int S6FE        :1;
                             6186 ; 914  |        int S7FE        :1;
                             6187 ; 915  |        int S8FE        :1;
                             6188 ; 916  |        int S9FE        :1;
                             6189 ; 917  |        int S10FE       :1;
                             6190 ; 918  |        int S11FE       :1;
                             6191 ; 919  |        int S12FE       :1;
                             6192 ; 920  |        int S13FE       :1;
                             6193 ; 921  |        int S14FE       :1;
                             6194 ; 922  |        int S15FE       :1;
                             6195 ; 923  |        int S16FE       :1;
                             6196 ; 924  |        int S17FE       :1;
                             6197 ; 925  |        int S18FE       :1;
                             6198 ; 926  |        int S19FE       :1;
                             6199 ; 927  |        int S20FE       :1;
                             6200 ; 928  |        int S21FE       :1;
                             6201 ; 929  |        int S22FE       :1;
                             6202 ; 930  |        int S23FE       :1;
                             6203 ; 931  |    } B;
                             6204 ; 932  |    int I;
                             6205 ; 933  |} iclfenable0_type;
                             6206 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                             6207 ; 935  |
                             6208 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                             6209 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                             6210 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                             6211 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                             6212 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                             6213 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                             6214 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                             6215 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                             6216 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                             6217 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                             6218 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                             6219 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                             6220 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                             6221 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                             6222 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                             6223 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
                             6224 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                             6225 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6226 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                             6227 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                             6228 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                             6229 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                             6230 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                             6231 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                             6232 ; 960  |
                             6233 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                             6234 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                             6235 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                             6236 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                             6237 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                             6238 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                             6239 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                             6240 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                             6241 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                             6242 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                             6243 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                             6244 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                             6245 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                             6246 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                             6247 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                             6248 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                             6249 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                             6250 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                             6251 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                             6252 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                             6253 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                             6254 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                             6255 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                             6256 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                             6257 ; 985  |
                             6258 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                             6259 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                             6260 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                             6261 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                             6262 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                             6263 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                             6264 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                             6265 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                             6266 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                             6267 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                             6268 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                             6269 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                             6270 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                             6271 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                             6272 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                             6273 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                             6274 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                             6275 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                             6276 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                             6277 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                             6278 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                             6279 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                             6280 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                             6281 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                             6282 ; 1010 |
                             6283 ; 1011 |
                             6284 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                             6285 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
                             6286 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                             6287 ; 1015 |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6288 ; 1016 |    struct {
                             6289 ; 1017 |        int S24FE       :1;
                             6290 ; 1018 |        int S25FE       :1;
                             6291 ; 1019 |        int S26FE       :1;
                             6292 ; 1020 |        int S27FE       :1;
                             6293 ; 1021 |        int S28FE       :1;
                             6294 ; 1022 |        int S29FE       :1;
                             6295 ; 1023 |        int S30FE       :1;
                             6296 ; 1024 |        int S31FE       :1;
                             6297 ; 1025 |        int S32FE       :1;
                             6298 ; 1026 |        int S33FE       :1;
                             6299 ; 1027 |    } B;
                             6300 ; 1028 |    int I;
                             6301 ; 1029 |} iclfenable1_type;
                             6302 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                             6303 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                             6304 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                             6305 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                             6306 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                             6307 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                             6308 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                             6309 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                             6310 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                             6311 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                             6312 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                             6313 ; 1041 |
                             6314 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                             6315 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                             6316 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                             6317 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                             6318 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                             6319 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                             6320 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                             6321 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                             6322 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                             6323 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                             6324 ; 1052 |
                             6325 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                             6326 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                             6327 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                             6328 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                             6329 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                             6330 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                             6331 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                             6332 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                             6333 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                             6334 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                             6335 ; 1063 |
                             6336 ; 1064 |
                             6337 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                             6338 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                             6339 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                             6340 ; 1068 |{
                             6341 ; 1069 |    struct {
                             6342 ; 1070 |        unsigned RQ     :7;
                             6343 ; 1071 |        unsigned IVA    :7;
                             6344 ; 1072 |        unsigned IVB    :7;
                             6345 ; 1073 |    } B;
                             6346 ; 1074 |    int I;
                             6347 ; 1075 |} iclobsvz0_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6348 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                             6349 ; 1077 |
                             6350 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                             6351 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                             6352 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                             6353 ; 1081 |
                             6354 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                             6355 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                             6356 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                             6357 ; 1085 |
                             6358 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                             6359 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                             6360 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                             6361 ; 1089 |
                             6362 ; 1090 |
                             6363 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                             6364 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                             6365 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                             6366 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                             6367 ; 1095 |
                             6368 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                             6369 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                             6370 ; 1098 |
                             6371 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                             6372 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                             6373 ; 1101 |
                             6374 ; 1102 |
                             6375 ; 1103 |
                             6376 ; 1104 |
                             6377 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                             6378 ; 1106 |//  Interrupt Vectors
                             6379 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                             6380 ; 1108 |// Reset Vector
                             6381 ; 1109 |#define HW_IVECRESET 0x0000           
                             6382 ; 1110 |// Stack Error
                             6383 ; 1111 |#define HW_IVECSTERR 0x0002           
                             6384 ; 1112 |// Trace
                             6385 ; 1113 |#define HW_IVECTRAC 0x0004           
                             6386 ; 1114 |// SWI
                             6387 ; 1115 |#define HW_IVECSWI 0x0006           
                             6388 ; 1116 |// ~IRQA
                             6389 ; 1117 |#define HW_IVECIRQA 0x0008           
                             6390 ; 1118 |// ~IRQB - BROWNOUT
                             6391 ; 1119 |#define HW_IVECIRQB 0x000A           
                             6392 ; 1120 |// Fatal Error
                             6393 ; 1121 |#define HW_IVECERROR 0x000C           
                             6394 ; 1122 |// SPI
                             6395 ; 1123 |#define HW_IVECSPI 0x000E           
                             6396 ; 1124 |// I2S TX Data Empty
                             6397 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                             6398 ; 1126 |// I2S TX Underflow
                             6399 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                             6400 ; 1128 |// I2S RX Data Full
                             6401 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                             6402 ; 1130 |// I2S RX Overflow
                             6403 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                             6404 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                             6405 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6406 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                             6407 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                             6408 ; 1136 |// GPIO1
                             6409 ; 1137 |#define HW_IVECGPIO1 0x0020           
                             6410 ; 1138 |// GPIO2
                             6411 ; 1139 |#define HW_IVECGPIO2 0x0022           
                             6412 ; 1140 |// GPIO0
                             6413 ; 1141 |#define HW_IVECGPIO0 0x0024           
                             6414 ; 1142 |// TIMER0
                             6415 ; 1143 |#define HW_IVECTIMER0 0x0026           
                             6416 ; 1144 |// TIMER1
                             6417 ; 1145 |#define HW_IVECTIMER1 0x0028           
                             6418 ; 1146 |// TIMER2
                             6419 ; 1147 |#define HW_IVECTIMER2 0x002A           
                             6420 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                             6421 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                             6422 ; 1150 |// I2C RX Data Ready
                             6423 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                             6424 ; 1152 |// I2C RX Overflow
                             6425 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                             6426 ; 1154 |// I2C TX Data Empty
                             6427 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                             6428 ; 1156 |// I2C TX Underflow
                             6429 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                             6430 ; 1158 |// Illegal Instruction
                             6431 ; 1159 |#define HW_IVECILI 0x0038           
                             6432 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                             6433 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                             6434 ; 1162 |#define HW_IVECDACE 0x003C           
                             6435 ; 1163 |// DAC Underflow ISR
                             6436 ; 1164 |#define HW_IVECDACUF 0x003E           
                             6437 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                             6438 ; 1166 |// ADC Full ISR
                             6439 ; 1167 |#define HW_IVECADCF 0x0042           
                             6440 ; 1168 |// ADC Overflow ISR
                             6441 ; 1169 |#define HW_IVECADCOF 0x0044           
                             6442 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                             6443 ; 1171 |// TIMER3
                             6444 ; 1172 |#define HW_IVECTIMER3 0x0048           
                             6445 ; 1173 |// GPIO3
                             6446 ; 1174 |#define HW_IVECGPIO3 0x004A           
                             6447 ; 1175 |// SDRAM
                             6448 ; 1176 |#define HW_IVECSDRAM 0x004C           
                             6449 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                             6450 ; 1178 |// 5 volt power connected
                             6451 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                             6452 ; 1180 |// USB Controller
                             6453 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                             6454 ; 1182 |// USB Wakeup 
                             6455 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                             6456 ; 1184 |// 5 volt power disconnected
                             6457 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                             6458 ; 1186 |// enhanced SPI
                             6459 ; 1187 |#define HW_IVECESPI 0x0058           
                             6460 ; 1188 |// filter coprocessor
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6461 ; 1189 |#define HW_IVECFILCO 0x005A           
                             6462 ; 1190 |// low res ADC #1
                             6463 ; 1191 |#define HW_IVECLRADC1 0x005C           
                             6464 ; 1192 |// real time clock alarm
                             6465 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                             6466 ; 1194 |// low res ADC #2
                             6467 ; 1195 |#define HW_IVECLRADC2 0x0060           
                             6468 ; 1196 |// flash hardware ECC
                             6469 ; 1197 |#define HW_IVECHWECC 0x0062           
                             6470 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                             6471 ; 1199 |// CDSYNC Interrupt
                             6472 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                             6473 ; 1201 |// CDSYNC Exception
                             6474 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                             6475 ; 1203 |// RS
                             6476 ; 1204 |#define HW_IVECRS 0x006A           
                             6477 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                             6478 ; 1206 |// Flash Done ISR
                             6479 ; 1207 |#define HW_IVECFD 0x006E           
                             6480 ; 1208 |// CompactFlash ISR
                             6481 ; 1209 |#define HW_IVECCF 0x0070           
                             6482 ; 1210 |// SmartMedia Timeout ISR
                             6483 ; 1211 |#define HW_IVECSMTO 0x0072           
                             6484 ; 1212 |// SmartMedia Invalid Programming
                             6485 ; 1213 |#define HW_IVECSMIP 0x0074           
                             6486 ; 1214 |// CompactFlash No Card ISR
                             6487 ; 1215 |#define HW_IVECCFNC 0x0076           
                             6488 ; 1216 |// CompactFlash Status Change ISR
                             6489 ; 1217 |#define HW_IVECCFSC 0x0078           
                             6490 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
                             6491 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                             6492 ; 1220 |// CDI
                             6493 ; 1221 |#define HW_IVECCDI 0x007E           
                             6494 ; 1222 |
                             6495 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                             6496 ; 1224 |//  Interrupt Vectors
                             6497 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                             6498 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                             6499 ; 1227 |#define VECTOR(address,isr) \ 
                             6500 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                             6501 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                             6502 ; 1230 |
                             6503 ; 1231 |
                             6504 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                             6505 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                             6506 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                             6507 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                             6508 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                             6509 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                             6510 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                             6511 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                             6512 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                             6513 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                             6514 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                             6515 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                             6516 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                             6517 ; 1245 |
                             6518 ; 1246 |// Interrupt Disabled
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6519 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                             6520 ; 1248 |// Interrupt Priority Level 0
                             6521 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                             6522 ; 1250 |// Interrupt Priority Level 1
                             6523 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                             6524 ; 1252 |// Interrupt Priority Level 2
                             6525 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                             6526 ; 1254 |
                             6527 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                             6528 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                             6529 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                             6530 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                             6531 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                             6532 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                             6533 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                             6534 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                             6535 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                             6536 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                             6537 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                             6538 ; 1266 |
                             6539 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                             6540 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                             6541 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                             6542 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                             6543 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                             6544 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                             6545 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                             6546 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                             6547 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                             6548 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                             6549 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                             6550 ; 1278 |
                             6551 ; 1279 |// Interrupt Priority register
                             6552 ; 1280 |typedef union               
                             6553 ; 1281 |{
                             6554 ; 1282 |    struct {
                             6555 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                             6556 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                             6557 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                             6558 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                             6559 ; 1287 |        int                 :4; /* Reserved */
                             6560 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                             6561 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                             6562 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                             6563 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                             6564 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                             6565 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                             6566 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                             6567 ; 1295 |    } B;
                             6568 ; 1296 |
                             6569 ; 1297 |    int I;
                             6570 ; 1298 |
                             6571 ; 1299 |} ipr_type;
                             6572 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                             6573 ; 1301 |
                             6574 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             6575 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             6576 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             6577 ; 1305 |
                             6578 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6579 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                             6580 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                             6581 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                             6582 ; 1310 |
                             6583 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                             6584 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                             6585 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                             6586 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                             6587 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                             6588 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                             6589 ; 1317 |
                             6590 ; 1318 |#endif
                             6591 ; 1319 |
                             6592 
                             6594 
                             6595 ; 26   |#include "regslradc.h"
                             6596 
                             6598 
                             6599 ; 1    |#if !(defined(regslradcinc))
                             6600 ; 2    |
                             6601 ; 3    |#define regslradcinc 1
                             6602 ; 4    |
                             6603 ; 5    |#include "types.h"
                             6604 
                             6606 
                             6607 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             6608 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             6609 ; 3    |//
                             6610 ; 4    |// Filename: types.h
                             6611 ; 5    |// Description: Standard data types
                             6612 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             6613 ; 7    |
                             6614 ; 8    |#ifndef _TYPES_H
                             6615 ; 9    |#define _TYPES_H
                             6616 ; 10   |
                             6617 ; 11   |// TODO:  move this outta here!
                             6618 ; 12   |#if !defined(NOERROR)
                             6619 ; 13   |#define NOERROR 0
                             6620 ; 14   |#define SUCCESS 0
                             6621 ; 15   |#endif 
                             6622 ; 16   |#if !defined(SUCCESS)
                             6623 ; 17   |#define SUCCESS  0
                             6624 ; 18   |#endif
                             6625 ; 19   |#if !defined(ERROR)
                             6626 ; 20   |#define ERROR   -1
                             6627 ; 21   |#endif
                             6628 ; 22   |#if !defined(FALSE)
                             6629 ; 23   |#define FALSE 0
                             6630 ; 24   |#endif
                             6631 ; 25   |#if !defined(TRUE)
                             6632 ; 26   |#define TRUE  1
                             6633 ; 27   |#endif
                             6634 ; 28   |
                             6635 ; 29   |#if !defined(NULL)
                             6636 ; 30   |#define NULL 0
                             6637 ; 31   |#endif
                             6638 ; 32   |
                             6639 ; 33   |#define MAX_INT     0x7FFFFF
                             6640 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             6641 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             6642 ; 36   |#define MAX_ULONG   (-1) 
                             6643 ; 37   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6644 ; 38   |#define WORD_SIZE   24              // word size in bits
                             6645 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             6646 ; 40   |
                             6647 ; 41   |
                             6648 ; 42   |#define BYTE    unsigned char       // btVarName
                             6649 ; 43   |#define CHAR    signed char         // cVarName
                             6650 ; 44   |#define USHORT  unsigned short      // usVarName
                             6651 ; 45   |#define SHORT   unsigned short      // sVarName
                             6652 ; 46   |#define WORD    unsigned int        // wVarName
                             6653 ; 47   |#define INT     signed int          // iVarName
                             6654 ; 48   |#define DWORD   unsigned long       // dwVarName
                             6655 ; 49   |#define LONG    signed long         // lVarName
                             6656 ; 50   |#define BOOL    unsigned int        // bVarName
                             6657 ; 51   |#define FRACT   _fract              // frVarName
                             6658 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             6659 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             6660 ; 54   |#define FLOAT   float               // fVarName
                             6661 ; 55   |#define DBL     double              // dVarName
                             6662 ; 56   |#define ENUM    enum                // eVarName
                             6663 ; 57   |#define CMX     _complex            // cmxVarName
                             6664 ; 58   |typedef WORD UCS3;                   // 
                             6665 ; 59   |
                             6666 ; 60   |#define UINT16  unsigned short
                             6667 ; 61   |#define UINT8   unsigned char   
                             6668 ; 62   |#define UINT32  unsigned long
                             6669 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6670 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             6671 ; 65   |#define WCHAR   UINT16
                             6672 ; 66   |
                             6673 ; 67   |//UINT128 is 16 bytes or 6 words
                             6674 ; 68   |typedef struct UINT128_3500 {   
                             6675 ; 69   |    int val[6];     
                             6676 ; 70   |} UINT128_3500;
                             6677 ; 71   |
                             6678 ; 72   |#define UINT128   UINT128_3500
                             6679 ; 73   |
                             6680 ; 74   |// Little endian word packed byte strings:   
                             6681 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6682 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6683 ; 77   |// Little endian word packed byte strings:   
                             6684 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             6685 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             6686 ; 80   |
                             6687 ; 81   |// Declare Memory Spaces To Use When Coding
                             6688 ; 82   |// A. Sector Buffers
                             6689 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             6690 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             6691 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             6692 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             6693 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             6694 ; 88   |// B. Media DDI Memory
                             6695 ; 89   |#define MEDIA_DDI_MEM _Y
                             6696 ; 90   |
                             6697 ; 91   |
                             6698 ; 92   |
                             6699 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             6700 ; 94   |// Examples of circular pointers:
                             6701 ; 95   |//    INT CIRC cpiVarName
                             6702 ; 96   |//    DWORD CIRC cpdwVarName
                             6703 ; 97   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6704 ; 98   |#define RETCODE INT                 // rcVarName
                             6705 ; 99   |
                             6706 ; 100  |// generic bitfield structure
                             6707 ; 101  |struct Bitfield {
                             6708 ; 102  |    unsigned int B0  :1;
                             6709 ; 103  |    unsigned int B1  :1;
                             6710 ; 104  |    unsigned int B2  :1;
                             6711 ; 105  |    unsigned int B3  :1;
                             6712 ; 106  |    unsigned int B4  :1;
                             6713 ; 107  |    unsigned int B5  :1;
                             6714 ; 108  |    unsigned int B6  :1;
                             6715 ; 109  |    unsigned int B7  :1;
                             6716 ; 110  |    unsigned int B8  :1;
                             6717 ; 111  |    unsigned int B9  :1;
                             6718 ; 112  |    unsigned int B10 :1;
                             6719 ; 113  |    unsigned int B11 :1;
                             6720 ; 114  |    unsigned int B12 :1;
                             6721 ; 115  |    unsigned int B13 :1;
                             6722 ; 116  |    unsigned int B14 :1;
                             6723 ; 117  |    unsigned int B15 :1;
                             6724 ; 118  |    unsigned int B16 :1;
                             6725 ; 119  |    unsigned int B17 :1;
                             6726 ; 120  |    unsigned int B18 :1;
                             6727 ; 121  |    unsigned int B19 :1;
                             6728 ; 122  |    unsigned int B20 :1;
                             6729 ; 123  |    unsigned int B21 :1;
                             6730 ; 124  |    unsigned int B22 :1;
                             6731 ; 125  |    unsigned int B23 :1;
                             6732 ; 126  |};
                             6733 ; 127  |
                             6734 ; 128  |union BitInt {
                             6735 ; 129  |        struct Bitfield B;
                             6736 ; 130  |        int        I;
                             6737 ; 131  |};
                             6738 ; 132  |
                             6739 ; 133  |#define MAX_MSG_LENGTH 10
                             6740 ; 134  |struct CMessage
                             6741 ; 135  |{
                             6742 ; 136  |        unsigned int m_uLength;
                             6743 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             6744 ; 138  |};
                             6745 ; 139  |
                             6746 ; 140  |typedef struct {
                             6747 ; 141  |    WORD m_wLength;
                             6748 ; 142  |    WORD m_wMessage;
                             6749 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             6750 ; 144  |} Message;
                             6751 ; 145  |
                             6752 ; 146  |struct MessageQueueDescriptor
                             6753 ; 147  |{
                             6754 ; 148  |        int *m_pBase;
                             6755 ; 149  |        int m_iModulo;
                             6756 ; 150  |        int m_iSize;
                             6757 ; 151  |        int *m_pHead;
                             6758 ; 152  |        int *m_pTail;
                             6759 ; 153  |};
                             6760 ; 154  |
                             6761 ; 155  |struct ModuleEntry
                             6762 ; 156  |{
                             6763 ; 157  |    int m_iSignaledEventMask;
                             6764 ; 158  |    int m_iWaitEventMask;
                             6765 ; 159  |    int m_iResourceOfCode;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6766 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             6767 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             6768 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             6769 ; 163  |    int m_uTimeOutHigh;
                             6770 ; 164  |    int m_uTimeOutLow;
                             6771 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             6772 ; 166  |};
                             6773 ; 167  |
                             6774 ; 168  |union WaitMask{
                             6775 ; 169  |    struct B{
                             6776 ; 170  |        unsigned int m_bNone     :1;
                             6777 ; 171  |        unsigned int m_bMessage  :1;
                             6778 ; 172  |        unsigned int m_bTimer    :1;
                             6779 ; 173  |        unsigned int m_bButton   :1;
                             6780 ; 174  |    } B;
                             6781 ; 175  |    int I;
                             6782 ; 176  |} ;
                             6783 ; 177  |
                             6784 ; 178  |
                             6785 ; 179  |struct Button {
                             6786 ; 180  |        WORD wButtonEvent;
                             6787 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             6788 ; 182  |};
                             6789 ; 183  |
                             6790 ; 184  |struct Message {
                             6791 ; 185  |        WORD wMsgLength;
                             6792 ; 186  |        WORD wMsgCommand;
                             6793 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             6794 ; 188  |};
                             6795 ; 189  |
                             6796 ; 190  |union EventTypes {
                             6797 ; 191  |        struct CMessage msg;
                             6798 ; 192  |        struct Button Button ;
                             6799 ; 193  |        struct Message Message;
                             6800 ; 194  |};
                             6801 ; 195  |
                             6802 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             6803 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             6804 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             6805 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             6806 ; 200  |
                             6807 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             6808 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             6809 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             6810 ; 204  |
                             6811 ; 205  |#if DEBUG
                             6812 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             6813 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             6814 ; 208  |#else 
                             6815 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             6816 ; 210  |#define DebugBuildAssert(x)    
                             6817 ; 211  |#endif
                             6818 ; 212  |
                             6819 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             6820 ; 214  |//  #pragma asm
                             6821 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             6822 ; 216  |//  #pragma endasm
                             6823 ; 217  |
                             6824 ; 218  |
                             6825 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6826 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             6827 ; 221  |#elif defined(COLOR_65K)
                             6828 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             6829 ; 223  |#else
                             6830 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             6831 ; 225  |#endif
                             6832 ; 226  |    
                             6833 ; 227  |#endif // #ifndef _TYPES_H
                             6834 
                             6836 
                             6837 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             6838 ; 7    |
                             6839 ; 8    |//   SYSTEM STMP Registers 
                             6840 ; 9    |//  Last Edited 6.26.2003 M. Henson
                             6841 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             6842 ; 11   |
                             6843 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                             6844 ; 13   |
                             6845 ; 14   |
                             6846 ; 15   |
                             6847 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                             6848 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                             6849 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                             6850 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                             6851 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                             6852 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                             6853 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                             6854 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                             6855 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                             6856 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                             6857 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                             6858 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                             6859 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                             6860 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                             6861 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                             6862 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                             6863 ; 32   |
                             6864 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                             6865 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                             6866 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                             6867 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                             6868 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                             6869 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                             6870 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                             6871 ; 40   |
                             6872 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                             6873 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                             6874 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                             6875 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                             6876 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                             6877 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                             6878 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6879 ; 48   |
                             6880 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                             6881 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                             6882 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                             6883 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                             6884 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                             6885 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                             6886 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                             6887 ; 56   |
                             6888 ; 57   |typedef union               
                             6889 ; 58   |{
                             6890 ; 59   |    struct {
                             6891 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                             6892 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                             6893 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                             6894 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                             6895 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                             6896 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                             6897 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                             6898 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                             6899 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                             6900 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                             6901 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                             6902 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                             6903 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                             6904 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                             6905 ; 74   |    } B;
                             6906 ; 75   |   unsigned int I;
                             6907 ; 76   |        unsigned int U;
                             6908 ; 77   |} lradc_ctrl_type;
                             6909 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                             6910 ; 79   |
                             6911 ; 80   |
                             6912 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             6913 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                             6914 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                             6915 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                             6916 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                             6917 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                             6918 ; 87   |
                             6919 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                             6920 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                             6921 ; 90   |
                             6922 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                             6923 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                             6924 ; 93   |
                             6925 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                             6926 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                             6927 ; 96   |
                             6928 ; 97   |
                             6929 ; 98   |typedef union               
                             6930 ; 99   |{
                             6931 ; 100  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6932 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                             6933 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                             6934 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                             6935 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                             6936 ; 105  |    } B;
                             6937 ; 106  |    unsigned int I;
                             6938 ; 107  |} lradc_thrsh_type;
                             6939 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                             6940 ; 109  |
                             6941 ; 110  |
                             6942 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                             6943 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                             6944 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                             6945 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                             6946 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                             6947 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                             6948 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                             6949 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                             6950 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                             6951 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                             6952 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                             6953 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                             6954 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                             6955 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                             6956 ; 125  |
                             6957 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                             6958 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                             6959 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                             6960 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                             6961 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                             6962 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                             6963 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                             6964 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                             6965 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                             6966 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                             6967 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                             6968 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                             6969 ; 138  |
                             6970 ; 139  |
                             6971 ; 140  |
                             6972 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                             6973 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                             6974 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                             6975 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                             6976 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                             6977 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                             6978 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                             6979 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                             6980 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                             6981 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6982 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                             6983 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                             6984 ; 153  |
                             6985 ; 154  |
                             6986 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                             6987 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                             6988 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                             6989 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                             6990 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                             6991 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                             6992 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                             6993 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                             6994 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                             6995 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                             6996 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                             6997 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                             6998 ; 167  |
                             6999 ; 168  |typedef union               
                             7000 ; 169  |{
                             7001 ; 170  |    struct {
                             7002 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                             7003 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                             7004 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                             7005 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                             7006 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                             7007 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                             7008 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                             7009 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                             7010 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                             7011 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                             7012 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                             7013 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                             7014 ; 183  |    } B;
                             7015 ; 184  |    unsigned int I;
                             7016 ; 185  |} lradc_result_type;
                             7017 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                             7018 ; 187  |
                             7019 ; 188  |
                             7020 ; 189  |
                             7021 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                             7022 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                             7023 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                             7024 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                             7025 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                             7026 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                             7027 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                             7028 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                             7029 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                             7030 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                             7031 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                             7032 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                             7033 ; 202  |
                             7034 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                             7035 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                             7036 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                             7037 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7038 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                             7039 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                             7040 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                             7041 ; 210  |
                             7042 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                             7043 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                             7044 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                             7045 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                             7046 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                             7047 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                             7048 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                             7049 ; 218  |
                             7050 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                             7051 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
                             7052 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                             7053 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                             7054 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                             7055 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                             7056 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                             7057 ; 226  |
                             7058 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                             7059 ; 228  |
                             7060 ; 229  |
                             7061 ; 230  |
                             7062 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                             7063 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                             7064 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                             7065 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                             7066 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                             7067 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                             7068 ; 237  |
                             7069 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                             7070 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                             7071 ; 240  |
                             7072 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                             7073 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                             7074 ; 243  |
                             7075 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             7076 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             7077 ; 246  |
                             7078 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                             7079 ; 248  |
                             7080 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                             7081 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                             7082 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                             7083 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                             7084 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7085 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                             7086 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                             7087 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                             7088 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                             7089 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                             7090 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                             7091 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                             7092 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                             7093 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                             7094 ; 263  |
                             7095 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                             7096 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                             7097 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                             7098 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                             7099 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                             7100 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                             7101 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                             7102 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                             7103 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                             7104 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                             7105 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                             7106 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                             7107 ; 276  |
                             7108 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                             7109 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                             7110 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                             7111 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                             7112 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                             7113 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                             7114 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                             7115 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                             7116 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                             7117 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                             7118 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                             7119 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                             7120 ; 289  |
                             7121 ; 290  |
                             7122 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                             7123 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                             7124 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                             7125 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                             7126 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                             7127 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                             7128 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                             7129 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                             7130 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                             7131 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                             7132 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                             7133 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                             7134 ; 303  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7135 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                             7136 ; 305  |
                             7137 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                             7138 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                             7139 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                             7140 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                             7141 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                             7142 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                             7143 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                             7144 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                             7145 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                             7146 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                             7147 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                             7148 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                             7149 ; 318  |
                             7150 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                             7151 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                             7152 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                             7153 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                             7154 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                             7155 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                             7156 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                             7157 ; 326  |
                             7158 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                             7159 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                             7160 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                             7161 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                             7162 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                             7163 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                             7164 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                             7165 ; 334  |
                             7166 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                             7167 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                             7168 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                             7169 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                             7170 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                             7171 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                             7172 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                             7173 ; 342  |
                             7174 ; 343  |
                             7175 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                             7176 ; 345  |
                             7177 ; 346  |
                             7178 ; 347  |
                             7179 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                             7180 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                             7181 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                             7182 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7183 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                             7184 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                             7185 ; 354  |
                             7186 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                             7187 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                             7188 ; 357  |
                             7189 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                             7190 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                             7191 ; 360  |
                             7192 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             7193 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             7194 ; 363  |
                             7195 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                             7196 ; 365  |
                             7197 ; 366  |
                             7198 ; 367  |
                             7199 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                             7200 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                             7201 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                             7202 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                             7203 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                             7204 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                             7205 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                             7206 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                             7207 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                             7208 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                             7209 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                             7210 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                             7211 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                             7212 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                             7213 ; 382  |
                             7214 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                             7215 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                             7216 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                             7217 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                             7218 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                             7219 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                             7220 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                             7221 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                             7222 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                             7223 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                             7224 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                             7225 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                             7226 ; 395  |
                             7227 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                             7228 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                             7229 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                             7230 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                             7231 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                             7232 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7233 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                             7234 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                             7235 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                             7236 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                             7237 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                             7238 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                             7239 ; 408  |
                             7240 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                             7241 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                             7242 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                             7243 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                             7244 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                             7245 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                             7246 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                             7247 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                             7248 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                             7249 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                             7250 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                             7251 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                             7252 ; 421  |
                             7253 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                             7254 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7255 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7256 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7257 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7258 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             7259 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             7260 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             7261 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             7262 ; 431  |#define HW_LRADC_RES_REF_0                              80
                             7263 ; 432  |#define HW_LRADC_RES_REF_1                              77
                             7264 ; 433  |#define HW_LRADC_RES_REF_2                              100
                             7265 ; 434  |#define HW_LRADC_RES_REF_3                              129
                             7266 ; 435  |#define HW_LRADC_RES_REF_4                              160
                             7267 ; 436  |#define HW_LRADC_RES_REF_5                              154
                             7268 ; 437  |#define HW_LRADC_RES_REF_6                              200
                             7269 ; 438  |#define HW_LRADC_RES_REF_7                              258
                             7270 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                             7271 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                             7272 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                             7273 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                             7274 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                             7275 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                             7276 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                             7277 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                             7278 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                             7279 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                             7280 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                             7281 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7282 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                             7283 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                             7284 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                             7285 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                             7286 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                             7287 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                             7288 ; 457  |
                             7289 ; 458  |//Needed by button.asm
                             7290 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                             7291 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                             7292 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                             7293 ; 462  |
                             7294 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             7295 ; 464  |
                             7296 ; 465  |#endif
                             7297 ; 466  |
                             7298 ; 467  |
                             7299 
                             7301 
                             7302 ; 27   |#include "regspwm.h"
                             7303 
                             7305 
                             7306 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7307 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                             7308 ; 3    |// Filename: regspwm.inc
                             7309 ; 4    |// Description: Register definitions for PWM interface
                             7310 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7311 ; 6    |// The following naming conventions are followed in this file.
                             7312 ; 7    |// All registers are named using the format...
                             7313 ; 8    |//     HW_<module>_<regname>
                             7314 ; 9    |// where <module> is the module name which can be any of the following...
                             7315 ; 10   |//     USB20
                             7316 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             7317 ; 12   |// module name includes a number starting from 0 for the first instance of
                             7318 ; 13   |// that module)
                             7319 ; 14   |// <regname> is the specific register within that module
                             7320 ; 15   |// We also define the following...
                             7321 ; 16   |//     HW_<module>_<regname>_BITPOS
                             7322 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             7323 ; 18   |//     HW_<module>_<regname>_SETMASK
                             7324 ; 19   |// which does something else, and
                             7325 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             7326 ; 21   |// which does something else.
                             7327 ; 22   |// Other rules
                             7328 ; 23   |//     All caps
                             7329 ; 24   |//     Numeric identifiers start at 0
                             7330 ; 25   |#if !(defined(regspwminc))
                             7331 ; 26   |#define regspwminc 1
                             7332 ; 27   |
                             7333 ; 28   |#include "types.h"
                             7334 
                             7336 
                             7337 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7338 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7339 ; 3    |//
                             7340 ; 4    |// Filename: types.h
                             7341 ; 5    |// Description: Standard data types
                             7342 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7343 ; 7    |
                             7344 ; 8    |#ifndef _TYPES_H
                             7345 ; 9    |#define _TYPES_H
                             7346 ; 10   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7347 ; 11   |// TODO:  move this outta here!
                             7348 ; 12   |#if !defined(NOERROR)
                             7349 ; 13   |#define NOERROR 0
                             7350 ; 14   |#define SUCCESS 0
                             7351 ; 15   |#endif 
                             7352 ; 16   |#if !defined(SUCCESS)
                             7353 ; 17   |#define SUCCESS  0
                             7354 ; 18   |#endif
                             7355 ; 19   |#if !defined(ERROR)
                             7356 ; 20   |#define ERROR   -1
                             7357 ; 21   |#endif
                             7358 ; 22   |#if !defined(FALSE)
                             7359 ; 23   |#define FALSE 0
                             7360 ; 24   |#endif
                             7361 ; 25   |#if !defined(TRUE)
                             7362 ; 26   |#define TRUE  1
                             7363 ; 27   |#endif
                             7364 ; 28   |
                             7365 ; 29   |#if !defined(NULL)
                             7366 ; 30   |#define NULL 0
                             7367 ; 31   |#endif
                             7368 ; 32   |
                             7369 ; 33   |#define MAX_INT     0x7FFFFF
                             7370 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7371 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7372 ; 36   |#define MAX_ULONG   (-1) 
                             7373 ; 37   |
                             7374 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7375 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7376 ; 40   |
                             7377 ; 41   |
                             7378 ; 42   |#define BYTE    unsigned char       // btVarName
                             7379 ; 43   |#define CHAR    signed char         // cVarName
                             7380 ; 44   |#define USHORT  unsigned short      // usVarName
                             7381 ; 45   |#define SHORT   unsigned short      // sVarName
                             7382 ; 46   |#define WORD    unsigned int        // wVarName
                             7383 ; 47   |#define INT     signed int          // iVarName
                             7384 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7385 ; 49   |#define LONG    signed long         // lVarName
                             7386 ; 50   |#define BOOL    unsigned int        // bVarName
                             7387 ; 51   |#define FRACT   _fract              // frVarName
                             7388 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7389 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7390 ; 54   |#define FLOAT   float               // fVarName
                             7391 ; 55   |#define DBL     double              // dVarName
                             7392 ; 56   |#define ENUM    enum                // eVarName
                             7393 ; 57   |#define CMX     _complex            // cmxVarName
                             7394 ; 58   |typedef WORD UCS3;                   // 
                             7395 ; 59   |
                             7396 ; 60   |#define UINT16  unsigned short
                             7397 ; 61   |#define UINT8   unsigned char   
                             7398 ; 62   |#define UINT32  unsigned long
                             7399 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7400 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7401 ; 65   |#define WCHAR   UINT16
                             7402 ; 66   |
                             7403 ; 67   |//UINT128 is 16 bytes or 6 words
                             7404 ; 68   |typedef struct UINT128_3500 {   
                             7405 ; 69   |    int val[6];     
                             7406 ; 70   |} UINT128_3500;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7407 ; 71   |
                             7408 ; 72   |#define UINT128   UINT128_3500
                             7409 ; 73   |
                             7410 ; 74   |// Little endian word packed byte strings:   
                             7411 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7412 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7413 ; 77   |// Little endian word packed byte strings:   
                             7414 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7415 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7416 ; 80   |
                             7417 ; 81   |// Declare Memory Spaces To Use When Coding
                             7418 ; 82   |// A. Sector Buffers
                             7419 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7420 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7421 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7422 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7423 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7424 ; 88   |// B. Media DDI Memory
                             7425 ; 89   |#define MEDIA_DDI_MEM _Y
                             7426 ; 90   |
                             7427 ; 91   |
                             7428 ; 92   |
                             7429 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7430 ; 94   |// Examples of circular pointers:
                             7431 ; 95   |//    INT CIRC cpiVarName
                             7432 ; 96   |//    DWORD CIRC cpdwVarName
                             7433 ; 97   |
                             7434 ; 98   |#define RETCODE INT                 // rcVarName
                             7435 ; 99   |
                             7436 ; 100  |// generic bitfield structure
                             7437 ; 101  |struct Bitfield {
                             7438 ; 102  |    unsigned int B0  :1;
                             7439 ; 103  |    unsigned int B1  :1;
                             7440 ; 104  |    unsigned int B2  :1;
                             7441 ; 105  |    unsigned int B3  :1;
                             7442 ; 106  |    unsigned int B4  :1;
                             7443 ; 107  |    unsigned int B5  :1;
                             7444 ; 108  |    unsigned int B6  :1;
                             7445 ; 109  |    unsigned int B7  :1;
                             7446 ; 110  |    unsigned int B8  :1;
                             7447 ; 111  |    unsigned int B9  :1;
                             7448 ; 112  |    unsigned int B10 :1;
                             7449 ; 113  |    unsigned int B11 :1;
                             7450 ; 114  |    unsigned int B12 :1;
                             7451 ; 115  |    unsigned int B13 :1;
                             7452 ; 116  |    unsigned int B14 :1;
                             7453 ; 117  |    unsigned int B15 :1;
                             7454 ; 118  |    unsigned int B16 :1;
                             7455 ; 119  |    unsigned int B17 :1;
                             7456 ; 120  |    unsigned int B18 :1;
                             7457 ; 121  |    unsigned int B19 :1;
                             7458 ; 122  |    unsigned int B20 :1;
                             7459 ; 123  |    unsigned int B21 :1;
                             7460 ; 124  |    unsigned int B22 :1;
                             7461 ; 125  |    unsigned int B23 :1;
                             7462 ; 126  |};
                             7463 ; 127  |
                             7464 ; 128  |union BitInt {
                             7465 ; 129  |        struct Bitfield B;
                             7466 ; 130  |        int        I;
                             7467 ; 131  |};
                             7468 ; 132  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7469 ; 133  |#define MAX_MSG_LENGTH 10
                             7470 ; 134  |struct CMessage
                             7471 ; 135  |{
                             7472 ; 136  |        unsigned int m_uLength;
                             7473 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7474 ; 138  |};
                             7475 ; 139  |
                             7476 ; 140  |typedef struct {
                             7477 ; 141  |    WORD m_wLength;
                             7478 ; 142  |    WORD m_wMessage;
                             7479 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7480 ; 144  |} Message;
                             7481 ; 145  |
                             7482 ; 146  |struct MessageQueueDescriptor
                             7483 ; 147  |{
                             7484 ; 148  |        int *m_pBase;
                             7485 ; 149  |        int m_iModulo;
                             7486 ; 150  |        int m_iSize;
                             7487 ; 151  |        int *m_pHead;
                             7488 ; 152  |        int *m_pTail;
                             7489 ; 153  |};
                             7490 ; 154  |
                             7491 ; 155  |struct ModuleEntry
                             7492 ; 156  |{
                             7493 ; 157  |    int m_iSignaledEventMask;
                             7494 ; 158  |    int m_iWaitEventMask;
                             7495 ; 159  |    int m_iResourceOfCode;
                             7496 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7497 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7498 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7499 ; 163  |    int m_uTimeOutHigh;
                             7500 ; 164  |    int m_uTimeOutLow;
                             7501 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7502 ; 166  |};
                             7503 ; 167  |
                             7504 ; 168  |union WaitMask{
                             7505 ; 169  |    struct B{
                             7506 ; 170  |        unsigned int m_bNone     :1;
                             7507 ; 171  |        unsigned int m_bMessage  :1;
                             7508 ; 172  |        unsigned int m_bTimer    :1;
                             7509 ; 173  |        unsigned int m_bButton   :1;
                             7510 ; 174  |    } B;
                             7511 ; 175  |    int I;
                             7512 ; 176  |} ;
                             7513 ; 177  |
                             7514 ; 178  |
                             7515 ; 179  |struct Button {
                             7516 ; 180  |        WORD wButtonEvent;
                             7517 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7518 ; 182  |};
                             7519 ; 183  |
                             7520 ; 184  |struct Message {
                             7521 ; 185  |        WORD wMsgLength;
                             7522 ; 186  |        WORD wMsgCommand;
                             7523 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7524 ; 188  |};
                             7525 ; 189  |
                             7526 ; 190  |union EventTypes {
                             7527 ; 191  |        struct CMessage msg;
                             7528 ; 192  |        struct Button Button ;
                             7529 ; 193  |        struct Message Message;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7530 ; 194  |};
                             7531 ; 195  |
                             7532 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7533 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7534 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7535 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7536 ; 200  |
                             7537 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7538 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7539 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7540 ; 204  |
                             7541 ; 205  |#if DEBUG
                             7542 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7543 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7544 ; 208  |#else 
                             7545 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7546 ; 210  |#define DebugBuildAssert(x)    
                             7547 ; 211  |#endif
                             7548 ; 212  |
                             7549 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7550 ; 214  |//  #pragma asm
                             7551 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7552 ; 216  |//  #pragma endasm
                             7553 ; 217  |
                             7554 ; 218  |
                             7555 ; 219  |#ifdef COLOR_262K
                             7556 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7557 ; 221  |#elif defined(COLOR_65K)
                             7558 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             7559 ; 223  |#else
                             7560 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7561 ; 225  |#endif
                             7562 ; 226  |    
                             7563 ; 227  |#endif // #ifndef _TYPES_H
                             7564 
                             7566 
                             7567 ; 29   |
                             7568 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7569 ; 31   |//   Pulse Width Modulator STMP Registers 
                             7570 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7571 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                             7572 ; 34   |
                             7573 ; 35   |
                             7574 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             7575 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                             7576 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                             7577 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                             7578 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                             7579 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                             7580 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                             7581 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                             7582 ; 44   |
                             7583 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                             7584 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                             7585 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                             7586 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                             7587 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                             7588 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7589 ; 51   |
                             7590 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                             7591 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
                             7592 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                             7593 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                             7594 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                             7595 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                             7596 ; 58   |
                             7597 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                             7598 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                             7599 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                             7600 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                             7601 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                             7602 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                             7603 ; 65   |
                             7604 ; 66   |typedef union               
                             7605 ; 67   |{
                             7606 ; 68   |    struct {
                             7607 ; 69   |        int PWM0_EN                    :1;
                             7608 ; 70   |        int PWM1_EN                    :1;
                             7609 ; 71   |        int PWM2_EN                    :1;
                             7610 ; 72   |        int PWM3_EN                    :1;
                             7611 ; 73   |        int RSVD0                      :4;
                             7612 ; 74   |        int CDIV                       :2;
                             7613 ; 75   |        int RSVD1                      :13;
                             7614 ; 76   |        int MSTR_EN                    :1;
                             7615 ; 77   |    } B;
                             7616 ; 78   |    int I;
                             7617 ; 79   |} pwmcsr_type;
                             7618 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                             7619 ; 81   |
                             7620 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                             7621 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                             7622 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                             7623 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                             7624 ; 86   |
                             7625 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                             7626 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                             7627 ; 89   |
                             7628 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                             7629 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                             7630 ; 92   |
                             7631 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                             7632 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                             7633 ; 95   |
                             7634 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                             7635 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                             7636 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                             7637 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                             7638 ; 100  |
                             7639 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                             7640 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                             7641 ; 103  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7642 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                             7643 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                             7644 ; 106  |
                             7645 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                             7646 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                             7647 ; 109  |
                             7648 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                             7649 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                             7650 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                             7651 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                             7652 ; 114  |
                             7653 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                             7654 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                             7655 ; 117  |
                             7656 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
                             7657 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                             7658 ; 120  |
                             7659 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                             7660 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                             7661 ; 123  |
                             7662 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             7663 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                             7664 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                             7665 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                             7666 ; 128  |
                             7667 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                             7668 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                             7669 ; 131  |
                             7670 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                             7671 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                             7672 ; 134  |
                             7673 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                             7674 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                             7675 ; 137  |
                             7676 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             7677 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                             7678 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                             7679 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                             7680 ; 142  |
                             7681 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                             7682 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                             7683 ; 145  |
                             7684 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                             7685 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                             7686 ; 148  |
                             7687 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                             7688 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                             7689 ; 151  |
                             7690 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             7691 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                             7692 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                             7693 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                             7694 ; 156  |
                             7695 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7696 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                             7697 ; 159  |
                             7698 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                             7699 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
                             7700 ; 162  |
                             7701 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                             7702 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                             7703 ; 165  |
                             7704 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             7705 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                             7706 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                             7707 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                             7708 ; 170  |
                             7709 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                             7710 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                             7711 ; 173  |
                             7712 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                             7713 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                             7714 ; 176  |
                             7715 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                             7716 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                             7717 ; 179  |
                             7718 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                             7719 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                             7720 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                             7721 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                             7722 ; 184  |
                             7723 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                             7724 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                             7725 ; 187  |
                             7726 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                             7727 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                             7728 ; 190  |
                             7729 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                             7730 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                             7731 ; 193  |
                             7732 ; 194  |typedef union               
                             7733 ; 195  |{
                             7734 ; 196  |    struct {
                             7735 ; 197  |       int ACTIVE                    :12;
                             7736 ; 198  |       int INACTIVE                  :12;
                             7737 ; 199  |    } B;
                             7738 ; 200  |    int I;
                             7739 ; 201  |} pwmchan_type;
                             7740 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                             7741 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                             7742 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
                             7743 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                             7744 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                             7745 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7746 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                             7747 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                             7748 ; 210  |
                             7749 ; 211  |#endif
                             7750 ; 212  |
                             7751 ; 213  |
                             7752 ; 214  |
                             7753 ; 215  |
                             7754 
                             7756 
                             7757 ; 28   |#include "regsrevision.h"
                             7758 
                             7760 
                             7761 ; 1    |#if !(defined(__HW_REVR))
                             7762 ; 2    |#define __HW_REVR 1
                             7763 ; 3    |
                             7764 ; 4    |
                             7765 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                             7766 ; 6    |
                             7767 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                             7768 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                             7769 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                             7770 ; 10   |
                             7771 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                             7772 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                             7773 ; 13   |
                             7774 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                             7775 ; 15   |
                             7776 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                             7777 ; 17   |
                             7778 ; 18   |
                             7779 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                             7780 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                             7781 ; 21   |//  June15 2004: C struct updated to be correct: 
                             7782 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                             7783 ; 23   |typedef union               
                             7784 ; 24   |{
                             7785 ; 25   |    struct {
                             7786 ; 26   |        unsigned RMN    :5;     //Minor Revision
                             7787 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                             7788 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                             7789 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                             7790 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                             7791 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                             7792 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                             7793 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                             7794 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                             7795 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                             7796 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                             7797 ; 37   |        unsigned RMJ    :16;    //Major Revision
                             7798 ; 38   |    } B;
                             7799 ; 39   |
                             7800 ; 40   |    int I;
                             7801 ; 41   |
                             7802 ; 42   |} revr_type;
                             7803 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                             7804 ; 44   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7805 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                             7806 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                             7807 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                             7808 ; 48   |
                             7809 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                             7810 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                             7811 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                             7812 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                             7813 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                             7814 ; 54   |
                             7815 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                             7816 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                             7817 ; 57   |
                             7818 ; 58   |#endif //!@def(__HW_REVR)
                             7819 ; 59   |
                             7820 
                             7822 
                             7823 ; 29   |#include "regsrtc.h"
                             7824 
                             7826 
                             7827 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             7828 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7829 ; 3    |// Filename: regsrtc.inc
                             7830 ; 4    |// Description: Register definitions for RTC interface
                             7831 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             7832 ; 6    |// The following naming conventions are followed in this file.
                             7833 ; 7    |// All registers are named using the format...
                             7834 ; 8    |//     HW_<module>_<regname>
                             7835 ; 9    |// where <module> is the module name which can be any of the following...
                             7836 ; 10   |//     USB20
                             7837 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             7838 ; 12   |// module name includes a number starting from 0 for the first instance of
                             7839 ; 13   |// that module)
                             7840 ; 14   |// <regname> is the specific register within that module
                             7841 ; 15   |// We also define the following...
                             7842 ; 16   |//     HW_<module>_<regname>_BITPOS
                             7843 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             7844 ; 18   |//     HW_<module>_<regname>_SETMASK
                             7845 ; 19   |// which does something else, and
                             7846 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             7847 ; 21   |// which does something else.
                             7848 ; 22   |// Other rules
                             7849 ; 23   |//     All caps
                             7850 ; 24   |//     Numeric identifiers start at 0
                             7851 ; 25   |#if !(defined(regsrtcinc))
                             7852 ; 26   |#define regsrtcinc 1
                             7853 ; 27   |
                             7854 ; 28   |#include "types.h"
                             7855 
                             7857 
                             7858 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7859 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7860 ; 3    |//
                             7861 ; 4    |// Filename: types.h
                             7862 ; 5    |// Description: Standard data types
                             7863 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7864 ; 7    |
                             7865 ; 8    |#ifndef _TYPES_H
                             7866 ; 9    |#define _TYPES_H
                             7867 ; 10   |
                             7868 ; 11   |// TODO:  move this outta here!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7869 ; 12   |#if !defined(NOERROR)
                             7870 ; 13   |#define NOERROR 0
                             7871 ; 14   |#define SUCCESS 0
                             7872 ; 15   |#endif 
                             7873 ; 16   |#if !defined(SUCCESS)
                             7874 ; 17   |#define SUCCESS  0
                             7875 ; 18   |#endif
                             7876 ; 19   |#if !defined(ERROR)
                             7877 ; 20   |#define ERROR   -1
                             7878 ; 21   |#endif
                             7879 ; 22   |#if !defined(FALSE)
                             7880 ; 23   |#define FALSE 0
                             7881 ; 24   |#endif
                             7882 ; 25   |#if !defined(TRUE)
                             7883 ; 26   |#define TRUE  1
                             7884 ; 27   |#endif
                             7885 ; 28   |
                             7886 ; 29   |#if !defined(NULL)
                             7887 ; 30   |#define NULL 0
                             7888 ; 31   |#endif
                             7889 ; 32   |
                             7890 ; 33   |#define MAX_INT     0x7FFFFF
                             7891 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7892 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7893 ; 36   |#define MAX_ULONG   (-1) 
                             7894 ; 37   |
                             7895 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7896 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7897 ; 40   |
                             7898 ; 41   |
                             7899 ; 42   |#define BYTE    unsigned char       // btVarName
                             7900 ; 43   |#define CHAR    signed char         // cVarName
                             7901 ; 44   |#define USHORT  unsigned short      // usVarName
                             7902 ; 45   |#define SHORT   unsigned short      // sVarName
                             7903 ; 46   |#define WORD    unsigned int        // wVarName
                             7904 ; 47   |#define INT     signed int          // iVarName
                             7905 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7906 ; 49   |#define LONG    signed long         // lVarName
                             7907 ; 50   |#define BOOL    unsigned int        // bVarName
                             7908 ; 51   |#define FRACT   _fract              // frVarName
                             7909 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7910 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7911 ; 54   |#define FLOAT   float               // fVarName
                             7912 ; 55   |#define DBL     double              // dVarName
                             7913 ; 56   |#define ENUM    enum                // eVarName
                             7914 ; 57   |#define CMX     _complex            // cmxVarName
                             7915 ; 58   |typedef WORD UCS3;                   // 
                             7916 ; 59   |
                             7917 ; 60   |#define UINT16  unsigned short
                             7918 ; 61   |#define UINT8   unsigned char   
                             7919 ; 62   |#define UINT32  unsigned long
                             7920 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7921 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7922 ; 65   |#define WCHAR   UINT16
                             7923 ; 66   |
                             7924 ; 67   |//UINT128 is 16 bytes or 6 words
                             7925 ; 68   |typedef struct UINT128_3500 {   
                             7926 ; 69   |    int val[6];     
                             7927 ; 70   |} UINT128_3500;
                             7928 ; 71   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7929 ; 72   |#define UINT128   UINT128_3500
                             7930 ; 73   |
                             7931 ; 74   |// Little endian word packed byte strings:   
                             7932 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7933 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7934 ; 77   |// Little endian word packed byte strings:   
                             7935 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7936 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7937 ; 80   |
                             7938 ; 81   |// Declare Memory Spaces To Use When Coding
                             7939 ; 82   |// A. Sector Buffers
                             7940 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7941 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7942 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7943 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7944 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7945 ; 88   |// B. Media DDI Memory
                             7946 ; 89   |#define MEDIA_DDI_MEM _Y
                             7947 ; 90   |
                             7948 ; 91   |
                             7949 ; 92   |
                             7950 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7951 ; 94   |// Examples of circular pointers:
                             7952 ; 95   |//    INT CIRC cpiVarName
                             7953 ; 96   |//    DWORD CIRC cpdwVarName
                             7954 ; 97   |
                             7955 ; 98   |#define RETCODE INT                 // rcVarName
                             7956 ; 99   |
                             7957 ; 100  |// generic bitfield structure
                             7958 ; 101  |struct Bitfield {
                             7959 ; 102  |    unsigned int B0  :1;
                             7960 ; 103  |    unsigned int B1  :1;
                             7961 ; 104  |    unsigned int B2  :1;
                             7962 ; 105  |    unsigned int B3  :1;
                             7963 ; 106  |    unsigned int B4  :1;
                             7964 ; 107  |    unsigned int B5  :1;
                             7965 ; 108  |    unsigned int B6  :1;
                             7966 ; 109  |    unsigned int B7  :1;
                             7967 ; 110  |    unsigned int B8  :1;
                             7968 ; 111  |    unsigned int B9  :1;
                             7969 ; 112  |    unsigned int B10 :1;
                             7970 ; 113  |    unsigned int B11 :1;
                             7971 ; 114  |    unsigned int B12 :1;
                             7972 ; 115  |    unsigned int B13 :1;
                             7973 ; 116  |    unsigned int B14 :1;
                             7974 ; 117  |    unsigned int B15 :1;
                             7975 ; 118  |    unsigned int B16 :1;
                             7976 ; 119  |    unsigned int B17 :1;
                             7977 ; 120  |    unsigned int B18 :1;
                             7978 ; 121  |    unsigned int B19 :1;
                             7979 ; 122  |    unsigned int B20 :1;
                             7980 ; 123  |    unsigned int B21 :1;
                             7981 ; 124  |    unsigned int B22 :1;
                             7982 ; 125  |    unsigned int B23 :1;
                             7983 ; 126  |};
                             7984 ; 127  |
                             7985 ; 128  |union BitInt {
                             7986 ; 129  |        struct Bitfield B;
                             7987 ; 130  |        int        I;
                             7988 ; 131  |};
                             7989 ; 132  |
                             7990 ; 133  |#define MAX_MSG_LENGTH 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7991 ; 134  |struct CMessage
                             7992 ; 135  |{
                             7993 ; 136  |        unsigned int m_uLength;
                             7994 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7995 ; 138  |};
                             7996 ; 139  |
                             7997 ; 140  |typedef struct {
                             7998 ; 141  |    WORD m_wLength;
                             7999 ; 142  |    WORD m_wMessage;
                             8000 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8001 ; 144  |} Message;
                             8002 ; 145  |
                             8003 ; 146  |struct MessageQueueDescriptor
                             8004 ; 147  |{
                             8005 ; 148  |        int *m_pBase;
                             8006 ; 149  |        int m_iModulo;
                             8007 ; 150  |        int m_iSize;
                             8008 ; 151  |        int *m_pHead;
                             8009 ; 152  |        int *m_pTail;
                             8010 ; 153  |};
                             8011 ; 154  |
                             8012 ; 155  |struct ModuleEntry
                             8013 ; 156  |{
                             8014 ; 157  |    int m_iSignaledEventMask;
                             8015 ; 158  |    int m_iWaitEventMask;
                             8016 ; 159  |    int m_iResourceOfCode;
                             8017 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8018 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8019 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8020 ; 163  |    int m_uTimeOutHigh;
                             8021 ; 164  |    int m_uTimeOutLow;
                             8022 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8023 ; 166  |};
                             8024 ; 167  |
                             8025 ; 168  |union WaitMask{
                             8026 ; 169  |    struct B{
                             8027 ; 170  |        unsigned int m_bNone     :1;
                             8028 ; 171  |        unsigned int m_bMessage  :1;
                             8029 ; 172  |        unsigned int m_bTimer    :1;
                             8030 ; 173  |        unsigned int m_bButton   :1;
                             8031 ; 174  |    } B;
                             8032 ; 175  |    int I;
                             8033 ; 176  |} ;
                             8034 ; 177  |
                             8035 ; 178  |
                             8036 ; 179  |struct Button {
                             8037 ; 180  |        WORD wButtonEvent;
                             8038 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8039 ; 182  |};
                             8040 ; 183  |
                             8041 ; 184  |struct Message {
                             8042 ; 185  |        WORD wMsgLength;
                             8043 ; 186  |        WORD wMsgCommand;
                             8044 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8045 ; 188  |};
                             8046 ; 189  |
                             8047 ; 190  |union EventTypes {
                             8048 ; 191  |        struct CMessage msg;
                             8049 ; 192  |        struct Button Button ;
                             8050 ; 193  |        struct Message Message;
                             8051 ; 194  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8052 ; 195  |
                             8053 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8054 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8055 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8056 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8057 ; 200  |
                             8058 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8059 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8060 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8061 ; 204  |
                             8062 ; 205  |#if DEBUG
                             8063 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8064 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8065 ; 208  |#else 
                             8066 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8067 ; 210  |#define DebugBuildAssert(x)    
                             8068 ; 211  |#endif
                             8069 ; 212  |
                             8070 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8071 ; 214  |//  #pragma asm
                             8072 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8073 ; 216  |//  #pragma endasm
                             8074 ; 217  |
                             8075 ; 218  |
                             8076 ; 219  |#ifdef COLOR_262K
                             8077 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8078 ; 221  |#elif defined(COLOR_65K)
                             8079 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8080 ; 223  |#else
                             8081 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8082 ; 225  |#endif
                             8083 ; 226  |    
                             8084 ; 227  |#endif // #ifndef _TYPES_H
                             8085 
                             8087 
                             8088 ; 29   |
                             8089 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8090 ; 31   |
                             8091 ; 32   |//   RTC STMP Registers 
                             8092 ; 33   |//   Edited 2/26/2002 J. Ferrara
                             8093 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8094 ; 35   |
                             8095 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                             8096 ; 37   |
                             8097 ; 38   |
                             8098 ; 39   |
                             8099 ; 40   |
                             8100 ; 41   |
                             8101 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                             8102 ; 43   |
                             8103 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                             8104 ; 45   |
                             8105 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                             8106 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                             8107 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                             8108 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                             8109 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                             8110 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8111 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                             8112 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                             8113 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                             8114 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                             8115 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                             8116 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                             8117 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                             8118 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                             8119 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                             8120 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                             8121 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                             8122 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                             8123 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                             8124 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                             8125 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                             8126 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                             8127 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                             8128 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                             8129 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                             8130 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                             8131 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                             8132 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                             8133 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                             8134 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                             8135 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                             8136 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                             8137 ; 78   |
                             8138 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                             8139 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
                             8140 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                             8141 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                             8142 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                             8143 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
                             8144 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                             8145 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                             8146 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                             8147 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                             8148 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                             8149 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                             8150 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                             8151 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
                             8152 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                             8153 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                             8154 ; 95   |
                             8155 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8156 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                             8157 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                             8158 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                             8159 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                             8160 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                             8161 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                             8162 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                             8163 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                             8164 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                             8165 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                             8166 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                             8167 ; 108  |
                             8168 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                             8169 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                             8170 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                             8171 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                             8172 ; 113  |
                             8173 ; 114  |
                             8174 ; 115  |typedef union               
                             8175 ; 116  |{
                             8176 ; 117  |    struct {
                             8177 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                             8178 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                             8179 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                             8180 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                             8181 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                             8182 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                             8183 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                             8184 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                             8185 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                             8186 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                             8187 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                             8188 ; 129  |    } B;
                             8189 ; 130  |    int I;
                             8190 ; 131  |    unsigned int U;
                             8191 ; 132  |} rtc_csr_type;
                             8192 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                             8193 ; 134  |
                             8194 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                             8195 ; 136  |
                             8196 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                             8197 ; 138  |
                             8198 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                             8199 ; 140  |
                             8200 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                             8201 ; 142  |
                             8202 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                             8203 ; 144  |
                             8204 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                             8205 ; 146  |
                             8206 ; 147  |typedef union               
                             8207 ; 148  |{
                             8208 ; 149  |    struct {
                             8209 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                             8210 ; 151  |    } B;
                             8211 ; 152  |    int I;
                             8212 ; 153  |    unsigned int U;
                             8213 ; 154  |} rtc_mseconds0_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8214 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                             8215 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                             8216 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                             8217 ; 158  |
                             8218 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                             8219 ; 160  |
                             8220 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                             8221 ; 162  |
                             8222 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                             8223 ; 164  |
                             8224 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                             8225 ; 166  |
                             8226 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                             8227 ; 168  |
                             8228 ; 169  |typedef union               
                             8229 ; 170  |{
                             8230 ; 171  |    struct {
                             8231 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                             8232 ; 173  |    } B;
                             8233 ; 174  |    int I;
                             8234 ; 175  |    unsigned int U;
                             8235 ; 176  |} rtc_mseconds1_type;
                             8236 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                             8237 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                             8238 ; 179  |
                             8239 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                             8240 ; 181  |#define HW_RTC_UP_OFFSET 2
                             8241 ; 182  |
                             8242 ; 183  |
                             8243 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                             8244 ; 185  |
                             8245 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                             8246 ; 187  |
                             8247 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                             8248 ; 189  |
                             8249 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                             8250 ; 191  |
                             8251 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                             8252 ; 193  |
                             8253 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                             8254 ; 195  |
                             8255 ; 196  |typedef union               
                             8256 ; 197  |{
                             8257 ; 198  |    struct {
                             8258 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                             8259 ; 200  |    } B;
                             8260 ; 201  |    int I;
                             8261 ; 202  |    unsigned int U;
                             8262 ; 203  |} rtc_watchdog_type;
                             8263 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
                             8264 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                             8265 ; 206  |
                             8266 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                             8267 ; 208  |
                             8268 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                             8269 ; 210  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8270 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                             8271 ; 212  |
                             8272 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                             8273 ; 214  |
                             8274 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                             8275 ; 216  |
                             8276 ; 217  |typedef union               
                             8277 ; 218  |{
                             8278 ; 219  |    struct {
                             8279 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                             8280 ; 221  |    } B;
                             8281 ; 222  |    int I;
                             8282 ; 223  |    unsigned int U;
                             8283 ; 224  |} rtc_alarm0_type;
                             8284 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                             8285 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                             8286 ; 227  |
                             8287 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                             8288 ; 229  |
                             8289 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                             8290 ; 231  |
                             8291 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                             8292 ; 233  |
                             8293 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                             8294 ; 235  |
                             8295 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                             8296 ; 237  |
                             8297 ; 238  |typedef union               
                             8298 ; 239  |{
                             8299 ; 240  |    struct {
                             8300 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                             8301 ; 242  |    } B;
                             8302 ; 243  |    int I;
                             8303 ; 244  |    unsigned int U;
                             8304 ; 245  |} rtc_alarm1_type;
                             8305 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
                             8306 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                             8307 ; 248  |
                             8308 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                             8309 ; 250  |
                             8310 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                             8311 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                             8312 ; 253  |
                             8313 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                             8314 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                             8315 ; 256  |
                             8316 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                             8317 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                             8318 ; 259  |
                             8319 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                             8320 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                             8321 ; 262  |
                             8322 ; 263  |typedef union               
                             8323 ; 264  |{
                             8324 ; 265  |    struct {
                             8325 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8326 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                             8327 ; 268  |    } B;
                             8328 ; 269  |    int I;
                             8329 ; 270  |    unsigned int U;
                             8330 ; 271  |} rtc_xtaldivide_type;
                             8331 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                             8332 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                             8333 ; 274  |
                             8334 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                             8335 ; 276  |
                             8336 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                             8337 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                             8338 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                             8339 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                             8340 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                             8341 ; 282  |
                             8342 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                             8343 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                             8344 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                             8345 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                             8346 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                             8347 ; 288  |
                             8348 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
                             8349 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                             8350 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                             8351 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                             8352 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                             8353 ; 294  |
                             8354 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                             8355 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                             8356 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
                             8357 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                             8358 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                             8359 ; 300  |
                             8360 ; 301  |typedef union               
                             8361 ; 302  |{
                             8362 ; 303  |   struct {
                             8363 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                             8364 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                             8365 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                             8366 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                             8367 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                             8368 ; 309  |   } B;
                             8369 ; 310  |    int I;
                             8370 ; 311  |    unsigned int U;
                             8371 ; 312  |} rtc_PERSISTENT0_type;
                             8372 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                             8373 ; 314  |
                             8374 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                             8375 ; 316  |
                             8376 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                             8377 ; 318  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8378 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                             8379 ; 320  |
                             8380 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                             8381 ; 322  |
                             8382 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                             8383 ; 324  |
                             8384 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                             8385 ; 326  |
                             8386 ; 327  |
                             8387 ; 328  |typedef union               
                             8388 ; 329  |{
                             8389 ; 330  |    struct {
                             8390 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                             8391 ; 332  |    } B;
                             8392 ; 333  |    int I;
                             8393 ; 334  |    unsigned int U;
                             8394 ; 335  |} rtc_PERSISTENT1_type;
                             8395 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                             8396 ; 337  |
                             8397 ; 338  |
                             8398 ; 339  |#endif
                             8399 ; 340  |
                             8400 ; 341  |
                             8401 ; 342  |
                             8402 ; 343  |
                             8403 ; 344  |
                             8404 ; 345  |
                             8405 ; 346  |
                             8406 ; 347  |
                             8407 ; 348  |
                             8408 ; 349  |
                             8409 ; 350  |
                             8410 ; 351  |
                             8411 ; 352  |
                             8412 ; 353  |
                             8413 
                             8415 
                             8416 ; 30   |#include "regsspare.h"
                             8417 
                             8419 
                             8420 ; 1    |#if !(defined(RESGSSPARE_INC))
                             8421 ; 2    |#define RESGSSPARE_INC 1
                             8422 ; 3    |
                             8423 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                             8424 ; 5    |
                             8425 ; 6    |
                             8426 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                             8427 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                             8428 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                             8429 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                             8430 ; 11   |
                             8431 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                             8432 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                             8433 ; 14   |
                             8434 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                             8435 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                             8436 ; 17   |
                             8437 ; 18   |
                             8438 ; 19   |
                             8439 ; 20   |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8440 ; 21   |{
                             8441 ; 22   |    struct {
                             8442 ; 23   |        int      I2SS       :1;     
                             8443 ; 24   |        int      USBSELECT  :1;     
                             8444 ; 25   |        unsigned            :6;
                             8445 ; 26   |        int      USBPLUGIN  :1;     
                             8446 ; 27   |        int      PSWITCH    :1;     
                             8447 ; 28   |    } B;
                             8448 ; 29   |
                             8449 ; 30   |    int I;
                             8450 ; 31   |
                             8451 ; 32   |} spare_type;
                             8452 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                             8453 ; 34   |
                             8454 ; 35   |
                             8455 ; 36   |
                             8456 ; 37   |#endif
                             8457 
                             8459 
                             8460 ; 31   |#include "regsspi.h"
                             8461 
                             8463 
                             8464 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8465 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                             8466 ; 3    |//;; Filename    : regsspi.inc
                             8467 ; 4    |//;; Description : Register definitions for SPI interface
                             8468 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8469 ; 6    |
                             8470 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                             8471 ; 8    |// The following naming conventions are followed in this file.
                             8472 ; 9    |// All registers are named using the format...
                             8473 ; 10   |//     HW_<module>_<regname>
                             8474 ; 11   |// where <module> is the module name which can be any of the following...
                             8475 ; 12   |//     USB20
                             8476 ; 13   |// (Note that when there is more than one copy of a particular module, the
                             8477 ; 14   |// module name includes a number starting from 0 for the first instance of
                             8478 ; 15   |// that module)
                             8479 ; 16   |// <regname> is the specific register within that module
                             8480 ; 17   |// We also define the following...
                             8481 ; 18   |//     HW_<module>_<regname>_BITPOS
                             8482 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             8483 ; 20   |//     HW_<module>_<regname>_SETMASK
                             8484 ; 21   |// which does something else, and
                             8485 ; 22   |//     HW_<module>_<regname>_CLRMASK
                             8486 ; 23   |// which does something else.
                             8487 ; 24   |// Other rules
                             8488 ; 25   |//     All caps
                             8489 ; 26   |//     Numeric identifiers start at 0
                             8490 ; 27   |#if !(defined(regsspiinc))
                             8491 ; 28   |#define regsspiinc 1
                             8492 ; 29   |
                             8493 ; 30   |#include "types.h"
                             8494 
                             8496 
                             8497 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8498 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8499 ; 3    |//
                             8500 ; 4    |// Filename: types.h
                             8501 ; 5    |// Description: Standard data types
                             8502 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8503 ; 7    |
                             8504 ; 8    |#ifndef _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8505 ; 9    |#define _TYPES_H
                             8506 ; 10   |
                             8507 ; 11   |// TODO:  move this outta here!
                             8508 ; 12   |#if !defined(NOERROR)
                             8509 ; 13   |#define NOERROR 0
                             8510 ; 14   |#define SUCCESS 0
                             8511 ; 15   |#endif 
                             8512 ; 16   |#if !defined(SUCCESS)
                             8513 ; 17   |#define SUCCESS  0
                             8514 ; 18   |#endif
                             8515 ; 19   |#if !defined(ERROR)
                             8516 ; 20   |#define ERROR   -1
                             8517 ; 21   |#endif
                             8518 ; 22   |#if !defined(FALSE)
                             8519 ; 23   |#define FALSE 0
                             8520 ; 24   |#endif
                             8521 ; 25   |#if !defined(TRUE)
                             8522 ; 26   |#define TRUE  1
                             8523 ; 27   |#endif
                             8524 ; 28   |
                             8525 ; 29   |#if !defined(NULL)
                             8526 ; 30   |#define NULL 0
                             8527 ; 31   |#endif
                             8528 ; 32   |
                             8529 ; 33   |#define MAX_INT     0x7FFFFF
                             8530 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8531 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8532 ; 36   |#define MAX_ULONG   (-1) 
                             8533 ; 37   |
                             8534 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8535 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8536 ; 40   |
                             8537 ; 41   |
                             8538 ; 42   |#define BYTE    unsigned char       // btVarName
                             8539 ; 43   |#define CHAR    signed char         // cVarName
                             8540 ; 44   |#define USHORT  unsigned short      // usVarName
                             8541 ; 45   |#define SHORT   unsigned short      // sVarName
                             8542 ; 46   |#define WORD    unsigned int        // wVarName
                             8543 ; 47   |#define INT     signed int          // iVarName
                             8544 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8545 ; 49   |#define LONG    signed long         // lVarName
                             8546 ; 50   |#define BOOL    unsigned int        // bVarName
                             8547 ; 51   |#define FRACT   _fract              // frVarName
                             8548 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8549 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8550 ; 54   |#define FLOAT   float               // fVarName
                             8551 ; 55   |#define DBL     double              // dVarName
                             8552 ; 56   |#define ENUM    enum                // eVarName
                             8553 ; 57   |#define CMX     _complex            // cmxVarName
                             8554 ; 58   |typedef WORD UCS3;                   // 
                             8555 ; 59   |
                             8556 ; 60   |#define UINT16  unsigned short
                             8557 ; 61   |#define UINT8   unsigned char   
                             8558 ; 62   |#define UINT32  unsigned long
                             8559 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8560 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8561 ; 65   |#define WCHAR   UINT16
                             8562 ; 66   |
                             8563 ; 67   |//UINT128 is 16 bytes or 6 words
                             8564 ; 68   |typedef struct UINT128_3500 {   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8565 ; 69   |    int val[6];     
                             8566 ; 70   |} UINT128_3500;
                             8567 ; 71   |
                             8568 ; 72   |#define UINT128   UINT128_3500
                             8569 ; 73   |
                             8570 ; 74   |// Little endian word packed byte strings:   
                             8571 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8572 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8573 ; 77   |// Little endian word packed byte strings:   
                             8574 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8575 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8576 ; 80   |
                             8577 ; 81   |// Declare Memory Spaces To Use When Coding
                             8578 ; 82   |// A. Sector Buffers
                             8579 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8580 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8581 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8582 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8583 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8584 ; 88   |// B. Media DDI Memory
                             8585 ; 89   |#define MEDIA_DDI_MEM _Y
                             8586 ; 90   |
                             8587 ; 91   |
                             8588 ; 92   |
                             8589 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8590 ; 94   |// Examples of circular pointers:
                             8591 ; 95   |//    INT CIRC cpiVarName
                             8592 ; 96   |//    DWORD CIRC cpdwVarName
                             8593 ; 97   |
                             8594 ; 98   |#define RETCODE INT                 // rcVarName
                             8595 ; 99   |
                             8596 ; 100  |// generic bitfield structure
                             8597 ; 101  |struct Bitfield {
                             8598 ; 102  |    unsigned int B0  :1;
                             8599 ; 103  |    unsigned int B1  :1;
                             8600 ; 104  |    unsigned int B2  :1;
                             8601 ; 105  |    unsigned int B3  :1;
                             8602 ; 106  |    unsigned int B4  :1;
                             8603 ; 107  |    unsigned int B5  :1;
                             8604 ; 108  |    unsigned int B6  :1;
                             8605 ; 109  |    unsigned int B7  :1;
                             8606 ; 110  |    unsigned int B8  :1;
                             8607 ; 111  |    unsigned int B9  :1;
                             8608 ; 112  |    unsigned int B10 :1;
                             8609 ; 113  |    unsigned int B11 :1;
                             8610 ; 114  |    unsigned int B12 :1;
                             8611 ; 115  |    unsigned int B13 :1;
                             8612 ; 116  |    unsigned int B14 :1;
                             8613 ; 117  |    unsigned int B15 :1;
                             8614 ; 118  |    unsigned int B16 :1;
                             8615 ; 119  |    unsigned int B17 :1;
                             8616 ; 120  |    unsigned int B18 :1;
                             8617 ; 121  |    unsigned int B19 :1;
                             8618 ; 122  |    unsigned int B20 :1;
                             8619 ; 123  |    unsigned int B21 :1;
                             8620 ; 124  |    unsigned int B22 :1;
                             8621 ; 125  |    unsigned int B23 :1;
                             8622 ; 126  |};
                             8623 ; 127  |
                             8624 ; 128  |union BitInt {
                             8625 ; 129  |        struct Bitfield B;
                             8626 ; 130  |        int        I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8627 ; 131  |};
                             8628 ; 132  |
                             8629 ; 133  |#define MAX_MSG_LENGTH 10
                             8630 ; 134  |struct CMessage
                             8631 ; 135  |{
                             8632 ; 136  |        unsigned int m_uLength;
                             8633 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8634 ; 138  |};
                             8635 ; 139  |
                             8636 ; 140  |typedef struct {
                             8637 ; 141  |    WORD m_wLength;
                             8638 ; 142  |    WORD m_wMessage;
                             8639 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8640 ; 144  |} Message;
                             8641 ; 145  |
                             8642 ; 146  |struct MessageQueueDescriptor
                             8643 ; 147  |{
                             8644 ; 148  |        int *m_pBase;
                             8645 ; 149  |        int m_iModulo;
                             8646 ; 150  |        int m_iSize;
                             8647 ; 151  |        int *m_pHead;
                             8648 ; 152  |        int *m_pTail;
                             8649 ; 153  |};
                             8650 ; 154  |
                             8651 ; 155  |struct ModuleEntry
                             8652 ; 156  |{
                             8653 ; 157  |    int m_iSignaledEventMask;
                             8654 ; 158  |    int m_iWaitEventMask;
                             8655 ; 159  |    int m_iResourceOfCode;
                             8656 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8657 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8658 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8659 ; 163  |    int m_uTimeOutHigh;
                             8660 ; 164  |    int m_uTimeOutLow;
                             8661 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8662 ; 166  |};
                             8663 ; 167  |
                             8664 ; 168  |union WaitMask{
                             8665 ; 169  |    struct B{
                             8666 ; 170  |        unsigned int m_bNone     :1;
                             8667 ; 171  |        unsigned int m_bMessage  :1;
                             8668 ; 172  |        unsigned int m_bTimer    :1;
                             8669 ; 173  |        unsigned int m_bButton   :1;
                             8670 ; 174  |    } B;
                             8671 ; 175  |    int I;
                             8672 ; 176  |} ;
                             8673 ; 177  |
                             8674 ; 178  |
                             8675 ; 179  |struct Button {
                             8676 ; 180  |        WORD wButtonEvent;
                             8677 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8678 ; 182  |};
                             8679 ; 183  |
                             8680 ; 184  |struct Message {
                             8681 ; 185  |        WORD wMsgLength;
                             8682 ; 186  |        WORD wMsgCommand;
                             8683 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8684 ; 188  |};
                             8685 ; 189  |
                             8686 ; 190  |union EventTypes {
                             8687 ; 191  |        struct CMessage msg;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8688 ; 192  |        struct Button Button ;
                             8689 ; 193  |        struct Message Message;
                             8690 ; 194  |};
                             8691 ; 195  |
                             8692 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8693 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8694 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8695 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8696 ; 200  |
                             8697 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8698 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8699 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8700 ; 204  |
                             8701 ; 205  |#if DEBUG
                             8702 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8703 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8704 ; 208  |#else 
                             8705 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8706 ; 210  |#define DebugBuildAssert(x)    
                             8707 ; 211  |#endif
                             8708 ; 212  |
                             8709 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8710 ; 214  |//  #pragma asm
                             8711 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8712 ; 216  |//  #pragma endasm
                             8713 ; 217  |
                             8714 ; 218  |
                             8715 ; 219  |#ifdef COLOR_262K
                             8716 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8717 ; 221  |#elif defined(COLOR_65K)
                             8718 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8719 ; 223  |#else
                             8720 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8721 ; 225  |#endif
                             8722 ; 226  |    
                             8723 ; 227  |#endif // #ifndef _TYPES_H
                             8724 
                             8726 
                             8727 ; 31   |
                             8728 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8729 ; 33   |
                             8730 ; 34   |//   SPI STMP3500 Registers 
                             8731 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                             8732 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8733 ; 37   |
                             8734 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                             8735 ; 39   |
                             8736 ; 40   |
                             8737 ; 41   |
                             8738 ; 42   |// /////////////////////////////////////////////
                             8739 ; 43   |// //  SPI Control/Status Register Bit Definitions
                             8740 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                             8741 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                             8742 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                             8743 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                             8744 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                             8745 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                             8746 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8747 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                             8748 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                             8749 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                             8750 ; 54   |
                             8751 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                             8752 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                             8753 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                             8754 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                             8755 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                             8756 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                             8757 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                             8758 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                             8759 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                             8760 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                             8761 ; 65   |
                             8762 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                             8763 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                             8764 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                             8765 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                             8766 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                             8767 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                             8768 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                             8769 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                             8770 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                             8771 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                             8772 ; 76   |
                             8773 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                             8774 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                             8775 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                             8776 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                             8777 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                             8778 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                             8779 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                             8780 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                             8781 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                             8782 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                             8783 ; 87   |
                             8784 ; 88   |typedef union               
                             8785 ; 89   |{
                             8786 ; 90   |    struct {
                             8787 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                             8788 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                             8789 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                             8790 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                             8791 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                             8792 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                             8793 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                             8794 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                             8795 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                             8796 ; 100  |    } B;
                             8797 ; 101  |
                             8798 ; 102  |    int I;
                             8799 ; 103  |    unsigned int U;
                             8800 ; 104  |} spcsr_type;
                             8801 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                             8802 ; 106  |
                             8803 ; 107  |// /////////////////////////////////////////////
                             8804 ; 108  |// //  SPI Data Register Bit Definitions
                             8805 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                             8806 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                             8807 ; 111  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8808 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                             8809 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                             8810 ; 114  |
                             8811 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                             8812 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                             8813 ; 117  |
                             8814 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                             8815 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                             8816 ; 120  |
                             8817 ; 121  |typedef union               
                             8818 ; 122  |{
                             8819 ; 123  |    struct {
                             8820 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                             8821 ; 125  |    } B;
                             8822 ; 126  |
                             8823 ; 127  |    int I;
                             8824 ; 128  |    unsigned int U;
                             8825 ; 129  |} spdr_type;
                             8826 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                             8827 ; 131  |
                             8828 ; 132  |
                             8829 ; 133  |#endif
                             8830 ; 134  |
                             8831 ; 135  |
                             8832 
                             8834 
                             8835 ; 32   |#include "regsswizzle.h"
                             8836 
                             8838 
                             8839 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8840 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                             8841 ; 3    |//;; Filename    : regsswizzle.inc
                             8842 ; 4    |//;; Description : Register definitions for Swizzle interface
                             8843 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8844 ; 6    |
                             8845 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                             8846 ; 8    |// The following naming conventions are followed in this file.
                             8847 ; 9    |// All registers are named using the format...
                             8848 ; 10   |//     HW_<module>_<regname>
                             8849 ; 11   |// where <module> is the module name which can be any of the following...
                             8850 ; 12   |//     USB20
                             8851 ; 13   |// (Note that when there is more than one copy of a particular module, the
                             8852 ; 14   |// module name includes a number starting from 0 for the first instance of
                             8853 ; 15   |// that module)
                             8854 ; 16   |// <regname> is the specific register within that module
                             8855 ; 17   |// We also define the following...
                             8856 ; 18   |//     HW_<module>_<regname>_BITPOS
                             8857 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             8858 ; 20   |//     HW_<module>_<regname>_SETMASK
                             8859 ; 21   |// which does something else, and
                             8860 ; 22   |//     HW_<module>_<regname>_CLRMASK
                             8861 ; 23   |// which does something else.
                             8862 ; 24   |// Other rules
                             8863 ; 25   |//     All caps
                             8864 ; 26   |//     Numeric identifiers start at 0
                             8865 ; 27   |#if !(defined(regsswizzleinc))
                             8866 ; 28   |#define regsswizzleinc 1
                             8867 ; 29   |
                             8868 ; 30   |#include "types.h"
                             8869 
                             8871 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8872 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8873 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8874 ; 3    |//
                             8875 ; 4    |// Filename: types.h
                             8876 ; 5    |// Description: Standard data types
                             8877 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8878 ; 7    |
                             8879 ; 8    |#ifndef _TYPES_H
                             8880 ; 9    |#define _TYPES_H
                             8881 ; 10   |
                             8882 ; 11   |// TODO:  move this outta here!
                             8883 ; 12   |#if !defined(NOERROR)
                             8884 ; 13   |#define NOERROR 0
                             8885 ; 14   |#define SUCCESS 0
                             8886 ; 15   |#endif 
                             8887 ; 16   |#if !defined(SUCCESS)
                             8888 ; 17   |#define SUCCESS  0
                             8889 ; 18   |#endif
                             8890 ; 19   |#if !defined(ERROR)
                             8891 ; 20   |#define ERROR   -1
                             8892 ; 21   |#endif
                             8893 ; 22   |#if !defined(FALSE)
                             8894 ; 23   |#define FALSE 0
                             8895 ; 24   |#endif
                             8896 ; 25   |#if !defined(TRUE)
                             8897 ; 26   |#define TRUE  1
                             8898 ; 27   |#endif
                             8899 ; 28   |
                             8900 ; 29   |#if !defined(NULL)
                             8901 ; 30   |#define NULL 0
                             8902 ; 31   |#endif
                             8903 ; 32   |
                             8904 ; 33   |#define MAX_INT     0x7FFFFF
                             8905 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8906 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8907 ; 36   |#define MAX_ULONG   (-1) 
                             8908 ; 37   |
                             8909 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8910 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8911 ; 40   |
                             8912 ; 41   |
                             8913 ; 42   |#define BYTE    unsigned char       // btVarName
                             8914 ; 43   |#define CHAR    signed char         // cVarName
                             8915 ; 44   |#define USHORT  unsigned short      // usVarName
                             8916 ; 45   |#define SHORT   unsigned short      // sVarName
                             8917 ; 46   |#define WORD    unsigned int        // wVarName
                             8918 ; 47   |#define INT     signed int          // iVarName
                             8919 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8920 ; 49   |#define LONG    signed long         // lVarName
                             8921 ; 50   |#define BOOL    unsigned int        // bVarName
                             8922 ; 51   |#define FRACT   _fract              // frVarName
                             8923 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8924 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8925 ; 54   |#define FLOAT   float               // fVarName
                             8926 ; 55   |#define DBL     double              // dVarName
                             8927 ; 56   |#define ENUM    enum                // eVarName
                             8928 ; 57   |#define CMX     _complex            // cmxVarName
                             8929 ; 58   |typedef WORD UCS3;                   // 
                             8930 ; 59   |
                             8931 ; 60   |#define UINT16  unsigned short
                             8932 ; 61   |#define UINT8   unsigned char   
                             8933 ; 62   |#define UINT32  unsigned long
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8934 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8935 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8936 ; 65   |#define WCHAR   UINT16
                             8937 ; 66   |
                             8938 ; 67   |//UINT128 is 16 bytes or 6 words
                             8939 ; 68   |typedef struct UINT128_3500 {   
                             8940 ; 69   |    int val[6];     
                             8941 ; 70   |} UINT128_3500;
                             8942 ; 71   |
                             8943 ; 72   |#define UINT128   UINT128_3500
                             8944 ; 73   |
                             8945 ; 74   |// Little endian word packed byte strings:   
                             8946 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8947 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8948 ; 77   |// Little endian word packed byte strings:   
                             8949 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8950 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8951 ; 80   |
                             8952 ; 81   |// Declare Memory Spaces To Use When Coding
                             8953 ; 82   |// A. Sector Buffers
                             8954 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8955 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8956 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8957 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8958 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8959 ; 88   |// B. Media DDI Memory
                             8960 ; 89   |#define MEDIA_DDI_MEM _Y
                             8961 ; 90   |
                             8962 ; 91   |
                             8963 ; 92   |
                             8964 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8965 ; 94   |// Examples of circular pointers:
                             8966 ; 95   |//    INT CIRC cpiVarName
                             8967 ; 96   |//    DWORD CIRC cpdwVarName
                             8968 ; 97   |
                             8969 ; 98   |#define RETCODE INT                 // rcVarName
                             8970 ; 99   |
                             8971 ; 100  |// generic bitfield structure
                             8972 ; 101  |struct Bitfield {
                             8973 ; 102  |    unsigned int B0  :1;
                             8974 ; 103  |    unsigned int B1  :1;
                             8975 ; 104  |    unsigned int B2  :1;
                             8976 ; 105  |    unsigned int B3  :1;
                             8977 ; 106  |    unsigned int B4  :1;
                             8978 ; 107  |    unsigned int B5  :1;
                             8979 ; 108  |    unsigned int B6  :1;
                             8980 ; 109  |    unsigned int B7  :1;
                             8981 ; 110  |    unsigned int B8  :1;
                             8982 ; 111  |    unsigned int B9  :1;
                             8983 ; 112  |    unsigned int B10 :1;
                             8984 ; 113  |    unsigned int B11 :1;
                             8985 ; 114  |    unsigned int B12 :1;
                             8986 ; 115  |    unsigned int B13 :1;
                             8987 ; 116  |    unsigned int B14 :1;
                             8988 ; 117  |    unsigned int B15 :1;
                             8989 ; 118  |    unsigned int B16 :1;
                             8990 ; 119  |    unsigned int B17 :1;
                             8991 ; 120  |    unsigned int B18 :1;
                             8992 ; 121  |    unsigned int B19 :1;
                             8993 ; 122  |    unsigned int B20 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8994 ; 123  |    unsigned int B21 :1;
                             8995 ; 124  |    unsigned int B22 :1;
                             8996 ; 125  |    unsigned int B23 :1;
                             8997 ; 126  |};
                             8998 ; 127  |
                             8999 ; 128  |union BitInt {
                             9000 ; 129  |        struct Bitfield B;
                             9001 ; 130  |        int        I;
                             9002 ; 131  |};
                             9003 ; 132  |
                             9004 ; 133  |#define MAX_MSG_LENGTH 10
                             9005 ; 134  |struct CMessage
                             9006 ; 135  |{
                             9007 ; 136  |        unsigned int m_uLength;
                             9008 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9009 ; 138  |};
                             9010 ; 139  |
                             9011 ; 140  |typedef struct {
                             9012 ; 141  |    WORD m_wLength;
                             9013 ; 142  |    WORD m_wMessage;
                             9014 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9015 ; 144  |} Message;
                             9016 ; 145  |
                             9017 ; 146  |struct MessageQueueDescriptor
                             9018 ; 147  |{
                             9019 ; 148  |        int *m_pBase;
                             9020 ; 149  |        int m_iModulo;
                             9021 ; 150  |        int m_iSize;
                             9022 ; 151  |        int *m_pHead;
                             9023 ; 152  |        int *m_pTail;
                             9024 ; 153  |};
                             9025 ; 154  |
                             9026 ; 155  |struct ModuleEntry
                             9027 ; 156  |{
                             9028 ; 157  |    int m_iSignaledEventMask;
                             9029 ; 158  |    int m_iWaitEventMask;
                             9030 ; 159  |    int m_iResourceOfCode;
                             9031 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9032 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9033 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9034 ; 163  |    int m_uTimeOutHigh;
                             9035 ; 164  |    int m_uTimeOutLow;
                             9036 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9037 ; 166  |};
                             9038 ; 167  |
                             9039 ; 168  |union WaitMask{
                             9040 ; 169  |    struct B{
                             9041 ; 170  |        unsigned int m_bNone     :1;
                             9042 ; 171  |        unsigned int m_bMessage  :1;
                             9043 ; 172  |        unsigned int m_bTimer    :1;
                             9044 ; 173  |        unsigned int m_bButton   :1;
                             9045 ; 174  |    } B;
                             9046 ; 175  |    int I;
                             9047 ; 176  |} ;
                             9048 ; 177  |
                             9049 ; 178  |
                             9050 ; 179  |struct Button {
                             9051 ; 180  |        WORD wButtonEvent;
                             9052 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9053 ; 182  |};
                             9054 ; 183  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9055 ; 184  |struct Message {
                             9056 ; 185  |        WORD wMsgLength;
                             9057 ; 186  |        WORD wMsgCommand;
                             9058 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9059 ; 188  |};
                             9060 ; 189  |
                             9061 ; 190  |union EventTypes {
                             9062 ; 191  |        struct CMessage msg;
                             9063 ; 192  |        struct Button Button ;
                             9064 ; 193  |        struct Message Message;
                             9065 ; 194  |};
                             9066 ; 195  |
                             9067 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9068 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9069 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9070 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9071 ; 200  |
                             9072 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9073 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9074 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9075 ; 204  |
                             9076 ; 205  |#if DEBUG
                             9077 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9078 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9079 ; 208  |#else 
                             9080 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9081 ; 210  |#define DebugBuildAssert(x)    
                             9082 ; 211  |#endif
                             9083 ; 212  |
                             9084 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9085 ; 214  |//  #pragma asm
                             9086 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9087 ; 216  |//  #pragma endasm
                             9088 ; 217  |
                             9089 ; 218  |
                             9090 ; 219  |#ifdef COLOR_262K
                             9091 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9092 ; 221  |#elif defined(COLOR_65K)
                             9093 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9094 ; 223  |#else
                             9095 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9096 ; 225  |#endif
                             9097 ; 226  |    
                             9098 ; 227  |#endif // #ifndef _TYPES_H
                             9099 
                             9101 
                             9102 ; 31   |
                             9103 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9104 ; 33   |
                             9105 ; 34   |//   SWIZZLE STMP3500 Registers 
                             9106 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                             9107 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9108 ; 37   |
                             9109 ; 38   |
                             9110 ; 39   |
                             9111 ; 40   |
                             9112 ; 41   |
                             9113 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9114 ; 43   |
                             9115 ; 44   |
                             9116 ; 45   |
                             9117 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                             9118 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                             9119 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                             9120 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                             9121 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                             9122 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                             9123 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                             9124 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                             9125 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                             9126 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                             9127 ; 56   |
                             9128 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                             9129 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                             9130 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                             9131 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                             9132 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                             9133 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                             9134 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                             9135 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                             9136 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                             9137 ; 66   |
                             9138 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                             9139 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
                             9140 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                             9141 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                             9142 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                             9143 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
                             9144 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                             9145 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                             9146 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                             9147 ; 76   |
                             9148 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                             9149 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                             9150 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                             9151 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                             9152 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                             9153 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                             9154 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                             9155 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                             9156 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                             9157 ; 86   |
                             9158 ; 87   |////////////////////////////////////////////////////////////////////////////////
                             9159 ; 88   |//  Bit Manipulation Unit Registers
                             9160 ; 89   |////////////////////////////////////////////////////////////////////////////////
                             9161 ; 90   |typedef union
                             9162 ; 91   |{
                             9163 ; 92   |    struct
                             9164 ; 93   |    {
                             9165 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                             9166 ; 95   |    int LA      :1;     /* Left Align Data                          */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9167 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                             9168 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                             9169 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                             9170 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                             9171 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                             9172 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                             9173 ; 102  |    } B;
                             9174 ; 103  |    int I;
                             9175 ; 104  |    unsigned U;
                             9176 ; 105  |} swizzlecsr1_type;
                             9177 ; 106  |////////////////////////////////////////////////////////////////////////////////
                             9178 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                             9179 ; 108  |
                             9180 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                             9181 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                             9182 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                             9183 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                             9184 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                             9185 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                             9186 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                             9187 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                             9188 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                             9189 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                             9190 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                             9191 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                             9192 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                             9193 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                             9194 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                             9195 ; 124  |
                             9196 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                             9197 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                             9198 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                             9199 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                             9200 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                             9201 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                             9202 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                             9203 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                             9204 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                             9205 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                             9206 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                             9207 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                             9208 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                             9209 ; 138  |
                             9210 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                             9211 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                             9212 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                             9213 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                             9214 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
                             9215 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                             9216 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                             9217 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                             9218 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9219 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                             9220 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
                             9221 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                             9222 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                             9223 ; 152  |
                             9224 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                             9225 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                             9226 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                             9227 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                             9228 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                             9229 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                             9230 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                             9231 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                             9232 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                             9233 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                             9234 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                             9235 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                             9236 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                             9237 ; 166  |
                             9238 ; 167  |///////////////////////////////////////////////////////////////////////////////
                             9239 ; 168  |typedef union
                             9240 ; 169  |{
                             9241 ; 170  |    struct
                             9242 ; 171  |    {
                             9243 ; 172  |    int KICK    :1;         /* Start transfer                      */
                             9244 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                             9245 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                             9246 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                             9247 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                             9248 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                             9249 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                             9250 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                             9251 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                             9252 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                             9253 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                             9254 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                             9255 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                             9256 ; 185  |    } B;
                             9257 ; 186  |    unsigned int I;
                             9258 ; 187  |    unsigned int U;
                             9259 ; 188  |} swizzlecsr2_type;
                             9260 ; 189  |///////////////////////////////////////////////////////////////////////////////
                             9261 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                             9262 ; 191  |
                             9263 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                             9264 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                             9265 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                             9266 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                             9267 ; 196  |
                             9268 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                             9269 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                             9270 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                             9271 ; 200  |
                             9272 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                             9273 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9274 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                             9275 ; 204  |
                             9276 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                             9277 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                             9278 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                             9279 ; 208  |
                             9280 ; 209  |///////////////////////////////////////////////////////////////////////////////
                             9281 ; 210  |typedef union
                             9282 ; 211  |{
                             9283 ; 212  |    struct
                             9284 ; 213  |    {
                             9285 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                             9286 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                             9287 ; 216  |    } B;
                             9288 ; 217  |    int I;
                             9289 ; 218  |    unsigned U;
                             9290 ; 219  |} swizzlesizer_type;
                             9291 ; 220  |///////////////////////////////////////////////////////////////////////////////
                             9292 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                             9293 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
                             9294 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                             9295 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
                             9296 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                             9297 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                             9298 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                             9299 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
                             9300 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                             9301 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                             9302 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                             9303 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                             9304 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                             9305 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                             9306 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                             9307 ; 236  |
                             9308 ; 237  |
                             9309 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                             9310 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                             9311 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                             9312 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                             9313 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                             9314 ; 243  |
                             9315 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                             9316 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                             9317 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                             9318 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                             9319 ; 248  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9320 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                             9321 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
                             9322 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                             9323 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                             9324 ; 253  |
                             9325 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                             9326 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                             9327 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                             9328 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                             9329 ; 258  |
                             9330 ; 259  |///////////////////////////////////////////////////////////////////////////////
                             9331 ; 260  |typedef union
                             9332 ; 261  |{
                             9333 ; 262  |    struct
                             9334 ; 263  |    {
                             9335 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                             9336 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                             9337 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                             9338 ; 267  |    } B;
                             9339 ; 268  |    int I;
                             9340 ; 269  |    unsigned U;
                             9341 ; 270  |} swizzlediv3ur_type;
                             9342 ; 271  |///////////////////////////////////////////////////////////////////////////////
                             9343 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                             9344 ; 273  |
                             9345 ; 274  |#endif
                             9346 ; 275  |
                             9347 
                             9349 
                             9350 ; 33   |#include "regssdram.h"
                             9351 
                             9353 
                             9354 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9355 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                             9356 ; 3    |//;  File        : regssdram.inc
                             9357 ; 4    |//;  Description : Mixed Signal IP Register definition
                             9358 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9359 ; 6    |
                             9360 ; 7    |// The following naming conventions are followed in this file.
                             9361 ; 8    |// All registers are named using the format...
                             9362 ; 9    |//     HW_<module>_<regname>
                             9363 ; 10   |// where <module> is the module name which can be any of the following...
                             9364 ; 11   |//     SYSTEM
                             9365 ; 12   |// (Note that when there is more than one copy of a particular module, the
                             9366 ; 13   |// module name includes a number starting from 0 for the first instance of
                             9367 ; 14   |// that module)
                             9368 ; 15   |// <regname> is the specific register within that module
                             9369 ; 16   |// We also define the following...
                             9370 ; 17   |//     HW_<module>_<regname>_BITPOS
                             9371 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9372 ; 19   |//     HW_<module>_<regname>_SETMASK
                             9373 ; 20   |// which does something else, and
                             9374 ; 21   |//     HW_<module>_<regname>_CLRMASK
                             9375 ; 22   |// which does something else.
                             9376 ; 23   |// Other rules
                             9377 ; 24   |//     All caps
                             9378 ; 25   |//     Numeric identifiers start at 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9379 ; 26   |
                             9380 ; 27   |#if !(defined(regssdraminc))
                             9381 ; 28   |#define regssdraminc 1
                             9382 ; 29   |
                             9383 ; 30   |#include "types.h"
                             9384 
                             9386 
                             9387 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9388 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9389 ; 3    |//
                             9390 ; 4    |// Filename: types.h
                             9391 ; 5    |// Description: Standard data types
                             9392 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9393 ; 7    |
                             9394 ; 8    |#ifndef _TYPES_H
                             9395 ; 9    |#define _TYPES_H
                             9396 ; 10   |
                             9397 ; 11   |// TODO:  move this outta here!
                             9398 ; 12   |#if !defined(NOERROR)
                             9399 ; 13   |#define NOERROR 0
                             9400 ; 14   |#define SUCCESS 0
                             9401 ; 15   |#endif 
                             9402 ; 16   |#if !defined(SUCCESS)
                             9403 ; 17   |#define SUCCESS  0
                             9404 ; 18   |#endif
                             9405 ; 19   |#if !defined(ERROR)
                             9406 ; 20   |#define ERROR   -1
                             9407 ; 21   |#endif
                             9408 ; 22   |#if !defined(FALSE)
                             9409 ; 23   |#define FALSE 0
                             9410 ; 24   |#endif
                             9411 ; 25   |#if !defined(TRUE)
                             9412 ; 26   |#define TRUE  1
                             9413 ; 27   |#endif
                             9414 ; 28   |
                             9415 ; 29   |#if !defined(NULL)
                             9416 ; 30   |#define NULL 0
                             9417 ; 31   |#endif
                             9418 ; 32   |
                             9419 ; 33   |#define MAX_INT     0x7FFFFF
                             9420 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9421 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9422 ; 36   |#define MAX_ULONG   (-1) 
                             9423 ; 37   |
                             9424 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9425 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9426 ; 40   |
                             9427 ; 41   |
                             9428 ; 42   |#define BYTE    unsigned char       // btVarName
                             9429 ; 43   |#define CHAR    signed char         // cVarName
                             9430 ; 44   |#define USHORT  unsigned short      // usVarName
                             9431 ; 45   |#define SHORT   unsigned short      // sVarName
                             9432 ; 46   |#define WORD    unsigned int        // wVarName
                             9433 ; 47   |#define INT     signed int          // iVarName
                             9434 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9435 ; 49   |#define LONG    signed long         // lVarName
                             9436 ; 50   |#define BOOL    unsigned int        // bVarName
                             9437 ; 51   |#define FRACT   _fract              // frVarName
                             9438 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9439 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9440 ; 54   |#define FLOAT   float               // fVarName
                             9441 ; 55   |#define DBL     double              // dVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9442 ; 56   |#define ENUM    enum                // eVarName
                             9443 ; 57   |#define CMX     _complex            // cmxVarName
                             9444 ; 58   |typedef WORD UCS3;                   // 
                             9445 ; 59   |
                             9446 ; 60   |#define UINT16  unsigned short
                             9447 ; 61   |#define UINT8   unsigned char   
                             9448 ; 62   |#define UINT32  unsigned long
                             9449 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9450 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9451 ; 65   |#define WCHAR   UINT16
                             9452 ; 66   |
                             9453 ; 67   |//UINT128 is 16 bytes or 6 words
                             9454 ; 68   |typedef struct UINT128_3500 {   
                             9455 ; 69   |    int val[6];     
                             9456 ; 70   |} UINT128_3500;
                             9457 ; 71   |
                             9458 ; 72   |#define UINT128   UINT128_3500
                             9459 ; 73   |
                             9460 ; 74   |// Little endian word packed byte strings:   
                             9461 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9462 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9463 ; 77   |// Little endian word packed byte strings:   
                             9464 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9465 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9466 ; 80   |
                             9467 ; 81   |// Declare Memory Spaces To Use When Coding
                             9468 ; 82   |// A. Sector Buffers
                             9469 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9470 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9471 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9472 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9473 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9474 ; 88   |// B. Media DDI Memory
                             9475 ; 89   |#define MEDIA_DDI_MEM _Y
                             9476 ; 90   |
                             9477 ; 91   |
                             9478 ; 92   |
                             9479 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9480 ; 94   |// Examples of circular pointers:
                             9481 ; 95   |//    INT CIRC cpiVarName
                             9482 ; 96   |//    DWORD CIRC cpdwVarName
                             9483 ; 97   |
                             9484 ; 98   |#define RETCODE INT                 // rcVarName
                             9485 ; 99   |
                             9486 ; 100  |// generic bitfield structure
                             9487 ; 101  |struct Bitfield {
                             9488 ; 102  |    unsigned int B0  :1;
                             9489 ; 103  |    unsigned int B1  :1;
                             9490 ; 104  |    unsigned int B2  :1;
                             9491 ; 105  |    unsigned int B3  :1;
                             9492 ; 106  |    unsigned int B4  :1;
                             9493 ; 107  |    unsigned int B5  :1;
                             9494 ; 108  |    unsigned int B6  :1;
                             9495 ; 109  |    unsigned int B7  :1;
                             9496 ; 110  |    unsigned int B8  :1;
                             9497 ; 111  |    unsigned int B9  :1;
                             9498 ; 112  |    unsigned int B10 :1;
                             9499 ; 113  |    unsigned int B11 :1;
                             9500 ; 114  |    unsigned int B12 :1;
                             9501 ; 115  |    unsigned int B13 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9502 ; 116  |    unsigned int B14 :1;
                             9503 ; 117  |    unsigned int B15 :1;
                             9504 ; 118  |    unsigned int B16 :1;
                             9505 ; 119  |    unsigned int B17 :1;
                             9506 ; 120  |    unsigned int B18 :1;
                             9507 ; 121  |    unsigned int B19 :1;
                             9508 ; 122  |    unsigned int B20 :1;
                             9509 ; 123  |    unsigned int B21 :1;
                             9510 ; 124  |    unsigned int B22 :1;
                             9511 ; 125  |    unsigned int B23 :1;
                             9512 ; 126  |};
                             9513 ; 127  |
                             9514 ; 128  |union BitInt {
                             9515 ; 129  |        struct Bitfield B;
                             9516 ; 130  |        int        I;
                             9517 ; 131  |};
                             9518 ; 132  |
                             9519 ; 133  |#define MAX_MSG_LENGTH 10
                             9520 ; 134  |struct CMessage
                             9521 ; 135  |{
                             9522 ; 136  |        unsigned int m_uLength;
                             9523 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9524 ; 138  |};
                             9525 ; 139  |
                             9526 ; 140  |typedef struct {
                             9527 ; 141  |    WORD m_wLength;
                             9528 ; 142  |    WORD m_wMessage;
                             9529 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9530 ; 144  |} Message;
                             9531 ; 145  |
                             9532 ; 146  |struct MessageQueueDescriptor
                             9533 ; 147  |{
                             9534 ; 148  |        int *m_pBase;
                             9535 ; 149  |        int m_iModulo;
                             9536 ; 150  |        int m_iSize;
                             9537 ; 151  |        int *m_pHead;
                             9538 ; 152  |        int *m_pTail;
                             9539 ; 153  |};
                             9540 ; 154  |
                             9541 ; 155  |struct ModuleEntry
                             9542 ; 156  |{
                             9543 ; 157  |    int m_iSignaledEventMask;
                             9544 ; 158  |    int m_iWaitEventMask;
                             9545 ; 159  |    int m_iResourceOfCode;
                             9546 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9547 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9548 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9549 ; 163  |    int m_uTimeOutHigh;
                             9550 ; 164  |    int m_uTimeOutLow;
                             9551 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9552 ; 166  |};
                             9553 ; 167  |
                             9554 ; 168  |union WaitMask{
                             9555 ; 169  |    struct B{
                             9556 ; 170  |        unsigned int m_bNone     :1;
                             9557 ; 171  |        unsigned int m_bMessage  :1;
                             9558 ; 172  |        unsigned int m_bTimer    :1;
                             9559 ; 173  |        unsigned int m_bButton   :1;
                             9560 ; 174  |    } B;
                             9561 ; 175  |    int I;
                             9562 ; 176  |} ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9563 ; 177  |
                             9564 ; 178  |
                             9565 ; 179  |struct Button {
                             9566 ; 180  |        WORD wButtonEvent;
                             9567 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9568 ; 182  |};
                             9569 ; 183  |
                             9570 ; 184  |struct Message {
                             9571 ; 185  |        WORD wMsgLength;
                             9572 ; 186  |        WORD wMsgCommand;
                             9573 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9574 ; 188  |};
                             9575 ; 189  |
                             9576 ; 190  |union EventTypes {
                             9577 ; 191  |        struct CMessage msg;
                             9578 ; 192  |        struct Button Button ;
                             9579 ; 193  |        struct Message Message;
                             9580 ; 194  |};
                             9581 ; 195  |
                             9582 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9583 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9584 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9585 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9586 ; 200  |
                             9587 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9588 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9589 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9590 ; 204  |
                             9591 ; 205  |#if DEBUG
                             9592 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9593 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9594 ; 208  |#else 
                             9595 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9596 ; 210  |#define DebugBuildAssert(x)    
                             9597 ; 211  |#endif
                             9598 ; 212  |
                             9599 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9600 ; 214  |//  #pragma asm
                             9601 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9602 ; 216  |//  #pragma endasm
                             9603 ; 217  |
                             9604 ; 218  |
                             9605 ; 219  |#ifdef COLOR_262K
                             9606 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9607 ; 221  |#elif defined(COLOR_65K)
                             9608 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9609 ; 223  |#else
                             9610 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9611 ; 225  |#endif
                             9612 ; 226  |    
                             9613 ; 227  |#endif // #ifndef _TYPES_H
                             9614 
                             9616 
                             9617 ; 31   |
                             9618 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                             9619 ; 33   |
                             9620 ; 34   |
                             9621 ; 35   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9622 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                             9623 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                             9624 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                             9625 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                             9626 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                             9627 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                             9628 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                             9629 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                             9630 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                             9631 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                             9632 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                             9633 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                             9634 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                             9635 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                             9636 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                             9637 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                             9638 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                             9639 ; 53   |
                             9640 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                             9641 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                             9642 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                             9643 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                             9644 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
                             9645 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                             9646 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                             9647 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                             9648 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                             9649 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                             9650 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                             9651 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                             9652 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                             9653 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                             9654 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                             9655 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                             9656 ; 70   |
                             9657 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                             9658 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                             9659 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                             9660 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                             9661 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                             9662 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                             9663 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                             9664 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                             9665 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                             9666 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
                             9667 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                             9668 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                             9669 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                             9670 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9671 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                             9672 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                             9673 ; 87   |
                             9674 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                             9675 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                             9676 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                             9677 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                             9678 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                             9679 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                             9680 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                             9681 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                             9682 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                             9683 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                             9684 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                             9685 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                             9686 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                             9687 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                             9688 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                             9689 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                             9690 ; 104  |
                             9691 ; 105  |typedef union               
                             9692 ; 106  |{
                             9693 ; 107  |    struct {
                             9694 ; 108  |        int SDRAMEN                     :1;
                             9695 ; 109  |        int IE                          :1;
                             9696 ; 110  |        int RNW                         :1;
                             9697 ; 111  |        int KICK                        :1;
                             9698 ; 112  |        int LM                          :1;
                             9699 ; 113  |        int ISTAT                       :1;
                             9700 ; 114  |        int PWDN                        :1;
                             9701 ; 115  |        int RSVD                        :1;
                             9702 ; 116  |        int SBYTE                       :2;
                             9703 ; 117  |        int MEM                         :2;
                             9704 ; 118  |        int BIGE                        :1;
                             9705 ; 119  |        int ASIZE                       :3;
                             9706 ; 120  |        int UKICK                       :1;
                             9707 ; 121  |        int DIV                         :4;
                             9708 ; 122  |        int MULTI                       :1;
                             9709 ; 123  |        int SDRAM                       :1;
                             9710 ; 124  |        int SIGN                        :1;
                             9711 ; 125  |    } B;
                             9712 ; 126  |    int I;
                             9713 ; 127  |} sdramcsr_type;
                             9714 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                             9715 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                             9716 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                             9717 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                             9718 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                             9719 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                             9720 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                             9721 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                             9722 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                             9723 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                             9724 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                             9725 ; 139  |
                             9726 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                             9727 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                             9728 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                             9729 ; 143  |
                             9730 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9731 ; 145  |
                             9732 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                             9733 ; 147  |
                             9734 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                             9735 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                             9736 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                             9737 ; 151  |
                             9738 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                             9739 ; 153  |
                             9740 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                             9741 ; 155  |
                             9742 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                             9743 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                             9744 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                             9745 ; 159  |
                             9746 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                             9747 ; 161  |
                             9748 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                             9749 ; 163  |
                             9750 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                             9751 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                             9752 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                             9753 ; 167  |
                             9754 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
                             9755 ; 169  |
                             9756 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                             9757 ; 171  |
                             9758 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                             9759 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                             9760 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                             9761 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                             9762 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                             9763 ; 177  |
                             9764 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                             9765 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                             9766 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                             9767 ; 181  |
                             9768 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                             9769 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                             9770 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                             9771 ; 185  |
                             9772 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                             9773 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                             9774 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                             9775 ; 189  |
                             9776 ; 190  |typedef union               
                             9777 ; 191  |{
                             9778 ; 192  |    struct {
                             9779 ; 193  |        int INIT                :16;
                             9780 ; 194  |        int TRP                 :4;
                             9781 ; 195  |        int TRFC                :4;
                             9782 ; 196  |    } B;
                             9783 ; 197  |    int I;
                             9784 ; 198  |} sdramtimer1_type;
                             9785 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                             9786 ; 200  |
                             9787 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                             9788 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                             9789 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9790 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                             9791 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                             9792 ; 206  |
                             9793 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                             9794 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                             9795 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                             9796 ; 210  |
                             9797 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                             9798 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                             9799 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                             9800 ; 214  |
                             9801 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                             9802 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                             9803 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                             9804 ; 218  |
                             9805 ; 219  |typedef union               
                             9806 ; 220  |{
                             9807 ; 221  |    struct {
                             9808 ; 222  |        int TXSR                :4;
                             9809 ; 223  |        int TREF                :12;
                             9810 ; 224  |        int TRCD                :4;
                             9811 ; 225  |        int RSVD                :4; 
                             9812 ; 226  |    } B;
                             9813 ; 227  |    int I;
                             9814 ; 228  |} sdramtimer2_type;
                             9815 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                             9816 ; 230  |
                             9817 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                             9818 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                             9819 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                             9820 ; 234  |
                             9821 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                             9822 ; 236  |
                             9823 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                             9824 ; 238  |
                             9825 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                             9826 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                             9827 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                             9828 ; 242  |
                             9829 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                             9830 ; 244  |
                             9831 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                             9832 ; 246  |
                             9833 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                             9834 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                             9835 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                             9836 ; 250  |
                             9837 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                             9838 ; 252  |
                             9839 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
                             9840 ; 254  |
                             9841 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                             9842 ; 256  |
                             9843 ; 257  |typedef union               
                             9844 ; 258  |{
                             9845 ; 259  |    struct {
                             9846 ; 260  |        int VALUE               :14;
                             9847 ; 261  |        int RSVD                :10; 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9848 ; 262  |    } B;
                             9849 ; 263  |    int I;
                             9850 ; 264  |} sdrammode_type;
                             9851 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                             9852 ; 266  |
                             9853 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                             9854 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                             9855 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                             9856 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                             9857 ; 271  |
                             9858 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                             9859 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                             9860 ; 274  |
                             9861 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                             9862 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                             9863 ; 277  |
                             9864 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                             9865 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                             9866 ; 280  |
                             9867 ; 281  |typedef union               
                             9868 ; 282  |{
                             9869 ; 283  |    struct {
                             9870 ; 284  |        int COLWIDTH               :4;
                             9871 ; 285  |        int ROWWIDTH               :4; 
                             9872 ; 286  |    } B;
                             9873 ; 287  |    int I;
                             9874 ; 288  |} sdramtype_type;
                             9875 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                             9876 ; 290  |
                             9877 ; 291  |#endif
                             9878 ; 292  |
                             9879 ; 293  |
                             9880 ; 294  |
                             9881 ; 295  |
                             9882 ; 296  |
                             9883 ; 297  |
                             9884 
                             9886 
                             9887 ; 34   |#include "regstb.h"
                             9888 
                             9890 
                             9891 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             9892 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             9893 ; 3    |// Filename: regstb.inc
                             9894 ; 4    |// Description: Register definitions for Trace Buffer
                             9895 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             9896 ; 6    |// The following naming conventions are followed in this file.
                             9897 ; 7    |// All registers are named using the format...
                             9898 ; 8    |//     HW_<module>_<regname>
                             9899 ; 9    |// where <module> is the module name which can be any of the following...
                             9900 ; 10   |//     USB20
                             9901 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             9902 ; 12   |// module name includes a number starting from 0 for the first instance of
                             9903 ; 13   |// that module)
                             9904 ; 14   |// <regname> is the specific register within that module
                             9905 ; 15   |// We also define the following...
                             9906 ; 16   |//     HW_<module>_<regname>_BITPOS
                             9907 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9908 ; 18   |//     HW_<module>_<regname>_SETMASK
                             9909 ; 19   |// which does something else, and
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9910 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             9911 ; 21   |// which does something else.
                             9912 ; 22   |// Other rules
                             9913 ; 23   |//     All caps
                             9914 ; 24   |//     Numeric identifiers start at 0
                             9915 ; 25   |#if !(defined(regstbinc))
                             9916 ; 26   |#define regstbinc 1
                             9917 ; 27   |
                             9918 ; 28   |#include "types.h"
                             9919 
                             9921 
                             9922 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9923 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9924 ; 3    |//
                             9925 ; 4    |// Filename: types.h
                             9926 ; 5    |// Description: Standard data types
                             9927 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9928 ; 7    |
                             9929 ; 8    |#ifndef _TYPES_H
                             9930 ; 9    |#define _TYPES_H
                             9931 ; 10   |
                             9932 ; 11   |// TODO:  move this outta here!
                             9933 ; 12   |#if !defined(NOERROR)
                             9934 ; 13   |#define NOERROR 0
                             9935 ; 14   |#define SUCCESS 0
                             9936 ; 15   |#endif 
                             9937 ; 16   |#if !defined(SUCCESS)
                             9938 ; 17   |#define SUCCESS  0
                             9939 ; 18   |#endif
                             9940 ; 19   |#if !defined(ERROR)
                             9941 ; 20   |#define ERROR   -1
                             9942 ; 21   |#endif
                             9943 ; 22   |#if !defined(FALSE)
                             9944 ; 23   |#define FALSE 0
                             9945 ; 24   |#endif
                             9946 ; 25   |#if !defined(TRUE)
                             9947 ; 26   |#define TRUE  1
                             9948 ; 27   |#endif
                             9949 ; 28   |
                             9950 ; 29   |#if !defined(NULL)
                             9951 ; 30   |#define NULL 0
                             9952 ; 31   |#endif
                             9953 ; 32   |
                             9954 ; 33   |#define MAX_INT     0x7FFFFF
                             9955 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9956 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9957 ; 36   |#define MAX_ULONG   (-1) 
                             9958 ; 37   |
                             9959 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9960 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9961 ; 40   |
                             9962 ; 41   |
                             9963 ; 42   |#define BYTE    unsigned char       // btVarName
                             9964 ; 43   |#define CHAR    signed char         // cVarName
                             9965 ; 44   |#define USHORT  unsigned short      // usVarName
                             9966 ; 45   |#define SHORT   unsigned short      // sVarName
                             9967 ; 46   |#define WORD    unsigned int        // wVarName
                             9968 ; 47   |#define INT     signed int          // iVarName
                             9969 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9970 ; 49   |#define LONG    signed long         // lVarName
                             9971 ; 50   |#define BOOL    unsigned int        // bVarName
                             9972 ; 51   |#define FRACT   _fract              // frVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9973 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9974 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9975 ; 54   |#define FLOAT   float               // fVarName
                             9976 ; 55   |#define DBL     double              // dVarName
                             9977 ; 56   |#define ENUM    enum                // eVarName
                             9978 ; 57   |#define CMX     _complex            // cmxVarName
                             9979 ; 58   |typedef WORD UCS3;                   // 
                             9980 ; 59   |
                             9981 ; 60   |#define UINT16  unsigned short
                             9982 ; 61   |#define UINT8   unsigned char   
                             9983 ; 62   |#define UINT32  unsigned long
                             9984 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9985 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9986 ; 65   |#define WCHAR   UINT16
                             9987 ; 66   |
                             9988 ; 67   |//UINT128 is 16 bytes or 6 words
                             9989 ; 68   |typedef struct UINT128_3500 {   
                             9990 ; 69   |    int val[6];     
                             9991 ; 70   |} UINT128_3500;
                             9992 ; 71   |
                             9993 ; 72   |#define UINT128   UINT128_3500
                             9994 ; 73   |
                             9995 ; 74   |// Little endian word packed byte strings:   
                             9996 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9997 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9998 ; 77   |// Little endian word packed byte strings:   
                             9999 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10000 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10001 ; 80   |
                            10002 ; 81   |// Declare Memory Spaces To Use When Coding
                            10003 ; 82   |// A. Sector Buffers
                            10004 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10005 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10006 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10007 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10008 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10009 ; 88   |// B. Media DDI Memory
                            10010 ; 89   |#define MEDIA_DDI_MEM _Y
                            10011 ; 90   |
                            10012 ; 91   |
                            10013 ; 92   |
                            10014 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10015 ; 94   |// Examples of circular pointers:
                            10016 ; 95   |//    INT CIRC cpiVarName
                            10017 ; 96   |//    DWORD CIRC cpdwVarName
                            10018 ; 97   |
                            10019 ; 98   |#define RETCODE INT                 // rcVarName
                            10020 ; 99   |
                            10021 ; 100  |// generic bitfield structure
                            10022 ; 101  |struct Bitfield {
                            10023 ; 102  |    unsigned int B0  :1;
                            10024 ; 103  |    unsigned int B1  :1;
                            10025 ; 104  |    unsigned int B2  :1;
                            10026 ; 105  |    unsigned int B3  :1;
                            10027 ; 106  |    unsigned int B4  :1;
                            10028 ; 107  |    unsigned int B5  :1;
                            10029 ; 108  |    unsigned int B6  :1;
                            10030 ; 109  |    unsigned int B7  :1;
                            10031 ; 110  |    unsigned int B8  :1;
                            10032 ; 111  |    unsigned int B9  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10033 ; 112  |    unsigned int B10 :1;
                            10034 ; 113  |    unsigned int B11 :1;
                            10035 ; 114  |    unsigned int B12 :1;
                            10036 ; 115  |    unsigned int B13 :1;
                            10037 ; 116  |    unsigned int B14 :1;
                            10038 ; 117  |    unsigned int B15 :1;
                            10039 ; 118  |    unsigned int B16 :1;
                            10040 ; 119  |    unsigned int B17 :1;
                            10041 ; 120  |    unsigned int B18 :1;
                            10042 ; 121  |    unsigned int B19 :1;
                            10043 ; 122  |    unsigned int B20 :1;
                            10044 ; 123  |    unsigned int B21 :1;
                            10045 ; 124  |    unsigned int B22 :1;
                            10046 ; 125  |    unsigned int B23 :1;
                            10047 ; 126  |};
                            10048 ; 127  |
                            10049 ; 128  |union BitInt {
                            10050 ; 129  |        struct Bitfield B;
                            10051 ; 130  |        int        I;
                            10052 ; 131  |};
                            10053 ; 132  |
                            10054 ; 133  |#define MAX_MSG_LENGTH 10
                            10055 ; 134  |struct CMessage
                            10056 ; 135  |{
                            10057 ; 136  |        unsigned int m_uLength;
                            10058 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10059 ; 138  |};
                            10060 ; 139  |
                            10061 ; 140  |typedef struct {
                            10062 ; 141  |    WORD m_wLength;
                            10063 ; 142  |    WORD m_wMessage;
                            10064 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10065 ; 144  |} Message;
                            10066 ; 145  |
                            10067 ; 146  |struct MessageQueueDescriptor
                            10068 ; 147  |{
                            10069 ; 148  |        int *m_pBase;
                            10070 ; 149  |        int m_iModulo;
                            10071 ; 150  |        int m_iSize;
                            10072 ; 151  |        int *m_pHead;
                            10073 ; 152  |        int *m_pTail;
                            10074 ; 153  |};
                            10075 ; 154  |
                            10076 ; 155  |struct ModuleEntry
                            10077 ; 156  |{
                            10078 ; 157  |    int m_iSignaledEventMask;
                            10079 ; 158  |    int m_iWaitEventMask;
                            10080 ; 159  |    int m_iResourceOfCode;
                            10081 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10082 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10083 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10084 ; 163  |    int m_uTimeOutHigh;
                            10085 ; 164  |    int m_uTimeOutLow;
                            10086 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10087 ; 166  |};
                            10088 ; 167  |
                            10089 ; 168  |union WaitMask{
                            10090 ; 169  |    struct B{
                            10091 ; 170  |        unsigned int m_bNone     :1;
                            10092 ; 171  |        unsigned int m_bMessage  :1;
                            10093 ; 172  |        unsigned int m_bTimer    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10094 ; 173  |        unsigned int m_bButton   :1;
                            10095 ; 174  |    } B;
                            10096 ; 175  |    int I;
                            10097 ; 176  |} ;
                            10098 ; 177  |
                            10099 ; 178  |
                            10100 ; 179  |struct Button {
                            10101 ; 180  |        WORD wButtonEvent;
                            10102 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10103 ; 182  |};
                            10104 ; 183  |
                            10105 ; 184  |struct Message {
                            10106 ; 185  |        WORD wMsgLength;
                            10107 ; 186  |        WORD wMsgCommand;
                            10108 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10109 ; 188  |};
                            10110 ; 189  |
                            10111 ; 190  |union EventTypes {
                            10112 ; 191  |        struct CMessage msg;
                            10113 ; 192  |        struct Button Button ;
                            10114 ; 193  |        struct Message Message;
                            10115 ; 194  |};
                            10116 ; 195  |
                            10117 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10118 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10119 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10120 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10121 ; 200  |
                            10122 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10123 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10124 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10125 ; 204  |
                            10126 ; 205  |#if DEBUG
                            10127 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10128 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10129 ; 208  |#else 
                            10130 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10131 ; 210  |#define DebugBuildAssert(x)    
                            10132 ; 211  |#endif
                            10133 ; 212  |
                            10134 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10135 ; 214  |//  #pragma asm
                            10136 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10137 ; 216  |//  #pragma endasm
                            10138 ; 217  |
                            10139 ; 218  |
                            10140 ; 219  |#ifdef COLOR_262K
                            10141 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10142 ; 221  |#elif defined(COLOR_65K)
                            10143 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10144 ; 223  |#else
                            10145 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10146 ; 225  |#endif
                            10147 ; 226  |    
                            10148 ; 227  |#endif // #ifndef _TYPES_H
                            10149 
                            10151 
                            10152 ; 29   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10153 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10154 ; 31   |
                            10155 ; 32   |//   Trace Buffer STMP Registers 
                            10156 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            10157 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10158 ; 35   |
                            10159 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            10160 ; 37   |
                            10161 ; 38   |
                            10162 ; 39   |
                            10163 ; 40   |
                            10164 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            10165 ; 42   |
                            10166 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            10167 ; 44   |
                            10168 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            10169 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            10170 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            10171 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            10172 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            10173 ; 50   |
                            10174 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            10175 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            10176 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
                            10177 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            10178 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            10179 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            10180 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            10181 ; 58   |
                            10182 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            10183 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            10184 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            10185 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
                            10186 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            10187 ; 64   |
                            10188 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            10189 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            10190 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            10191 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            10192 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            10193 ; 70   |
                            10194 ; 71   |typedef union               
                            10195 ; 72   |{
                            10196 ; 73   |    struct {
                            10197 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            10198 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            10199 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            10200 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            10201 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            10202 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            10203 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            10204 ; 81   |    } B;
                            10205 ; 82   |    int I;
                            10206 ; 83   |    unsigned int U;
                            10207 ; 84   |} tb_cfg_type;
                            10208 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            10209 ; 86   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10210 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            10211 ; 88   |
                            10212 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            10213 ; 90   |
                            10214 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            10215 ; 92   |
                            10216 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            10217 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            10218 ; 95   |
                            10219 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            10220 ; 97   |
                            10221 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            10222 ; 99   |
                            10223 ; 100  |typedef union               
                            10224 ; 101  |{
                            10225 ; 102  |    struct {
                            10226 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            10227 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            10228 ; 105  |    } B;
                            10229 ; 106  |    int I;
                            10230 ; 107  |    unsigned int U;
                            10231 ; 108  |} tb_bar_type;
                            10232 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            10233 ; 110  |
                            10234 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            10235 ; 112  |
                            10236 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            10237 ; 114  |
                            10238 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            10239 ; 116  |
                            10240 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            10241 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            10242 ; 119  |
                            10243 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            10244 ; 121  |
                            10245 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            10246 ; 123  |
                            10247 ; 124  |typedef union               
                            10248 ; 125  |{
                            10249 ; 126  |    struct {
                            10250 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            10251 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            10252 ; 129  |    } B;
                            10253 ; 130  |    int I;
                            10254 ; 131  |    unsigned int U;
                            10255 ; 132  |} tb_mod_type;
                            10256 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            10257 ; 134  |
                            10258 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            10259 ; 136  |
                            10260 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            10261 ; 138  |
                            10262 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            10263 ; 140  |
                            10264 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            10265 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            10266 ; 143  |
                            10267 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10268 ; 145  |
                            10269 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            10270 ; 147  |
                            10271 ; 148  |typedef union               
                            10272 ; 149  |{
                            10273 ; 150  |    struct {
                            10274 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            10275 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            10276 ; 153  |    } B;
                            10277 ; 154  |    int I;
                            10278 ; 155  |    unsigned int U;
                            10279 ; 156  |} tb_cir_type;
                            10280 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            10281 ; 158  |
                            10282 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            10283 ; 160  |
                            10284 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            10285 ; 162  |
                            10286 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            10287 ; 164  |
                            10288 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            10289 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
                            10290 ; 167  |
                            10291 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            10292 ; 169  |
                            10293 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            10294 ; 171  |
                            10295 ; 172  |typedef union               
                            10296 ; 173  |{
                            10297 ; 174  |    struct {
                            10298 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            10299 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            10300 ; 177  |    } B;
                            10301 ; 178  |    int I;
                            10302 ; 179  |    unsigned int U;
                            10303 ; 180  |} tb_obc_type;
                            10304 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            10305 ; 182  |
                            10306 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            10307 ; 184  |
                            10308 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            10309 ; 186  |
                            10310 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            10311 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            10312 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            10313 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            10314 ; 191  |
                            10315 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            10316 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            10317 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            10318 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            10319 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            10320 ; 197  |
                            10321 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            10322 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            10323 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10324 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            10325 ; 202  |
                            10326 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            10327 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            10328 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            10329 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            10330 ; 207  |
                            10331 ; 208  |typedef union               
                            10332 ; 209  |{
                            10333 ; 210  |    struct {
                            10334 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            10335 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            10336 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            10337 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            10338 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            10339 ; 216  |    } B;
                            10340 ; 217  |    int I;
                            10341 ; 218  |    unsigned int U;
                            10342 ; 219  |} tb_tcs_type;
                            10343 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            10344 ; 221  |
                            10345 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            10346 ; 223  |
                            10347 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            10348 ; 225  |
                            10349 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            10350 ; 227  |
                            10351 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            10352 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            10353 ; 230  |
                            10354 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            10355 ; 232  |
                            10356 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            10357 ; 234  |
                            10358 ; 235  |typedef union               
                            10359 ; 236  |{
                            10360 ; 237  |    struct {
                            10361 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            10362 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            10363 ; 240  |    } B;
                            10364 ; 241  |    int I;
                            10365 ; 242  |    unsigned int U;
                            10366 ; 243  |} tb_tvr_type;
                            10367 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            10368 ; 245  |
                            10369 ; 246  |
                            10370 ; 247  |
                            10371 ; 248  |#endif
                            10372 ; 249  |
                            10373 ; 250  |
                            10374 ; 251  |
                            10375 ; 252  |
                            10376 ; 253  |
                            10377 ; 254  |
                            10378 ; 255  |
                            10379 ; 256  |
                            10380 ; 257  |
                            10381 ; 258  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10382 ; 259  |
                            10383 ; 260  |
                            10384 ; 261  |
                            10385 ; 262  |
                            10386 ; 263  |
                            10387 ; 264  |
                            10388 ; 265  |
                            10389 
                            10391 
                            10392 ; 35   |#include "regstimer.h"
                            10393 
                            10395 
                            10396 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            10397 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            10398 ; 3    |// Filename: regstimer.inc
                            10399 ; 4    |// Description: Register definitions for  Timers interface
                            10400 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            10401 ; 6    |// The following naming conventions are followed in this file.
                            10402 ; 7    |// All registers are named using the format...
                            10403 ; 8    |//     HW_<module>_<regname>
                            10404 ; 9    |// where <module> is the module name which can be any of the following...
                            10405 ; 10   |//     USB20
                            10406 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            10407 ; 12   |// module name includes a number starting from 0 for the first instance of
                            10408 ; 13   |// that module)
                            10409 ; 14   |// <regname> is the specific register within that module
                            10410 ; 15   |// We also define the following...
                            10411 ; 16   |//     HW_<module>_<regname>_BITPOS
                            10412 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10413 ; 18   |//     HW_<module>_<regname>_SETMASK
                            10414 ; 19   |// which does something else, and
                            10415 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            10416 ; 21   |// which does something else.
                            10417 ; 22   |// Other rules
                            10418 ; 23   |//     All caps
                            10419 ; 24   |//     Numeric identifiers start at 0
                            10420 ; 25   |#if !(defined(regstimerinc))
                            10421 ; 26   |#define regstimerinc 1
                            10422 ; 27   |
                            10423 ; 28   |#include "types.h"
                            10424 
                            10426 
                            10427 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10428 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10429 ; 3    |//
                            10430 ; 4    |// Filename: types.h
                            10431 ; 5    |// Description: Standard data types
                            10432 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10433 ; 7    |
                            10434 ; 8    |#ifndef _TYPES_H
                            10435 ; 9    |#define _TYPES_H
                            10436 ; 10   |
                            10437 ; 11   |// TODO:  move this outta here!
                            10438 ; 12   |#if !defined(NOERROR)
                            10439 ; 13   |#define NOERROR 0
                            10440 ; 14   |#define SUCCESS 0
                            10441 ; 15   |#endif 
                            10442 ; 16   |#if !defined(SUCCESS)
                            10443 ; 17   |#define SUCCESS  0
                            10444 ; 18   |#endif
                            10445 ; 19   |#if !defined(ERROR)
                            10446 ; 20   |#define ERROR   -1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10447 ; 21   |#endif
                            10448 ; 22   |#if !defined(FALSE)
                            10449 ; 23   |#define FALSE 0
                            10450 ; 24   |#endif
                            10451 ; 25   |#if !defined(TRUE)
                            10452 ; 26   |#define TRUE  1
                            10453 ; 27   |#endif
                            10454 ; 28   |
                            10455 ; 29   |#if !defined(NULL)
                            10456 ; 30   |#define NULL 0
                            10457 ; 31   |#endif
                            10458 ; 32   |
                            10459 ; 33   |#define MAX_INT     0x7FFFFF
                            10460 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10461 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10462 ; 36   |#define MAX_ULONG   (-1) 
                            10463 ; 37   |
                            10464 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10465 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10466 ; 40   |
                            10467 ; 41   |
                            10468 ; 42   |#define BYTE    unsigned char       // btVarName
                            10469 ; 43   |#define CHAR    signed char         // cVarName
                            10470 ; 44   |#define USHORT  unsigned short      // usVarName
                            10471 ; 45   |#define SHORT   unsigned short      // sVarName
                            10472 ; 46   |#define WORD    unsigned int        // wVarName
                            10473 ; 47   |#define INT     signed int          // iVarName
                            10474 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10475 ; 49   |#define LONG    signed long         // lVarName
                            10476 ; 50   |#define BOOL    unsigned int        // bVarName
                            10477 ; 51   |#define FRACT   _fract              // frVarName
                            10478 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10479 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10480 ; 54   |#define FLOAT   float               // fVarName
                            10481 ; 55   |#define DBL     double              // dVarName
                            10482 ; 56   |#define ENUM    enum                // eVarName
                            10483 ; 57   |#define CMX     _complex            // cmxVarName
                            10484 ; 58   |typedef WORD UCS3;                   // 
                            10485 ; 59   |
                            10486 ; 60   |#define UINT16  unsigned short
                            10487 ; 61   |#define UINT8   unsigned char   
                            10488 ; 62   |#define UINT32  unsigned long
                            10489 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10490 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10491 ; 65   |#define WCHAR   UINT16
                            10492 ; 66   |
                            10493 ; 67   |//UINT128 is 16 bytes or 6 words
                            10494 ; 68   |typedef struct UINT128_3500 {   
                            10495 ; 69   |    int val[6];     
                            10496 ; 70   |} UINT128_3500;
                            10497 ; 71   |
                            10498 ; 72   |#define UINT128   UINT128_3500
                            10499 ; 73   |
                            10500 ; 74   |// Little endian word packed byte strings:   
                            10501 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10502 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10503 ; 77   |// Little endian word packed byte strings:   
                            10504 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10505 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10506 ; 80   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10507 ; 81   |// Declare Memory Spaces To Use When Coding
                            10508 ; 82   |// A. Sector Buffers
                            10509 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10510 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10511 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10512 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10513 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10514 ; 88   |// B. Media DDI Memory
                            10515 ; 89   |#define MEDIA_DDI_MEM _Y
                            10516 ; 90   |
                            10517 ; 91   |
                            10518 ; 92   |
                            10519 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10520 ; 94   |// Examples of circular pointers:
                            10521 ; 95   |//    INT CIRC cpiVarName
                            10522 ; 96   |//    DWORD CIRC cpdwVarName
                            10523 ; 97   |
                            10524 ; 98   |#define RETCODE INT                 // rcVarName
                            10525 ; 99   |
                            10526 ; 100  |// generic bitfield structure
                            10527 ; 101  |struct Bitfield {
                            10528 ; 102  |    unsigned int B0  :1;
                            10529 ; 103  |    unsigned int B1  :1;
                            10530 ; 104  |    unsigned int B2  :1;
                            10531 ; 105  |    unsigned int B3  :1;
                            10532 ; 106  |    unsigned int B4  :1;
                            10533 ; 107  |    unsigned int B5  :1;
                            10534 ; 108  |    unsigned int B6  :1;
                            10535 ; 109  |    unsigned int B7  :1;
                            10536 ; 110  |    unsigned int B8  :1;
                            10537 ; 111  |    unsigned int B9  :1;
                            10538 ; 112  |    unsigned int B10 :1;
                            10539 ; 113  |    unsigned int B11 :1;
                            10540 ; 114  |    unsigned int B12 :1;
                            10541 ; 115  |    unsigned int B13 :1;
                            10542 ; 116  |    unsigned int B14 :1;
                            10543 ; 117  |    unsigned int B15 :1;
                            10544 ; 118  |    unsigned int B16 :1;
                            10545 ; 119  |    unsigned int B17 :1;
                            10546 ; 120  |    unsigned int B18 :1;
                            10547 ; 121  |    unsigned int B19 :1;
                            10548 ; 122  |    unsigned int B20 :1;
                            10549 ; 123  |    unsigned int B21 :1;
                            10550 ; 124  |    unsigned int B22 :1;
                            10551 ; 125  |    unsigned int B23 :1;
                            10552 ; 126  |};
                            10553 ; 127  |
                            10554 ; 128  |union BitInt {
                            10555 ; 129  |        struct Bitfield B;
                            10556 ; 130  |        int        I;
                            10557 ; 131  |};
                            10558 ; 132  |
                            10559 ; 133  |#define MAX_MSG_LENGTH 10
                            10560 ; 134  |struct CMessage
                            10561 ; 135  |{
                            10562 ; 136  |        unsigned int m_uLength;
                            10563 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10564 ; 138  |};
                            10565 ; 139  |
                            10566 ; 140  |typedef struct {
                            10567 ; 141  |    WORD m_wLength;
                            10568 ; 142  |    WORD m_wMessage;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10569 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10570 ; 144  |} Message;
                            10571 ; 145  |
                            10572 ; 146  |struct MessageQueueDescriptor
                            10573 ; 147  |{
                            10574 ; 148  |        int *m_pBase;
                            10575 ; 149  |        int m_iModulo;
                            10576 ; 150  |        int m_iSize;
                            10577 ; 151  |        int *m_pHead;
                            10578 ; 152  |        int *m_pTail;
                            10579 ; 153  |};
                            10580 ; 154  |
                            10581 ; 155  |struct ModuleEntry
                            10582 ; 156  |{
                            10583 ; 157  |    int m_iSignaledEventMask;
                            10584 ; 158  |    int m_iWaitEventMask;
                            10585 ; 159  |    int m_iResourceOfCode;
                            10586 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10587 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10588 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10589 ; 163  |    int m_uTimeOutHigh;
                            10590 ; 164  |    int m_uTimeOutLow;
                            10591 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10592 ; 166  |};
                            10593 ; 167  |
                            10594 ; 168  |union WaitMask{
                            10595 ; 169  |    struct B{
                            10596 ; 170  |        unsigned int m_bNone     :1;
                            10597 ; 171  |        unsigned int m_bMessage  :1;
                            10598 ; 172  |        unsigned int m_bTimer    :1;
                            10599 ; 173  |        unsigned int m_bButton   :1;
                            10600 ; 174  |    } B;
                            10601 ; 175  |    int I;
                            10602 ; 176  |} ;
                            10603 ; 177  |
                            10604 ; 178  |
                            10605 ; 179  |struct Button {
                            10606 ; 180  |        WORD wButtonEvent;
                            10607 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10608 ; 182  |};
                            10609 ; 183  |
                            10610 ; 184  |struct Message {
                            10611 ; 185  |        WORD wMsgLength;
                            10612 ; 186  |        WORD wMsgCommand;
                            10613 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10614 ; 188  |};
                            10615 ; 189  |
                            10616 ; 190  |union EventTypes {
                            10617 ; 191  |        struct CMessage msg;
                            10618 ; 192  |        struct Button Button ;
                            10619 ; 193  |        struct Message Message;
                            10620 ; 194  |};
                            10621 ; 195  |
                            10622 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10623 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10624 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10625 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10626 ; 200  |
                            10627 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10628 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10629 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10630 ; 204  |
                            10631 ; 205  |#if DEBUG
                            10632 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10633 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10634 ; 208  |#else 
                            10635 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10636 ; 210  |#define DebugBuildAssert(x)    
                            10637 ; 211  |#endif
                            10638 ; 212  |
                            10639 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10640 ; 214  |//  #pragma asm
                            10641 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10642 ; 216  |//  #pragma endasm
                            10643 ; 217  |
                            10644 ; 218  |
                            10645 ; 219  |#ifdef COLOR_262K
                            10646 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10647 ; 221  |#elif defined(COLOR_65K)
                            10648 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10649 ; 223  |#else
                            10650 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10651 ; 225  |#endif
                            10652 ; 226  |    
                            10653 ; 227  |#endif // #ifndef _TYPES_H
                            10654 
                            10656 
                            10657 ; 29   |
                            10658 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10659 ; 31   |//   TIMER STMP Registers 
                            10660 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10661 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            10662 ; 34   |
                            10663 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            10664 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            10665 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            10666 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            10667 ; 39   |
                            10668 ; 40   |#define HW_TIMER_NUMBER_0 0
                            10669 ; 41   |#define HW_TIMER_NUMBER_1 1
                            10670 ; 42   |#define HW_TIMER_NUMBER_2 2
                            10671 ; 43   |#define HW_TIMER_NUMBER_3 3
                            10672 ; 44   |
                            10673 ; 45   |#define HW_TMRCSR 0
                            10674 ; 46   |#define HW_TMRCNTR 1
                            10675 ; 47   |
                            10676 ; 48   |
                            10677 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            10678 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            10679 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            10680 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            10681 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            10682 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            10683 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            10684 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            10685 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            10686 ; 58   |
                            10687 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            10688 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10689 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            10690 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            10691 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            10692 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            10693 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            10694 ; 66   |
                            10695 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            10696 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            10697 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            10698 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            10699 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
                            10700 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            10701 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            10702 ; 74   |
                            10703 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            10704 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
                            10705 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            10706 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            10707 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            10708 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            10709 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            10710 ; 82   |
                            10711 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            10712 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            10713 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            10714 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            10715 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            10716 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            10717 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            10718 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            10719 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            10720 ; 92   |
                            10721 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            10722 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            10723 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            10724 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            10725 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            10726 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            10727 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            10728 ; 100  |
                            10729 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            10730 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            10731 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            10732 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
                            10733 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            10734 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            10735 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            10736 ; 108  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10737 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            10738 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            10739 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            10740 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            10741 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            10742 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            10743 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            10744 ; 116  |
                            10745 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            10746 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            10747 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            10748 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            10749 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            10750 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            10751 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            10752 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            10753 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            10754 ; 126  |
                            10755 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            10756 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            10757 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            10758 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            10759 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
                            10760 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            10761 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            10762 ; 134  |
                            10763 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
                            10764 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            10765 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            10766 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            10767 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
                            10768 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            10769 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            10770 ; 142  |
                            10771 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            10772 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            10773 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            10774 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            10775 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            10776 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            10777 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            10778 ; 150  |
                            10779 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            10780 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            10781 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            10782 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            10783 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            10784 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            10785 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            10786 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            10787 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            10788 ; 160  |
                            10789 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            10790 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            10791 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10792 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            10793 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            10794 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            10795 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            10796 ; 168  |
                            10797 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            10798 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            10799 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            10800 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            10801 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
                            10802 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            10803 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            10804 ; 176  |
                            10805 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            10806 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            10807 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
                            10808 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            10809 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            10810 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            10811 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            10812 ; 184  |
                            10813 ; 185  |typedef union               
                            10814 ; 186  |{
                            10815 ; 187  |    struct {
                            10816 ; 188  |       int TIMER_ENABLE              :1;
                            10817 ; 189  |       int TIMER_INT_EN              :1;
                            10818 ; 190  |       int INVERT                    :1;
                            10819 ; 191  |       int TIMER_CONTROL             :3;
                            10820 ; 192  |       int RSVD0                     :1;
                            10821 ; 193  |       int TIMER_STATUS              :1;
                            10822 ; 194  |       int TIMER_MODE                :2;
                            10823 ; 195  |       int RSVD1                     :13;
                            10824 ; 196  |       int CLKGT                     :1;
                            10825 ; 197  |    } B;
                            10826 ; 198  |    int I;
                            10827 ; 199  |} timercsr_type;
                            10828 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            10829 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            10830 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            10831 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            10832 ; 204  |
                            10833 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            10834 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            10835 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            10836 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            10837 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            10838 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            10839 ; 211  |
                            10840 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            10841 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10842 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            10843 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            10844 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            10845 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            10846 ; 218  |
                            10847 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            10848 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            10849 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            10850 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            10851 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            10852 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            10853 ; 225  |
                            10854 ; 226  |typedef union               
                            10855 ; 227  |{
                            10856 ; 228  |    struct {
                            10857 ; 229  |       int COUNT                    :24;
                            10858 ; 230  |    } B;
                            10859 ; 231  |    int I;
                            10860 ; 232  |} tmrcntr_type;
                            10861 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
                            10862 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            10863 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
                            10864 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            10865 ; 237  |
                            10866 ; 238  |
                            10867 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            10868 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            10869 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            10870 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            10871 ; 243  |
                            10872 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            10873 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            10874 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            10875 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            10876 ; 248  |
                            10877 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            10878 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            10879 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            10880 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            10881 ; 253  |
                            10882 ; 254  |// Timer enable
                            10883 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            10884 ; 256  |// Timer clock gating control
                            10885 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            10886 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            10887 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            10888 ; 260  |#endif
                            10889 ; 261  |
                            10890 ; 262  |
                            10891 ; 263  |
                            10892 ; 264  |
                            10893 
                            10895 
                            10896 ; 36   |#include "regsusb20.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10897 
                            10899 
                            10900 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10901 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            10902 ; 3    |//;  File        : regsusb20ip.inc
                            10903 ; 4    |//;  Description : USB20 IP Register definition
                            10904 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10905 ; 6    |
                            10906 ; 7    |// The following naming conventions are followed in this file.
                            10907 ; 8    |// All registers are named using the format...
                            10908 ; 9    |//     HW_<module>_<regname>
                            10909 ; 10   |// where <module> is the module name which can be any of the following...
                            10910 ; 11   |//     USB20
                            10911 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            10912 ; 13   |// module name includes a number starting from 0 for the first instance of
                            10913 ; 14   |// that module)
                            10914 ; 15   |// <regname> is the specific register within that module
                            10915 ; 16   |// We also define the following...
                            10916 ; 17   |//     HW_<module>_<regname>_BITPOS
                            10917 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10918 ; 19   |//     HW_<module>_<regname>_SETMASK
                            10919 ; 20   |// which does something else, and
                            10920 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            10921 ; 22   |// which does something else.
                            10922 ; 23   |// Other rules
                            10923 ; 24   |//     All caps
                            10924 ; 25   |//     Numeric identifiers start at 0
                            10925 ; 26   |
                            10926 ; 27   |#if !(defined(regsusb20inc))
                            10927 ; 28   |#define regsusb20inc 1
                            10928 ; 29   |
                            10929 ; 30   |#include "types.h"
                            10930 
                            10932 
                            10933 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10934 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10935 ; 3    |//
                            10936 ; 4    |// Filename: types.h
                            10937 ; 5    |// Description: Standard data types
                            10938 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10939 ; 7    |
                            10940 ; 8    |#ifndef _TYPES_H
                            10941 ; 9    |#define _TYPES_H
                            10942 ; 10   |
                            10943 ; 11   |// TODO:  move this outta here!
                            10944 ; 12   |#if !defined(NOERROR)
                            10945 ; 13   |#define NOERROR 0
                            10946 ; 14   |#define SUCCESS 0
                            10947 ; 15   |#endif 
                            10948 ; 16   |#if !defined(SUCCESS)
                            10949 ; 17   |#define SUCCESS  0
                            10950 ; 18   |#endif
                            10951 ; 19   |#if !defined(ERROR)
                            10952 ; 20   |#define ERROR   -1
                            10953 ; 21   |#endif
                            10954 ; 22   |#if !defined(FALSE)
                            10955 ; 23   |#define FALSE 0
                            10956 ; 24   |#endif
                            10957 ; 25   |#if !defined(TRUE)
                            10958 ; 26   |#define TRUE  1
                            10959 ; 27   |#endif
                            10960 ; 28   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10961 ; 29   |#if !defined(NULL)
                            10962 ; 30   |#define NULL 0
                            10963 ; 31   |#endif
                            10964 ; 32   |
                            10965 ; 33   |#define MAX_INT     0x7FFFFF
                            10966 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10967 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10968 ; 36   |#define MAX_ULONG   (-1) 
                            10969 ; 37   |
                            10970 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10971 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10972 ; 40   |
                            10973 ; 41   |
                            10974 ; 42   |#define BYTE    unsigned char       // btVarName
                            10975 ; 43   |#define CHAR    signed char         // cVarName
                            10976 ; 44   |#define USHORT  unsigned short      // usVarName
                            10977 ; 45   |#define SHORT   unsigned short      // sVarName
                            10978 ; 46   |#define WORD    unsigned int        // wVarName
                            10979 ; 47   |#define INT     signed int          // iVarName
                            10980 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10981 ; 49   |#define LONG    signed long         // lVarName
                            10982 ; 50   |#define BOOL    unsigned int        // bVarName
                            10983 ; 51   |#define FRACT   _fract              // frVarName
                            10984 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10985 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10986 ; 54   |#define FLOAT   float               // fVarName
                            10987 ; 55   |#define DBL     double              // dVarName
                            10988 ; 56   |#define ENUM    enum                // eVarName
                            10989 ; 57   |#define CMX     _complex            // cmxVarName
                            10990 ; 58   |typedef WORD UCS3;                   // 
                            10991 ; 59   |
                            10992 ; 60   |#define UINT16  unsigned short
                            10993 ; 61   |#define UINT8   unsigned char   
                            10994 ; 62   |#define UINT32  unsigned long
                            10995 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10996 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10997 ; 65   |#define WCHAR   UINT16
                            10998 ; 66   |
                            10999 ; 67   |//UINT128 is 16 bytes or 6 words
                            11000 ; 68   |typedef struct UINT128_3500 {   
                            11001 ; 69   |    int val[6];     
                            11002 ; 70   |} UINT128_3500;
                            11003 ; 71   |
                            11004 ; 72   |#define UINT128   UINT128_3500
                            11005 ; 73   |
                            11006 ; 74   |// Little endian word packed byte strings:   
                            11007 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11008 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11009 ; 77   |// Little endian word packed byte strings:   
                            11010 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11011 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11012 ; 80   |
                            11013 ; 81   |// Declare Memory Spaces To Use When Coding
                            11014 ; 82   |// A. Sector Buffers
                            11015 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11016 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11017 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11018 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11019 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11020 ; 88   |// B. Media DDI Memory
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11021 ; 89   |#define MEDIA_DDI_MEM _Y
                            11022 ; 90   |
                            11023 ; 91   |
                            11024 ; 92   |
                            11025 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11026 ; 94   |// Examples of circular pointers:
                            11027 ; 95   |//    INT CIRC cpiVarName
                            11028 ; 96   |//    DWORD CIRC cpdwVarName
                            11029 ; 97   |
                            11030 ; 98   |#define RETCODE INT                 // rcVarName
                            11031 ; 99   |
                            11032 ; 100  |// generic bitfield structure
                            11033 ; 101  |struct Bitfield {
                            11034 ; 102  |    unsigned int B0  :1;
                            11035 ; 103  |    unsigned int B1  :1;
                            11036 ; 104  |    unsigned int B2  :1;
                            11037 ; 105  |    unsigned int B3  :1;
                            11038 ; 106  |    unsigned int B4  :1;
                            11039 ; 107  |    unsigned int B5  :1;
                            11040 ; 108  |    unsigned int B6  :1;
                            11041 ; 109  |    unsigned int B7  :1;
                            11042 ; 110  |    unsigned int B8  :1;
                            11043 ; 111  |    unsigned int B9  :1;
                            11044 ; 112  |    unsigned int B10 :1;
                            11045 ; 113  |    unsigned int B11 :1;
                            11046 ; 114  |    unsigned int B12 :1;
                            11047 ; 115  |    unsigned int B13 :1;
                            11048 ; 116  |    unsigned int B14 :1;
                            11049 ; 117  |    unsigned int B15 :1;
                            11050 ; 118  |    unsigned int B16 :1;
                            11051 ; 119  |    unsigned int B17 :1;
                            11052 ; 120  |    unsigned int B18 :1;
                            11053 ; 121  |    unsigned int B19 :1;
                            11054 ; 122  |    unsigned int B20 :1;
                            11055 ; 123  |    unsigned int B21 :1;
                            11056 ; 124  |    unsigned int B22 :1;
                            11057 ; 125  |    unsigned int B23 :1;
                            11058 ; 126  |};
                            11059 ; 127  |
                            11060 ; 128  |union BitInt {
                            11061 ; 129  |        struct Bitfield B;
                            11062 ; 130  |        int        I;
                            11063 ; 131  |};
                            11064 ; 132  |
                            11065 ; 133  |#define MAX_MSG_LENGTH 10
                            11066 ; 134  |struct CMessage
                            11067 ; 135  |{
                            11068 ; 136  |        unsigned int m_uLength;
                            11069 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11070 ; 138  |};
                            11071 ; 139  |
                            11072 ; 140  |typedef struct {
                            11073 ; 141  |    WORD m_wLength;
                            11074 ; 142  |    WORD m_wMessage;
                            11075 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11076 ; 144  |} Message;
                            11077 ; 145  |
                            11078 ; 146  |struct MessageQueueDescriptor
                            11079 ; 147  |{
                            11080 ; 148  |        int *m_pBase;
                            11081 ; 149  |        int m_iModulo;
                            11082 ; 150  |        int m_iSize;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11083 ; 151  |        int *m_pHead;
                            11084 ; 152  |        int *m_pTail;
                            11085 ; 153  |};
                            11086 ; 154  |
                            11087 ; 155  |struct ModuleEntry
                            11088 ; 156  |{
                            11089 ; 157  |    int m_iSignaledEventMask;
                            11090 ; 158  |    int m_iWaitEventMask;
                            11091 ; 159  |    int m_iResourceOfCode;
                            11092 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11093 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11094 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11095 ; 163  |    int m_uTimeOutHigh;
                            11096 ; 164  |    int m_uTimeOutLow;
                            11097 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11098 ; 166  |};
                            11099 ; 167  |
                            11100 ; 168  |union WaitMask{
                            11101 ; 169  |    struct B{
                            11102 ; 170  |        unsigned int m_bNone     :1;
                            11103 ; 171  |        unsigned int m_bMessage  :1;
                            11104 ; 172  |        unsigned int m_bTimer    :1;
                            11105 ; 173  |        unsigned int m_bButton   :1;
                            11106 ; 174  |    } B;
                            11107 ; 175  |    int I;
                            11108 ; 176  |} ;
                            11109 ; 177  |
                            11110 ; 178  |
                            11111 ; 179  |struct Button {
                            11112 ; 180  |        WORD wButtonEvent;
                            11113 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11114 ; 182  |};
                            11115 ; 183  |
                            11116 ; 184  |struct Message {
                            11117 ; 185  |        WORD wMsgLength;
                            11118 ; 186  |        WORD wMsgCommand;
                            11119 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11120 ; 188  |};
                            11121 ; 189  |
                            11122 ; 190  |union EventTypes {
                            11123 ; 191  |        struct CMessage msg;
                            11124 ; 192  |        struct Button Button ;
                            11125 ; 193  |        struct Message Message;
                            11126 ; 194  |};
                            11127 ; 195  |
                            11128 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11129 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11130 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11131 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11132 ; 200  |
                            11133 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11134 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11135 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11136 ; 204  |
                            11137 ; 205  |#if DEBUG
                            11138 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11139 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11140 ; 208  |#else 
                            11141 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11142 ; 210  |#define DebugBuildAssert(x)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11143 ; 211  |#endif
                            11144 ; 212  |
                            11145 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11146 ; 214  |//  #pragma asm
                            11147 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11148 ; 216  |//  #pragma endasm
                            11149 ; 217  |
                            11150 ; 218  |
                            11151 ; 219  |#ifdef COLOR_262K
                            11152 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11153 ; 221  |#elif defined(COLOR_65K)
                            11154 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11155 ; 223  |#else
                            11156 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11157 ; 225  |#endif
                            11158 ; 226  |    
                            11159 ; 227  |#endif // #ifndef _TYPES_H
                            11160 
                            11162 
                            11163 ; 31   |
                            11164 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11165 ; 33   |//   USB2.0 STMP Registers 
                            11166 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11167 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            11168 ; 36   |
                            11169 ; 37   |
                            11170 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            11171 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            11172 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            11173 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            11174 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            11175 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            11176 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            11177 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            11178 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            11179 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            11180 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            11181 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            11182 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            11183 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            11184 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            11185 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            11186 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            11187 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            11188 ; 56   |
                            11189 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            11190 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            11191 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            11192 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            11193 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            11194 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            11195 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            11196 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            11197 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            11198 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            11199 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            11200 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            11201 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            11202 ; 70   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11203 ; 71   |
                            11204 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            11205 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            11206 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            11207 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            11208 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            11209 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            11210 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            11211 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            11212 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            11213 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            11214 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            11215 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            11216 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            11217 ; 85   |
                            11218 ; 86   |typedef union               
                            11219 ; 87   |{
                            11220 ; 88   |    struct {
                            11221 ; 89   |        int USBEN          :1;
                            11222 ; 90   |        int WAKEUPIRQ      :1;
                            11223 ; 91   |        int WAKEUPIE       :1;
                            11224 ; 92   |        int VBUSCXIRQ      :1;
                            11225 ; 93   |        int VBUSCXIE       :1;
                            11226 ; 94   |        int VBUSDISCXIRQ   :1;
                            11227 ; 95   |        int VBUSDISCXIE    :1;
                            11228 ; 96   |        int CLKOFF         :1;
                            11229 ; 97   |        int SUSP           :1;
                            11230 ; 98   |        int SUSPF          :1;
                            11231 ; 99   |        int UTMITST        :1;
                            11232 ; 100  |        int ARCCONNECT     :1;
                            11233 ; 101  |        int PLUGGEDIN_EN   :1;
                            11234 ; 102  |        int PLUGGEDIN      :1;
                            11235 ; 103  |        int                :8;
                            11236 ; 104  |        int HOSTDISCONNECT :1;
                            11237 ; 105  |        int VBUSSENSE      :1;
                            11238 ; 106  |    } B;
                            11239 ; 107  |    int I;
                            11240 ; 108  |} usbcsr_type;
                            11241 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            11242 ; 110  |
                            11243 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            11244 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            11245 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            11246 ; 114  |
                            11247 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            11248 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            11249 ; 117  |
                            11250 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            11251 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            11252 ; 120  |
                            11253 ; 121  |typedef union               
                            11254 ; 122  |{
                            11255 ; 123  |    struct {
                            11256 ; 124  |        int ADD            :16;
                            11257 ; 125  |        int MEM            :2;
                            11258 ; 126  |        int                :6;
                            11259 ; 127  |    } B;
                            11260 ; 128  |    int I;
                            11261 ; 129  |} usbdmaoff_type;
                            11262 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            11263 ; 131  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11264 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            11265 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            11266 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            11267 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            11268 ; 136  |
                            11269 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            11270 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            11271 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            11272 ; 140  |
                            11273 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            11274 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            11275 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            11276 ; 144  |
                            11277 ; 145  |typedef union               
                            11278 ; 146  |{
                            11279 ; 147  |    struct {
                            11280 ; 148  |        int ADD            :9;
                            11281 ; 149  |        int                :7;
                            11282 ; 150  |        int RWB            :1;
                            11283 ; 151  |        int                :14;
                            11284 ; 152  |        int KICK           :1;
                            11285 ; 153  |    } B;
                            11286 ; 154  |    int I;
                            11287 ; 155  |} usbarcaccess_type;
                            11288 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            11289 ; 157  |
                            11290 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            11291 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            11292 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            11293 ; 161  |
                            11294 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            11295 ; 163  |
                            11296 ; 164  |typedef union               
                            11297 ; 165  |{
                            11298 ; 166  |    struct {
                            11299 ; 167  |        int DATA           :16;
                            11300 ; 168  |        int                :8;
                            11301 ; 169  |    } B;
                            11302 ; 170  |    int I;
                            11303 ; 171  |} usbarcdatalow_type;
                            11304 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            11305 ; 173  |
                            11306 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            11307 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            11308 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            11309 ; 177  |
                            11310 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            11311 ; 179  |
                            11312 ; 180  |typedef union               
                            11313 ; 181  |{
                            11314 ; 182  |    struct {
                            11315 ; 183  |        int DATA           :16;
                            11316 ; 184  |        int                :8;
                            11317 ; 185  |    } B;
                            11318 ; 186  |    int I;
                            11319 ; 187  |} usbarcdatahigh_type;
                            11320 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            11321 ; 189  |
                            11322 ; 190  |
                            11323 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11324 ; 192  |//   USB2.0 ARC Registers 
                            11325 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11326 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            11327 ; 195  |
                            11328 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            11329 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            11330 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            11331 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            11332 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            11333 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            11334 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            11335 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            11336 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            11337 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            11338 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            11339 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            11340 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            11341 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            11342 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            11343 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            11344 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            11345 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            11346 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
                            11347 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            11348 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            11349 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            11350 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            11351 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            11352 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            11353 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            11354 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            11355 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            11356 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            11357 ; 225  |
                            11358 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            11359 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            11360 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            11361 ; 229  |
                            11362 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            11363 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            11364 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            11365 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            11366 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            11367 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            11368 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            11369 ; 237  |
                            11370 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            11371 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            11372 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            11373 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            11374 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            11375 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            11376 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            11377 ; 245  |
                            11378 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            11379 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            11380 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            11381 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            11382 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            11383 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            11384 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            11385 ; 253  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11386 ; 254  |typedef union               
                            11387 ; 255  |{
                            11388 ; 256  |    struct {
                            11389 ; 257  |        int N_PORTS         :4;
                            11390 ; 258  |        int PPC             :1;
                            11391 ; 259  |        int                 :3;
                            11392 ; 260  |        int N_PCC           :4;
                            11393 ; 261  |        int N_CC            :4;
                            11394 ; 262  |        int PI              :1;
                            11395 ; 263  |        int                 :3;
                            11396 ; 264  |        int N_PTT           :4;
                            11397 ; 265  |        int N_TT            :4;
                            11398 ; 266  |        int                 :20;
                            11399 ; 267  |    } B;
                            11400 ; 268  |    DWORD I;
                            11401 ; 269  |} hcsparams_type;
                            11402 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            11403 ; 271  |
                            11404 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            11405 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            11406 ; 274  |
                            11407 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            11408 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
                            11409 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            11410 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            11411 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            11412 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            11413 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            11414 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            11415 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            11416 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            11417 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            11418 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            11419 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            11420 ; 288  |
                            11421 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            11422 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            11423 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            11424 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            11425 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            11426 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            11427 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            11428 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            11429 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            11430 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            11431 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            11432 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            11433 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            11434 ; 302  |
                            11435 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            11436 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            11437 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            11438 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            11439 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            11440 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            11441 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            11442 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            11443 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            11444 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            11445 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            11446 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            11447 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11448 ; 316  |
                            11449 ; 317  |typedef union               
                            11450 ; 318  |{
                            11451 ; 319  |    struct {
                            11452 ; 320  |        int RS              :1;
                            11453 ; 321  |        int RST             :1;
                            11454 ; 322  |        int FS0             :1;
                            11455 ; 323  |        int FS1             :1;
                            11456 ; 324  |        int PSE             :1;
                            11457 ; 325  |        int ASE             :1;
                            11458 ; 326  |        int IAA             :1;
                            11459 ; 327  |        int LR              :1;
                            11460 ; 328  |        int ASP0            :1;
                            11461 ; 329  |        int ASP1            :1;
                            11462 ; 330  |        int                 :1;
                            11463 ; 331  |        int ASPE            :1;
                            11464 ; 332  |        int                 :3;
                            11465 ; 333  |        int FS2             :1;
                            11466 ; 334  |        int ITC             :8;
                            11467 ; 335  |        int                 :24;
                            11468 ; 336  |    } B;
                            11469 ; 337  |    DWORD I;
                            11470 ; 338  |} usbcmd_type;
                            11471 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            11472 ; 340  |
                            11473 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            11474 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            11475 ; 343  |
                            11476 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            11477 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            11478 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            11479 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            11480 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            11481 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            11482 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            11483 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            11484 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            11485 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            11486 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            11487 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            11488 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            11489 ; 357  |
                            11490 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            11491 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            11492 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            11493 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            11494 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            11495 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            11496 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            11497 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            11498 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            11499 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            11500 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            11501 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            11502 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            11503 ; 371  |
                            11504 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            11505 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            11506 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            11507 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            11508 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            11509 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11510 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            11511 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            11512 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            11513 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            11514 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            11515 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            11516 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            11517 ; 385  |
                            11518 ; 386  |
                            11519 ; 387  |typedef union               
                            11520 ; 388  |{
                            11521 ; 389  |    struct {
                            11522 ; 390  |        int UI              :1;
                            11523 ; 391  |        int UEI             :1;
                            11524 ; 392  |        int PCI             :1;
                            11525 ; 393  |        int FRI             :1;
                            11526 ; 394  |        int SEI             :1;
                            11527 ; 395  |        int AAI             :1;
                            11528 ; 396  |        int URI             :1;
                            11529 ; 397  |        int STI             :1;
                            11530 ; 398  |        int SLI             :1;
                            11531 ; 399  |        int                 :3;
                            11532 ; 400  |        int HCH             :1;
                            11533 ; 401  |        int RCL             :1;
                            11534 ; 402  |        int PS              :1;
                            11535 ; 403  |        int AS              :1;
                            11536 ; 404  |        int                 :24;
                            11537 ; 405  |    } B;
                            11538 ; 406  |    DWORD I;
                            11539 ; 407  |} usbsts_type;
                            11540 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            11541 ; 409  |
                            11542 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            11543 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            11544 ; 412  |
                            11545 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            11546 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            11547 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            11548 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            11549 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            11550 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            11551 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            11552 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            11553 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            11554 ; 422  |
                            11555 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            11556 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            11557 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            11558 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            11559 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            11560 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            11561 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            11562 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            11563 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            11564 ; 432  |
                            11565 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            11566 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            11567 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            11568 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            11569 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            11570 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            11571 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11572 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            11573 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            11574 ; 442  |
                            11575 ; 443  |
                            11576 ; 444  |typedef union               
                            11577 ; 445  |{
                            11578 ; 446  |    struct {
                            11579 ; 447  |        int UE              :1;
                            11580 ; 448  |        int UEE             :1;
                            11581 ; 449  |        int PCE             :1;
                            11582 ; 450  |        int FRE             :1;
                            11583 ; 451  |        int SEE             :1;
                            11584 ; 452  |        int AAE             :1;
                            11585 ; 453  |        int URE             :1;
                            11586 ; 454  |        int STE             :1;
                            11587 ; 455  |        int SLE             :1;
                            11588 ; 456  |        int                 :39;
                            11589 ; 457  |    } B;
                            11590 ; 458  |    DWORD I;
                            11591 ; 459  |} usbintr_type;
                            11592 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            11593 ; 461  |
                            11594 ; 462  |
                            11595 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            11596 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            11597 ; 465  |
                            11598 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            11599 ; 467  |
                            11600 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            11601 ; 469  |
                            11602 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            11603 ; 471  |
                            11604 ; 472  |typedef union               
                            11605 ; 473  |{
                            11606 ; 474  |    struct {
                            11607 ; 475  |        int                 :25;
                            11608 ; 476  |        int ADD             :7;
                            11609 ; 477  |        int                 :16;
                            11610 ; 478  |    } B;
                            11611 ; 479  |    DWORD I;
                            11612 ; 480  |} devaddr_type;
                            11613 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            11614 ; 482  |
                            11615 ; 483  |
                            11616 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            11617 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            11618 ; 486  |
                            11619 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            11620 ; 488  |
                            11621 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            11622 ; 490  |
                            11623 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            11624 ; 492  |
                            11625 ; 493  |typedef union               
                            11626 ; 494  |{
                            11627 ; 495  |    struct {
                            11628 ; 496  |        int                 :10;
                            11629 ; 497  |        int ADD             :22;
                            11630 ; 498  |        int                 :16;
                            11631 ; 499  |    } B;
                            11632 ; 500  |    DWORD I;
                            11633 ; 501  |} endptlistaddr_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11634 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            11635 ; 503  |
                            11636 ; 504  |
                            11637 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            11638 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            11639 ; 507  |
                            11640 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            11641 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            11642 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            11643 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            11644 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            11645 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            11646 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            11647 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            11648 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            11649 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            11650 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            11651 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            11652 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            11653 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            11654 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            11655 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
                            11656 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            11657 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            11658 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            11659 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            11660 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            11661 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            11662 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            11663 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            11664 ; 532  |
                            11665 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            11666 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            11667 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            11668 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            11669 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            11670 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            11671 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            11672 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            11673 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            11674 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            11675 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            11676 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            11677 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            11678 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            11679 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            11680 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            11681 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            11682 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            11683 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            11684 ; 552  |
                            11685 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            11686 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            11687 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            11688 ; 556  |
                            11689 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            11690 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            11691 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            11692 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            11693 ; 561  |
                            11694 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11695 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            11696 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            11697 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            11698 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            11699 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            11700 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            11701 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            11702 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            11703 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            11704 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            11705 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            11706 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            11707 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            11708 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            11709 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            11710 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            11711 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            11712 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            11713 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            11714 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            11715 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            11716 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            11717 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
                            11718 ; 586  |
                            11719 ; 587  |typedef union               
                            11720 ; 588  |{
                            11721 ; 589  |    struct {
                            11722 ; 590  |        int CCS             :1;
                            11723 ; 591  |        int CSC             :1;
                            11724 ; 592  |        int PE              :1;
                            11725 ; 593  |        int PEC             :1;
                            11726 ; 594  |        int OCA             :1;
                            11727 ; 595  |        int OCC             :1;
                            11728 ; 596  |        int FPR             :1;
                            11729 ; 597  |        int SUSP            :1;
                            11730 ; 598  |        int PR              :1;
                            11731 ; 599  |        int HSP             :1;
                            11732 ; 600  |        int LS              :2;
                            11733 ; 601  |        int PP              :1;
                            11734 ; 602  |        int PO              :1;
                            11735 ; 603  |        int PIC             :2;
                            11736 ; 604  |        int PTC             :4;
                            11737 ; 605  |        int WKCN            :1;
                            11738 ; 606  |        int WKDS            :1;
                            11739 ; 607  |        int WKOC            :1;
                            11740 ; 608  |        int PHCD            :1;
                            11741 ; 609  |        int PFSC            :1;
                            11742 ; 610  |        int                 :1;
                            11743 ; 611  |        int PSPD            :2;
                            11744 ; 612  |        int                 :1;
                            11745 ; 613  |        int PTW             :1;
                            11746 ; 614  |        int STS             :1;
                            11747 ; 615  |        int PTS             :1;
                            11748 ; 616  |        int                 :16;
                            11749 ; 617  |    } B;
                            11750 ; 618  |    DWORD I;
                            11751 ; 619  |} portsc1_type;
                            11752 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            11753 ; 621  |
                            11754 ; 622  |
                            11755 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            11756 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11757 ; 625  |
                            11758 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            11759 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            11760 ; 628  |
                            11761 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            11762 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            11763 ; 631  |
                            11764 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            11765 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            11766 ; 634  |
                            11767 ; 635  |typedef union               
                            11768 ; 636  |{
                            11769 ; 637  |    struct {
                            11770 ; 638  |        int CM              :2;
                            11771 ; 639  |        int ES              :1;
                            11772 ; 640  |        int                 :46;
                            11773 ; 641  |    } B;
                            11774 ; 642  |    DWORD I;
                            11775 ; 643  |} usbmode_type;
                            11776 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            11777 ; 645  |
                            11778 ; 646  |
                            11779 ; 647  |/////////////////////////////////////////////////////////////////////////////////
                            11780 ; 648  |//  The following endpoint equates are common for the following registers
                            11781 ; 649  |
                            11782 ; 650  |#define ENDPOINT0_BITPOS (0)
                            11783 ; 651  |#define ENDPOINT1_BITPOS (1)
                            11784 ; 652  |#define ENDPOINT2_BITPOS (2)
                            11785 ; 653  |#define ENDPOINT3_BITPOS (3)
                            11786 ; 654  |#define ENDPOINT4_BITPOS (4)
                            11787 ; 655  |#define ENDPOINT5_BITPOS (5)
                            11788 ; 656  |#define ENDPOINT6_BITPOS (6)
                            11789 ; 657  |#define ENDPOINT7_BITPOS (7)
                            11790 ; 658  |#define ENDPOINT8_BITPOS (8)
                            11791 ; 659  |#define ENDPOINT9_BITPOS (9)
                            11792 ; 660  |#define ENDPOINT10_BITPOS (10)
                            11793 ; 661  |#define ENDPOINT11_BITPOS (11)
                            11794 ; 662  |#define ENDPOINT12_BITPOS (12)
                            11795 ; 663  |#define ENDPOINT13_BITPOS (13)
                            11796 ; 664  |#define ENDPOINT14_BITPOS (14)
                            11797 ; 665  |#define ENDPOINT15_BITPOS (15)
                            11798 ; 666  |
                            11799 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            11800 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            11801 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            11802 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            11803 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            11804 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            11805 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            11806 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            11807 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            11808 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            11809 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            11810 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            11811 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            11812 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            11813 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            11814 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            11815 ; 683  |
                            11816 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            11817 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            11818 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11819 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            11820 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            11821 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            11822 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            11823 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            11824 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            11825 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            11826 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            11827 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            11828 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            11829 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            11830 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            11831 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            11832 ; 700  |
                            11833 ; 701  |typedef union               
                            11834 ; 702  |{
                            11835 ; 703  |    struct {
                            11836 ; 704  |        int EP0              :1;
                            11837 ; 705  |        int EP1              :1;
                            11838 ; 706  |        int EP2              :1;
                            11839 ; 707  |        int EP3              :1;
                            11840 ; 708  |        int EP4              :1;
                            11841 ; 709  |        int EP5              :1;
                            11842 ; 710  |        int EP6              :1;
                            11843 ; 711  |        int EP7              :1;
                            11844 ; 712  |        int EP8              :1;
                            11845 ; 713  |        int EP9              :1;
                            11846 ; 714  |        int EP10             :1;
                            11847 ; 715  |        int EP11             :1;
                            11848 ; 716  |        int EP12             :1;
                            11849 ; 717  |        int EP13             :1;
                            11850 ; 718  |        int EP14             :1;
                            11851 ; 719  |        int EP15             :1;
                            11852 ; 720  |        int                  :32;
                            11853 ; 721  |    } B;
                            11854 ; 722  |    DWORD I;
                            11855 ; 723  |} endpsetupstat_type;
                            11856 ; 724  |
                            11857 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            11858 ; 726  |
                            11859 ; 727  |typedef union               
                            11860 ; 728  |{
                            11861 ; 729  |    struct {
                            11862 ; 730  |        int EP0              :1;
                            11863 ; 731  |        int EP1              :1;
                            11864 ; 732  |        int EP2              :1;
                            11865 ; 733  |        int EP3              :1;
                            11866 ; 734  |        int EP4              :1;
                            11867 ; 735  |        int EP5              :1;
                            11868 ; 736  |        int EP6              :1;
                            11869 ; 737  |        int EP7              :1;
                            11870 ; 738  |        int EP8              :1;
                            11871 ; 739  |        int EP9              :1;
                            11872 ; 740  |        int EP10             :1;
                            11873 ; 741  |        int EP11             :1;
                            11874 ; 742  |        int EP12             :1;
                            11875 ; 743  |        int EP13             :1;
                            11876 ; 744  |        int EP14             :1;
                            11877 ; 745  |        int EP15             :1;
                            11878 ; 746  |        int                  :8;
                            11879 ; 747  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11880 ; 748  |    WORD I;
                            11881 ; 749  |} endpt_type;
                            11882 
                            11920 
                            11921 ; 750  |
                            11922 ; 751  |typedef union
                            11923 ; 752  |{
                            11924 ; 753  |   struct {
                            11925 ; 754  |       endpt_type  RX;
                            11926 ; 755  |       endpt_type  TX;
                            11927 ; 756  |   } W;
                            11928 ; 757  |   DWORD DW;
                            11929 ; 758  |} endptrxtx_type;
                            11930 ; 759  |
                            11931 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            11932 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            11933 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            11934 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            11935 ; 764  |
                            11936 ; 765  |
                            11937 ; 766  |
                            11938 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            11939 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            11940 ; 769  |
                            11941 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            11942 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            11943 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            11944 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            11945 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            11946 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            11947 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            11948 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            11949 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            11950 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            11951 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            11952 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            11953 ; 782  |
                            11954 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            11955 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            11956 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            11957 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            11958 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            11959 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            11960 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            11961 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            11962 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            11963 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            11964 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            11965 ; 794  |
                            11966 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            11967 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            11968 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            11969 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            11970 ; 799  |
                            11971 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            11972 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            11973 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            11974 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11975 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            11976 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            11977 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            11978 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            11979 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            11980 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            11981 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            11982 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            11983 ; 812  |
                            11984 ; 813  |
                            11985 ; 814  |typedef union               
                            11986 ; 815  |{
                            11987 ; 816  |    struct {
                            11988 ; 817  |        int RXS             :1;
                            11989 ; 818  |        int RXD             :1;
                            11990 ; 819  |        int RXT             :2;
                            11991 ; 820  |        int                 :1;
                            11992 ; 821  |        int RXI             :1;
                            11993 ; 822  |        int RXR             :1;
                            11994 ; 823  |        int RXE             :1;
                            11995 ; 824  |        int                 :8;
                            11996 ; 825  |        int TXS             :1;
                            11997 ; 826  |        int TXD             :1;
                            11998 ; 827  |        int TXT             :2;
                            11999 ; 828  |        int                 :1;
                            12000 ; 829  |        int TXI             :1;
                            12001 ; 830  |        int TXR             :1;
                            12002 ; 831  |        int TXE             :1;
                            12003 ; 832  |        int                 :24;
                            12004 ; 833  |    } B;
                            12005 ; 834  |    DWORD I;
                            12006 ; 835  |} endptctrl_type;
                            12007 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            12008 ; 837  |
                            12009 ; 838  |#endif
                            12010 ; 839  |
                            12011 ; 840  |
                            12012 
                            12014 
                            12015 ; 37   |#include "regsusb20phy.h"
                            12016 
                            12018 
                            12019 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12020 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            12021 ; 3    |//;  File        : regsusbphy.inc
                            12022 ; 4    |//;  Description : USB20 PHY Register definition
                            12023 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            12024 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12025 ; 7    |
                            12026 ; 8    |// The following naming conventions are followed in this file.
                            12027 ; 9    |// All registers are named using the format...
                            12028 ; 10   |//     HW_<module>_<regname>
                            12029 ; 11   |// where <module> is the module name which can be any of the following...
                            12030 ; 12   |//     USB20
                            12031 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            12032 ; 14   |// module name includes a number starting from 0 for the first instance of
                            12033 ; 15   |// that module)
                            12034 ; 16   |// <regname> is the specific register within that module
                            12035 ; 17   |// We also define the following...
                            12036 ; 18   |//     HW_<module>_<regname>_BITPOS
                            12037 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12038 ; 20   |//     HW_<module>_<regname>_SETMASK
                            12039 ; 21   |// which does something else, and
                            12040 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            12041 ; 23   |// which does something else.
                            12042 ; 24   |// Other rules
                            12043 ; 25   |//     All caps
                            12044 ; 26   |//     Numeric identifiers start at 0
                            12045 ; 27   |
                            12046 ; 28   |#if !(defined(regsusbphyinc))
                            12047 ; 29   |#define regsusbphyinc 1
                            12048 ; 30   |
                            12049 ; 31   |#include "types.h"
                            12050 
                            12052 
                            12053 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12054 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12055 ; 3    |//
                            12056 ; 4    |// Filename: types.h
                            12057 ; 5    |// Description: Standard data types
                            12058 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12059 ; 7    |
                            12060 ; 8    |#ifndef _TYPES_H
                            12061 ; 9    |#define _TYPES_H
                            12062 ; 10   |
                            12063 ; 11   |// TODO:  move this outta here!
                            12064 ; 12   |#if !defined(NOERROR)
                            12065 ; 13   |#define NOERROR 0
                            12066 ; 14   |#define SUCCESS 0
                            12067 ; 15   |#endif 
                            12068 ; 16   |#if !defined(SUCCESS)
                            12069 ; 17   |#define SUCCESS  0
                            12070 ; 18   |#endif
                            12071 ; 19   |#if !defined(ERROR)
                            12072 ; 20   |#define ERROR   -1
                            12073 ; 21   |#endif
                            12074 ; 22   |#if !defined(FALSE)
                            12075 ; 23   |#define FALSE 0
                            12076 ; 24   |#endif
                            12077 ; 25   |#if !defined(TRUE)
                            12078 ; 26   |#define TRUE  1
                            12079 ; 27   |#endif
                            12080 ; 28   |
                            12081 ; 29   |#if !defined(NULL)
                            12082 ; 30   |#define NULL 0
                            12083 ; 31   |#endif
                            12084 ; 32   |
                            12085 ; 33   |#define MAX_INT     0x7FFFFF
                            12086 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12087 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12088 ; 36   |#define MAX_ULONG   (-1) 
                            12089 ; 37   |
                            12090 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12091 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12092 ; 40   |
                            12093 ; 41   |
                            12094 ; 42   |#define BYTE    unsigned char       // btVarName
                            12095 ; 43   |#define CHAR    signed char         // cVarName
                            12096 ; 44   |#define USHORT  unsigned short      // usVarName
                            12097 ; 45   |#define SHORT   unsigned short      // sVarName
                            12098 ; 46   |#define WORD    unsigned int        // wVarName
                            12099 ; 47   |#define INT     signed int          // iVarName
                            12100 ; 48   |#define DWORD   unsigned long       // dwVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12101 ; 49   |#define LONG    signed long         // lVarName
                            12102 ; 50   |#define BOOL    unsigned int        // bVarName
                            12103 ; 51   |#define FRACT   _fract              // frVarName
                            12104 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12105 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12106 ; 54   |#define FLOAT   float               // fVarName
                            12107 ; 55   |#define DBL     double              // dVarName
                            12108 ; 56   |#define ENUM    enum                // eVarName
                            12109 ; 57   |#define CMX     _complex            // cmxVarName
                            12110 ; 58   |typedef WORD UCS3;                   // 
                            12111 ; 59   |
                            12112 ; 60   |#define UINT16  unsigned short
                            12113 ; 61   |#define UINT8   unsigned char   
                            12114 ; 62   |#define UINT32  unsigned long
                            12115 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12116 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12117 ; 65   |#define WCHAR   UINT16
                            12118 ; 66   |
                            12119 ; 67   |//UINT128 is 16 bytes or 6 words
                            12120 ; 68   |typedef struct UINT128_3500 {   
                            12121 ; 69   |    int val[6];     
                            12122 ; 70   |} UINT128_3500;
                            12123 ; 71   |
                            12124 ; 72   |#define UINT128   UINT128_3500
                            12125 ; 73   |
                            12126 ; 74   |// Little endian word packed byte strings:   
                            12127 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12128 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12129 ; 77   |// Little endian word packed byte strings:   
                            12130 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12131 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12132 ; 80   |
                            12133 ; 81   |// Declare Memory Spaces To Use When Coding
                            12134 ; 82   |// A. Sector Buffers
                            12135 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12136 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12137 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12138 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12139 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12140 ; 88   |// B. Media DDI Memory
                            12141 ; 89   |#define MEDIA_DDI_MEM _Y
                            12142 ; 90   |
                            12143 ; 91   |
                            12144 ; 92   |
                            12145 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12146 ; 94   |// Examples of circular pointers:
                            12147 ; 95   |//    INT CIRC cpiVarName
                            12148 ; 96   |//    DWORD CIRC cpdwVarName
                            12149 ; 97   |
                            12150 ; 98   |#define RETCODE INT                 // rcVarName
                            12151 ; 99   |
                            12152 ; 100  |// generic bitfield structure
                            12153 ; 101  |struct Bitfield {
                            12154 ; 102  |    unsigned int B0  :1;
                            12155 ; 103  |    unsigned int B1  :1;
                            12156 ; 104  |    unsigned int B2  :1;
                            12157 ; 105  |    unsigned int B3  :1;
                            12158 ; 106  |    unsigned int B4  :1;
                            12159 ; 107  |    unsigned int B5  :1;
                            12160 ; 108  |    unsigned int B6  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12161 ; 109  |    unsigned int B7  :1;
                            12162 ; 110  |    unsigned int B8  :1;
                            12163 ; 111  |    unsigned int B9  :1;
                            12164 ; 112  |    unsigned int B10 :1;
                            12165 ; 113  |    unsigned int B11 :1;
                            12166 ; 114  |    unsigned int B12 :1;
                            12167 ; 115  |    unsigned int B13 :1;
                            12168 ; 116  |    unsigned int B14 :1;
                            12169 ; 117  |    unsigned int B15 :1;
                            12170 ; 118  |    unsigned int B16 :1;
                            12171 ; 119  |    unsigned int B17 :1;
                            12172 ; 120  |    unsigned int B18 :1;
                            12173 ; 121  |    unsigned int B19 :1;
                            12174 ; 122  |    unsigned int B20 :1;
                            12175 ; 123  |    unsigned int B21 :1;
                            12176 ; 124  |    unsigned int B22 :1;
                            12177 ; 125  |    unsigned int B23 :1;
                            12178 ; 126  |};
                            12179 ; 127  |
                            12180 ; 128  |union BitInt {
                            12181 ; 129  |        struct Bitfield B;
                            12182 ; 130  |        int        I;
                            12183 ; 131  |};
                            12184 ; 132  |
                            12185 ; 133  |#define MAX_MSG_LENGTH 10
                            12186 ; 134  |struct CMessage
                            12187 ; 135  |{
                            12188 ; 136  |        unsigned int m_uLength;
                            12189 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12190 ; 138  |};
                            12191 ; 139  |
                            12192 ; 140  |typedef struct {
                            12193 ; 141  |    WORD m_wLength;
                            12194 ; 142  |    WORD m_wMessage;
                            12195 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12196 ; 144  |} Message;
                            12197 ; 145  |
                            12198 ; 146  |struct MessageQueueDescriptor
                            12199 ; 147  |{
                            12200 ; 148  |        int *m_pBase;
                            12201 ; 149  |        int m_iModulo;
                            12202 ; 150  |        int m_iSize;
                            12203 ; 151  |        int *m_pHead;
                            12204 ; 152  |        int *m_pTail;
                            12205 ; 153  |};
                            12206 ; 154  |
                            12207 ; 155  |struct ModuleEntry
                            12208 ; 156  |{
                            12209 ; 157  |    int m_iSignaledEventMask;
                            12210 ; 158  |    int m_iWaitEventMask;
                            12211 ; 159  |    int m_iResourceOfCode;
                            12212 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12213 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12214 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12215 ; 163  |    int m_uTimeOutHigh;
                            12216 ; 164  |    int m_uTimeOutLow;
                            12217 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12218 ; 166  |};
                            12219 ; 167  |
                            12220 ; 168  |union WaitMask{
                            12221 ; 169  |    struct B{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12222 ; 170  |        unsigned int m_bNone     :1;
                            12223 ; 171  |        unsigned int m_bMessage  :1;
                            12224 ; 172  |        unsigned int m_bTimer    :1;
                            12225 ; 173  |        unsigned int m_bButton   :1;
                            12226 ; 174  |    } B;
                            12227 ; 175  |    int I;
                            12228 ; 176  |} ;
                            12229 ; 177  |
                            12230 ; 178  |
                            12231 ; 179  |struct Button {
                            12232 ; 180  |        WORD wButtonEvent;
                            12233 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            12234 ; 182  |};
                            12235 ; 183  |
                            12236 ; 184  |struct Message {
                            12237 ; 185  |        WORD wMsgLength;
                            12238 ; 186  |        WORD wMsgCommand;
                            12239 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            12240 ; 188  |};
                            12241 ; 189  |
                            12242 ; 190  |union EventTypes {
                            12243 ; 191  |        struct CMessage msg;
                            12244 ; 192  |        struct Button Button ;
                            12245 ; 193  |        struct Message Message;
                            12246 ; 194  |};
                            12247 ; 195  |
                            12248 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            12249 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            12250 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            12251 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            12252 ; 200  |
                            12253 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            12254 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            12255 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            12256 ; 204  |
                            12257 ; 205  |#if DEBUG
                            12258 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            12259 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            12260 ; 208  |#else 
                            12261 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            12262 ; 210  |#define DebugBuildAssert(x)    
                            12263 ; 211  |#endif
                            12264 ; 212  |
                            12265 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            12266 ; 214  |//  #pragma asm
                            12267 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            12268 ; 216  |//  #pragma endasm
                            12269 ; 217  |
                            12270 ; 218  |
                            12271 ; 219  |#ifdef COLOR_262K
                            12272 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            12273 ; 221  |#elif defined(COLOR_65K)
                            12274 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            12275 ; 223  |#else
                            12276 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            12277 ; 225  |#endif
                            12278 ; 226  |    
                            12279 ; 227  |#endif // #ifndef _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12280 
                            12282 
                            12283 ; 32   |
                            12284 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12285 ; 34   |//   USB2.0 PHY STMP Registers 
                            12286 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12287 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            12288 ; 37   |
                            12289 ; 38   |
                            12290 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            12291 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            12292 ; 41   |
                            12293 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            12294 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            12295 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            12296 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            12297 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            12298 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            12299 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            12300 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            12301 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            12302 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            12303 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
                            12304 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            12305 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            12306 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            12307 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            12308 ; 57   |
                            12309 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            12310 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            12311 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            12312 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            12313 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            12314 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            12315 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            12316 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            12317 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            12318 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            12319 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            12320 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            12321 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            12322 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            12323 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            12324 ; 73   |
                            12325 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            12326 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            12327 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            12328 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            12329 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            12330 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            12331 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            12332 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            12333 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            12334 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            12335 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            12336 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            12337 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            12338 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            12339 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            12340 ; 89   |
                            12341 ; 90   |typedef union               
                            12342 ; 91   |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12343 ; 92   |    struct {
                            12344 ; 93   |        int RSVD0          :5;
                            12345 ; 94   |        int TXDISCON1500   :1;
                            12346 ; 95   |        int PLLVCOPWD      :1;
                            12347 ; 96   |        int PLLVCPPWD      :1;
                            12348 ; 97   |        int RSVD1          :2;
                            12349 ; 98   |        int TXPWDFS        :1;
                            12350 ; 99   |        int TXPWDIBIAS     :1;
                            12351 ; 100  |        int TXPWDV2I       :1;
                            12352 ; 101  |        int TXPWDVBG       :1;
                            12353 ; 102  |        int TXPWDCOMP      :1;
                            12354 ; 103  |        int RSVD2          :1;
                            12355 ; 104  |        int RXPWDDISCONDET :1;
                            12356 ; 105  |        int RXPWDENV       :1;
                            12357 ; 106  |        int RXPWD1PT1      :1;
                            12358 ; 107  |        int RXPWDDIFF      :1;
                            12359 ; 108  |        int RXPWDRX        :1;
                            12360 ; 109  |        int RSVD3          :1;
                            12361 ; 110  |        int PWDIBIAS       :1;
                            12362 ; 111  |        int REGRESET       :1;
                            12363 ; 112  |    } B;
                            12364 ; 113  |    int I;
                            12365 ; 114  |} usbphypwd_type;
                            12366 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            12367 ; 116  |
                            12368 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            12369 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            12370 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            12371 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            12372 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            12373 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            12374 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            12375 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            12376 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            12377 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            12378 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            12379 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            12380 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            12381 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            12382 ; 131  |
                            12383 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            12384 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            12385 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            12386 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            12387 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            12388 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            12389 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            12390 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            12391 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            12392 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            12393 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            12394 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            12395 ; 144  |
                            12396 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            12397 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            12398 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            12399 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12400 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            12401 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
                            12402 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            12403 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            12404 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            12405 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            12406 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
                            12407 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            12408 ; 157  |
                            12409 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            12410 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            12411 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            12412 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            12413 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            12414 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
                            12415 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            12416 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            12417 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            12418 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            12419 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            12420 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            12421 ; 170  |
                            12422 ; 171  |typedef union               
                            12423 ; 172  |{
                            12424 ; 173  |    struct {
                            12425 ; 174  |        int TXCAL1500          :4;
                            12426 ; 175  |        int RSVD0              :1;
                            12427 ; 176  |        int TXENCAL1500        :1;
                            12428 ; 177  |        int TXHSXCVR           :1;
                            12429 ; 178  |        int TXCALIBRATE        :1;
                            12430 ; 179  |        int TXCAL45DN          :4;
                            12431 ; 180  |        int RSVD1              :1;
                            12432 ; 181  |        int TXENCAL45DN        :1;
                            12433 ; 182  |        int TXHSTERM           :1;
                            12434 ; 183  |        int TXSKEW             :1;
                            12435 ; 184  |        int TXCAL45DP          :4;
                            12436 ; 185  |        int RSVD2              :1;
                            12437 ; 186  |        int TXENCAL45DP        :1;
                            12438 ; 187  |        int TXFSHIZ            :1;
                            12439 ; 188  |        int TXCOMPOUT          :1;
                            12440 ; 189  |    } B;
                            12441 ; 190  |    int I;
                            12442 ; 191  |} usbphytx_type;
                            12443 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            12444 ; 193  |
                            12445 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            12446 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            12447 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            12448 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            12449 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            12450 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            12451 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            12452 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            12453 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12454 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            12455 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            12456 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            12457 ; 206  |
                            12458 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            12459 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            12460 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            12461 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            12462 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            12463 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            12464 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            12465 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            12466 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            12467 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            12468 ; 217  |
                            12469 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            12470 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            12471 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            12472 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
                            12473 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            12474 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
                            12475 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            12476 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            12477 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            12478 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            12479 ; 228  |
                            12480 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            12481 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            12482 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            12483 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            12484 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            12485 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            12486 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            12487 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            12488 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            12489 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            12490 ; 239  |
                            12491 ; 240  |typedef union               
                            12492 ; 241  |{
                            12493 ; 242  |    struct {
                            12494 ; 243  |        int PLLV2ISEL        :4;
                            12495 ; 244  |        int RSVD0            :1;
                            12496 ; 245  |        int PLLCPDBLIP       :1;
                            12497 ; 246  |        int PLLVCOCLK2       :1;
                            12498 ; 247  |        int PLLVCOCLK24      :1;
                            12499 ; 248  |        int PLLCPNSEL        :4;
                            12500 ; 249  |        int PLLCLKDIVSEL     :4;
                            12501 ; 250  |        int RSVD1            :4;
                            12502 ; 251  |        int PLLPFDRST        :1;
                            12503 ; 252  |        int PLLCPSHORTLFR    :1;
                            12504 ; 253  |        int PLLVCOKSTART     :1;
                            12505 ; 254  |        int PLLCLKDIVRSTZ    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12506 ; 255  |    } B;
                            12507 ; 256  |    int I;
                            12508 ; 257  |} usbphypll_type;
                            12509 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            12510 ; 259  |
                            12511 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            12512 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            12513 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            12514 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            12515 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            12516 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            12517 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            12518 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            12519 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            12520 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            12521 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            12522 ; 271  |
                            12523 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            12524 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            12525 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            12526 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            12527 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            12528 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
                            12529 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            12530 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            12531 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            12532 ; 281  |
                            12533 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            12534 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            12535 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            12536 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            12537 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
                            12538 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            12539 ; 288  |//              480Mhz/7 =68.57Mhz
                            12540 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            12541 ; 290  |
                            12542 ; 291  |//              480Mhz/8 ~60Mhz
                            12543 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            12544 ; 293  |
                            12545 ; 294  |//              480Mhz/9 =53.3Mhz
                            12546 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            12547 ; 296  |
                            12548 ; 297  |//              480Mhz/10 =48Mhz
                            12549 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            12550 ; 299  |
                            12551 ; 300  |
                            12552 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
                            12553 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            12554 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            12555 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            12556 ; 305  |
                            12557 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            12558 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12559 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            12560 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            12561 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            12562 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            12563 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            12564 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            12565 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            12566 ; 315  |
                            12567 ; 316  |typedef union               
                            12568 ; 317  |{
                            12569 ; 318  |    struct {
                            12570 ; 319  |     int ENVADJ               :4;
                            12571 ; 320  |     int DISCONADJ            :4;
                            12572 ; 321  |     int DEBUGMODE            :4;
                            12573 ; 322  |     int PLLLKTIMECTL         :4;
                            12574 ; 323  |     int PLLCKDIVCTL          :4;
                            12575 ; 324  |     int HOSTMODETEST         :1;
                            12576 ; 325  |     int FSCKSOURCESEL        :1;
                            12577 ; 326  |     int REGRXDBYPASS         :1;
                            12578 ; 327  |     int PLLLOCKED            :1;
                            12579 ; 328  |    } B;
                            12580 ; 329  |    int I;
                            12581 ; 330  |} usbphyrx_type;
                            12582 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            12583 ; 332  |
                            12584 ; 333  |#endif
                            12585 ; 334  |
                            12586 
                            12588 
                            12589 ; 38   |
                            12590 ; 39   |
                            12591 ; 40   |#endif // if (!@def(hwequ))
                            12592 ; 41   |
                            12593 
                            12595 
                            12596 ; 12   |#else 
                            12597 ; 13   |//include "regscodec.inc"
                            12598 ; 14   |#endif
                            12599 ; 15   |
                            12600 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            12601 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            12602 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            12603 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            12604 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            12605 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            12606 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            12607 ; 23   |
                            12608 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            12609 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            12610 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            12611 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            12612 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            12613 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            12614 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            12615 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12616 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            12617 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            12618 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            12619 ; 35   |
                            12620 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            12621 ; 37   |// MEDIA DEFINITIONS
                            12622 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            12623 ; 39   |
                            12624 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            12625 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            12626 ; 42   |#if defined(NAND1)
                            12627 ; 43   |#define SM_INTERNAL_CHIPS 1
                            12628 ; 44   |#else 
                            12629 ; 45   |#if defined(NAND2)
                            12630 ; 46   |#define SM_INTERNAL_CHIPS 2
                            12631 ; 47   |#else 
                            12632 ; 48   |#if defined(NAND3)
                            12633 ; 49   |#define SM_INTERNAL_CHIPS 3
                            12634 ; 50   |#else 
                            12635 ; 51   |#if defined(NAND4)
                            12636 ; 52   |#define SM_INTERNAL_CHIPS 4
                            12637 ; 53   |#else 
                            12638 ; 54   |#define SM_INTERNAL_CHIPS 1
                            12639 ; 55   |#endif
                            12640 ; 56   |#endif
                            12641 ; 57   |#endif
                            12642 ; 58   |#endif
                            12643 ; 59   |
                            12644 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            12645 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            12646 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            12647 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            12648 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            12649 ; 65   |//*** comment out if active high ****
                            12650 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            12651 ; 67   |
                            12652 ; 68   |#if defined(SMEDIA)
                            12653 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            12654 ; 70   |#define NUM_SM_EXTERNAL 1
                            12655 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            12656 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            12657 ; 73   |#else 
                            12658 ; 74   |#if defined(MMC)
                            12659 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            12660 ; 76   |#define NUM_SM_EXTERNAL 0
                            12661 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            12662 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            12663 ; 79   |#else 
                            12664 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            12665 ; 81   |#define NUM_SM_EXTERNAL 0
                            12666 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            12667 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            12668 ; 84   |#endif
                            12669 ; 85   |#endif
                            12670 ; 86   |
                            12671 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            12672 ; 88   |// Mass Storage Class definitions
                            12673 ; 89   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12674 ; 90   |// Set to 0 if Composite Device build is desired.    
                            12675 ; 91   |#define MULTI_LUN_BUILD 1   
                            12676 ; 92   |
                            12677 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            12678 ; 94   |//  SCSI
                            12679 ; 95   |#if (MULTI_LUN_BUILD==0)
                            12680 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            12681 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            12682 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            12683 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            12684 ; 100  |  #else
                            12685 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            12686 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            12687 ; 103  |  #endif
                            12688 ; 104  |#else
                            12689 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            12690 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            12691 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            12692 ; 108  |  #else
                            12693 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            12694 ; 110  |  #endif
                            12695 ; 111  |#endif
                            12696 ; 112  |
                            12697 ; 113  |
                            12698 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            12699 ; 115  |
                            12700 ; 116  |
                            12701 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            12702 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            12703 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            12704 ; 120  |#ifdef MMC
                            12705 ; 121  |#ifdef MTP_BUILD
                            12706 ; 122  |// --------------------
                            12707 ; 123  |// MTP and MMC
                            12708 ; 124  |// --------------------
                            12709 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            12710 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            12711 ; 127  |#else  // ifndef MTP_BUILD
                            12712 ; 128  |#ifdef STMP_BUILD_PLAYER
                            12713 ; 129  |// --------------------
                            12714 ; 130  |// Player and MMC
                            12715 ; 131  |// --------------------
                            12716 ; 132  |#else
                            12717 ; 133  |// --------------------
                            12718 ; 134  |// USBMSC and MMC
                            12719 ; 135  |// --------------------
                            12720 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            12721 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            12722 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            12723 ; 139  |#endif // ifdef MTP_BUILD
                            12724 ; 140  |#else  // ifndef MMC
                            12725 ; 141  |#ifdef MTP_BUILD
                            12726 ; 142  |// --------------------
                            12727 ; 143  |// MTP and NAND only
                            12728 ; 144  |// --------------------
                            12729 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            12730 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            12731 ; 147  |#else  // ifndef MTP_BUILD
                            12732 ; 148  |#ifdef STMP_BUILD_PLAYER
                            12733 ; 149  |// --------------------
                            12734 ; 150  |// Player and NAND only
                            12735 ; 151  |// --------------------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12736 ; 152  |#else
                            12737 ; 153  |// --------------------
                            12738 ; 154  |// USBMSC and NAND only
                            12739 ; 155  |// --------------------
                            12740 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            12741 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            12742 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            12743 ; 159  |#endif // ifdef MTP_BUILD
                            12744 ; 160  |#endif // ifdef MMC 
                            12745 ; 161  |
                            12746 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            12747 ; 163  |#if (defined(MTP_BUILD))
                            12748 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            12749 ; 165  |
                            12750 ; 166  |////!
                            12751 ; 167  |////! This varible holds the watchdog count for the store flush.
                            12752 ; 168  |////!
                            12753 ; 169  |///
                            12754 ; 170  |#include <types.h>
                            12755 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            12756 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            12757 ; 173  |#endif
                            12758 ; 174  |
                            12759 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            12760 ; 176  |// These are needed here for Mass Storage Class
                            12761 ; 177  |// Needs to be cleaned up
                            12762 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            12763 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            12764 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            12765 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            12766 ; 182  |
                            12767 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            12768 ; 184  |
                            12769 ; 185  |#endif
                            12770 ; 186  |
                            12771 ; 187  |
                            12772 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            12773 ; 189  |// SmartMedia/NAND defs
                            12774 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            12775 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            12776 ; 192  |
                            12777 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            12778 ; 194  |// Sysloadresources defs
                            12779 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            12780 ; 196  |
                            12781 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            12782 ; 198  |// MMC defs
                            12783 ; 199  |#define MMC_MAX_PARTITIONS 1
                            12784 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            12785 ; 201  |
                            12786 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            12787 ; 203  |// SPI defs
                            12788 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            12789 ; 205  |
                            12790 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            12791 ; 207  |// Global media defs
                            12792 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            12793 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            12794 ; 210  |
                            12795 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            12796 ; 212  |// DO NOT CHANGE THESE!!!
                            12797 ; 213  |#define SM_MAX_PARTITIONS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12798 ; 214  |#define MAX_HANDLES 2
                            12799 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            12800 ; 216  |
                            12801 ; 217  |
                            12802 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            12803 ; 219  |// Battery LRADC Values 
                            12804 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            12805 ; 221  |// brownout trip point in mV (moved by RS)
                            12806 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            12807 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            12808 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            12809 ; 225  |//     audio recording to media.
                            12810 ; 226  |#define BATT_SAFETY_MARGIN 10
                            12811 ; 227  |
                            12812 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            12813 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            12814 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            12815 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            12816 ; 232  |
                            12817 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            12818 ; 234  |
                            12819 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            12820 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            12821 ; 237  |#if (!defined(CLCD))
                            12822 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            12823 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            12824 ; 240  |#else 
                            12825 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            12826 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            12827 ; 243  |#endif
                            12828 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            12829 ; 245  |
                            12830 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            12831 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            12832 ; 248  |// See mp3 encoder overlay.
                            12833 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            12834 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            12835 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            12836 ; 252  |
                            12837 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            12838 ; 254  |// Voice recording filenames
                            12839 ; 255  |// number of digits in filename Vxxx.wav
                            12840 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            12841 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            12842 ; 258  |
                            12843 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            12844 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            12845 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            12846 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            12847 ; 263  |#if defined(DEVICE_3500)
                            12848 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            12849 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            12850 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            12851 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            12852 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            12853 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12854 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            12855 ; 271  |
                            12856 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            12857 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            12858 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            12859 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            12860 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            12861 ; 277  |
                            12862 ; 278  |#else 
                            12863 ; 279  |// STMP3410
                            12864 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            12865 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            12866 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            12867 ; 283  |#endif
                            12868 ; 284  |
                            12869 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            12870 ; 286  |// Number of available soft timers
                            12871 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            12872 ; 288  |#if defined(SYNC_LYRICS)
                            12873 ; 289  |#define SOFT_TIMERS 10
                            12874 ; 290  |#else 
                            12875 ; 291  |#if defined(JPEG_DECODER)
                            12876 ; 292  |#define SOFT_TIMERS 10
                            12877 ; 293  |#else 
                            12878 ; 294  |#define SOFT_TIMERS 9
                            12879 ; 295  |#endif
                            12880 ; 296  |#endif
                            12881 ; 297  |
                            12882 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            12883 ; 299  |//  sizes
                            12884 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            12885 ; 301  |#if defined(MMC)
                            12886 ; 302  |#if defined(USE_PLAYLIST5)
                            12887 ; 303  |#define MENU_STACK_SIZE 1500
                            12888 ; 304  |#else 
                            12889 ; 305  |#define MENU_STACK_SIZE 1250
                            12890 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            12891 ; 307  |#else 
                            12892 ; 308  |#if defined(USE_PLAYLIST5)
                            12893 ; 309  |#define MENU_STACK_SIZE 1500
                            12894 ; 310  |#else 
                            12895 ; 311  |#define MENU_STACK_SIZE 1250
                            12896 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            12897 ; 313  |#endif //if @def('MMC')
                            12898 ; 314  |
                            12899 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            12900 ; 316  |// 
                            12901 ; 317  |#define STACK_L1_SIZE 750
                            12902 ; 318  |#define STACK_L2_SIZE 100
                            12903 ; 319  |#define STACK_L3_SIZE 160
                            12904 ; 320  |
                            12905 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            12906 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            12907 ; 323  |// is ok with switching code.
                            12908 ; 324  |#if defined(MTP_BUILD)
                            12909 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            12910 ; 326  |#endif
                            12911 ; 327  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12912 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            12913 ; 329  |// maximum number of nested funclets 
                            12914 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            12915 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            12916 ; 332  |
                            12917 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            12918 ; 334  |//    LCD DEFINITIONS
                            12919 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            12920 ; 336  |
                            12921 ; 337  |#define SPACE_CHAR 0x000020          
                            12922 ; 338  |#define ZERO_CHAR 0x000030
                            12923 ; 339  |#define COLON_CHAR 0x00003A
                            12924 ; 340  |#define PERIOD_CHAR 0x00002E
                            12925 ; 341  |
                            12926 ; 342  |#if (defined(S6B33B0A_LCD))
                            12927 ; 343  |#define LCD_X_SIZE 128
                            12928 ; 344  |#define LCD_Y_SIZE 159
                            12929 ; 345  |#endif
                            12930 ; 346  |
                            12931 ; 347  |#if (defined(SED15XX_LCD))
                            12932 ; 348  |#define LCD_X_SIZE 128
                            12933 ; 349  |#define LCD_Y_SIZE 64
                            12934 ; 350  |#endif
                            12935 ; 351  |
                            12936 ; 352  |
                            12937 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            12938 ; 354  |//   Details on Customizing Contrast
                            12939 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            12940 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            12941 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            12942 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            12943 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            12944 ; 360  |//   unless the ezact sequence is remembered.
                            12945 ; 361  |//   To find out what range your player supports: 
                            12946 ; 362  |//   change these equs to full range or comment out (full range is default)
                            12947 ; 363  |//;;;;;;
                            12948 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            12949 ; 365  |// recommended calibration using player -- uncomment 
                            12950 ; 366  |//;;;;;;
                            12951 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            12952 ; 368  |////////////////////////////
                            12953 ; 369  |#if (defined(DEMO_HW))
                            12954 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            12955 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            12956 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            12957 ; 373  |#else 
                            12958 ; 374  |
                            12959 ; 375  |#if (defined(S6B33B0A_LCD))
                            12960 ; 376  |#define LCD_MAX_CONTRAST 210
                            12961 ; 377  |#define LCD_MIN_CONTRAST 160    
                            12962 ; 378  |#endif
                            12963 ; 379  |
                            12964 ; 380  |#if (defined(SED15XX_LCD))
                            12965 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            12966 ; 382  |// Engineering board regs support range [17-37].
                            12967 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            12968 ; 384  |//   One default contrast range [24-42] works for both.
                            12969 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            12970 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            12971 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            12972 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12973 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            12974 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            12975 ; 391  |
                            12976 ; 392  |#if (defined(NEWSHINGYIH))
                            12977 ; 393  |#define LCD_MAX_CONTRAST 250
                            12978 ; 394  |#define LCD_MIN_CONTRAST 0
                            12979 ; 395  |#else 
                            12980 ; 396  |//-----
                            12981 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            12982 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            12983 ; 399  |#define LCD_MAX_CONTRAST 250
                            12984 ; 400  |#define LCD_MIN_CONTRAST 0
                            12985 ; 401  |
                            12986 ; 402  |//=====
                            12987 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            12988 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            12989 ; 405  |//LCD_MAX_CONTRAST equ 42
                            12990 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            12991 ; 407  |
                            12992 ; 408  |#endif
                            12993 ; 409  |#endif
                            12994 ; 410  |
                            12995 ; 411  |#endif
                            12996 ; 412  |
                            12997 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            12998 ; 414  |// The default value of the lcd contrast in % of range
                            12999 ; 415  |//   the default value is used when no settings.dat is available
                            13000 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            13001 ; 417  |
                            13002 ; 418  |#if (defined(S6B33B0A_LCD))
                            13003 ; 419  |// 60% of range is default value
                            13004 ; 420  |#define DEFAULT_CONTRAST 50 
                            13005 ; 421  |#endif
                            13006 ; 422  |
                            13007 ; 423  |#if (defined(SED15XX_LCD))
                            13008 ; 424  |// % of range is default value (was 60%)
                            13009 ; 425  |#define DEFAULT_CONTRAST 50 
                            13010 ; 426  |#endif
                            13011 ; 427  |
                            13012 ; 428  |
                            13013 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            13014 ; 430  |// make lower when doing calibration
                            13015 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            13016 ; 432  |
                            13017 ; 433  |
                            13018 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            13019 ; 435  |// For FFWD and RWND
                            13020 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            13021 ; 437  |#define SECONDS_TO_SKIP 1
                            13022 ; 438  |#define SECONDS_TO_SKIP1 3
                            13023 ; 439  |#define SECONDS_TO_SKIP2 6
                            13024 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            13025 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            13026 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13027 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            13028 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13029 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            13030 ; 446  |
                            13031 ; 447  |// For audible FFW/RWD
                            13032 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13033 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            13034 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            13035 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            13036 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13037 ; 453  |#define LEVEL1_BOUNDARY 17 
                            13038 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13039 ; 455  |#define LEVEL2_BOUNDARY 33 
                            13040 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13041 ; 457  |#define LEVEL3_BOUNDARY 50 
                            13042 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            13043 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            13044 ; 460  |// Short Song Time, songs too short to play.
                            13045 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            13046 ; 462  |
                            13047 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            13048 ; 464  |// MP3 Sync Values
                            13049 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            13050 ; 466  |// # bytes to look for sync before marking it bad
                            13051 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            13052 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            13053 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            13054 ; 470  |// once we have sync'd, the isr should be called this frequently
                            13055 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            13056 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            13057 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            13058 ; 474  |
                            13059 ; 475  |
                            13060 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            13061 ; 477  |//// Multi-Stage Volume Control Definitions
                            13062 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            13063 ; 479  |//// Use Multi-Stage Volume
                            13064 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            13065 ; 481  |
                            13066 ; 482  |//// Master Volume definitions
                            13067 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            13068 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            13069 ; 485  |
                            13070 ; 486  |//// DAC-Mode definitions
                            13071 ; 487  |//// Adjusts 0dB point
                            13072 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            13073 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            13074 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            13075 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            13076 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            13077 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            13078 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            13079 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            13080 ; 496  |
                            13081 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            13082 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            13083 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            13084 ; 500  |
                            13085 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            13086 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            13087 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            13088 ; 504  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13089 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            13090 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            13091 ; 507  |
                            13092 ; 508  |
                            13093 ; 509  |//// Line In definitions (used for Line-In 1)
                            13094 ; 510  |//// 0dB point of the Line In
                            13095 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            13096 ; 512  |//// Minimum volume of Line In
                            13097 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            13098 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            13099 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            13100 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            13101 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            13102 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            13103 ; 519  |
                            13104 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            13105 ; 521  |//// 0dB point of the Line In
                            13106 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            13107 ; 523  |//// Minimum volume of Line In
                            13108 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            13109 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            13110 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            13111 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            13112 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            13113 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            13114 ; 530  |
                            13115 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            13116 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            13117 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            13118 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            13119 ; 535  |
                            13120 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            13121 ; 537  |////
                            13122 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            13123 ; 539  |////
                            13124 ; 540  |///
                            13125 ; 541  |#include <types.h>
                            13126 ; 542  |extern volatile WORD g_wActivityState;
                            13127 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            13128 ; 544  |
                            13129 ; 545  |void _reentrant Init5VSense(void);
                            13130 ; 546  |void _reentrant ServiceDCDC(void);
                            13131 ; 547  |
                            13132 ; 548  |////////////////////////////////////////////////////////////////////////////
                            13133 ; 549  |//// JPEG Thumbnail Mode Setting
                            13134 ; 550  |//// number of column in thumbnail mode
                            13135 ; 551  |#define THUMBNAIL_X 2           
                            13136 ; 552  |//// number of row in  thumbnail mode
                            13137 ; 553  |#define THUMBNAIL_Y 2           
                            13138 ; 554  |//// thumbnail boundary offset x
                            13139 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            13140 ; 556  |//// thumbnail boundary offset y
                            13141 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            13142 ; 558  |
                            13143 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            13144 ; 560  |
                            13145 
                            13147 
                            13148 ; 4    |#include "resource.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13149 
                            13151 
                            13152 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                            13153 ; 2    |//  Do not edit it directly.
                            13154 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                            13155 ; 4    |
                            13156 ; 5    |
                            13157 ; 6    |
                            13158 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                            13159 ; 8    |//  Do not edit it directly.
                            13160 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                            13161 ; 10   |
                            13162 ; 11   |
                            13163 ; 12   |
                            13164 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13165 ; 14   |//  Do not edit it directly.
                            13166 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                            13167 ; 16   |
                            13168 ; 17   |
                            13169 ; 18   |
                            13170 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13171 ; 20   |//  Do not edit it directly.
                            13172 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                            13173 ; 22   |
                            13174 ; 23   |
                            13175 ; 24   |
                            13176 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13177 ; 26   |//  Do not edit it directly.
                            13178 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                            13179 ; 28   |
                            13180 ; 29   |
                            13181 ; 30   |
                            13182 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13183 ; 32   |//  Do not edit it directly.
                            13184 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                            13185 ; 34   |
                            13186 ; 35   |
                            13187 ; 36   |
                            13188 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13189 ; 38   |//  Do not edit it directly.
                            13190 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                            13191 ; 40   |
                            13192 ; 41   |
                            13193 ; 42   |
                            13194 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13195 ; 44   |//  Do not edit it directly.
                            13196 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                            13197 ; 46   |
                            13198 ; 47   |
                            13199 ; 48   |
                            13200 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13201 ; 50   |//  Do not edit it directly.
                            13202 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                            13203 ; 52   |
                            13204 ; 53   |
                            13205 ; 54   |
                            13206 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13207 ; 56   |//  Do not edit it directly.
                            13208 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                            13209 ; 58   |
                            13210 ; 59   |
                            13211 ; 60   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13212 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13213 ; 62   |//  Do not edit it directly.
                            13214 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                            13215 ; 64   |
                            13216 ; 65   |
                            13217 ; 66   |
                            13218 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13219 ; 68   |//  Do not edit it directly.
                            13220 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                            13221 ; 70   |
                            13222 ; 71   |
                            13223 ; 72   |
                            13224 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13225 ; 74   |//  Do not edit it directly.
                            13226 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                            13227 ; 76   |
                            13228 ; 77   |
                            13229 ; 78   |
                            13230 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13231 ; 80   |//  Do not edit it directly.
                            13232 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                            13233 ; 82   |
                            13234 ; 83   |
                            13235 ; 84   |
                            13236 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13237 ; 86   |//  Do not edit it directly.
                            13238 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                            13239 ; 88   |
                            13240 ; 89   |
                            13241 ; 90   |
                            13242 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13243 ; 92   |//  Do not edit it directly.
                            13244 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                            13245 ; 94   |
                            13246 ; 95   |
                            13247 ; 96   |
                            13248 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13249 ; 98   |//  Do not edit it directly.
                            13250 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                            13251 ; 100  |
                            13252 ; 101  |
                            13253 ; 102  |
                            13254 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                            13255 ; 104  |//  Do not edit it directly.
                            13256 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                            13257 ; 106  |
                            13258 ; 107  |
                            13259 ; 108  |
                            13260 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                            13261 ; 110  |//  Do not edit it directly.
                            13262 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                            13263 ; 112  |
                            13264 ; 113  |
                            13265 ; 114  |
                            13266 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                            13267 ; 116  |//  Do not edit it directly.
                            13268 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                            13269 ; 118  |
                            13270 ; 119  |
                            13271 ; 120  |
                            13272 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                            13273 ; 122  |//  Do not edit it directly.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13274 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                            13275 ; 124  |
                            13276 ; 125  |
                            13277 ; 126  |
                            13278 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                            13279 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                            13280 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                            13281 ; 130  |// LCD example resource listing
                            13282 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                            13283 ; 132  |
                            13284 ; 133  |#if (!defined(resources))
                            13285 ; 134  |#define resources 1
                            13286 ; 135  |
                            13287 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                            13288 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                            13289 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            13290 ; 139  |
                            13291 ; 140  |#define VERSION_MAJOR 3
                            13292 ; 141  |#define VERSION_MIDDLE 200
                            13293 ; 142  |#define VERSION_MINOR 910
                            13294 ; 143  |
                            13295 ; 144  |#define LCD_SEG_OFFSET 0x000000
                            13296 ; 145  |#define NUMBER_OF_PRESETS 10
                            13297 ; 146  |
                            13298 ; 147  |
                            13299 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            13300 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                            13301 ; 150  |//  the resource index cache if it was added.
                            13302 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                            13303 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            13304 ; 153  |
                            13305 ; 154  |//$FILENAME searchdirectory.src
                            13306 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                            13307 ; 156  |//$FILENAME shortdirmatch.src
                            13308 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                            13309 ; 158  |//$FILENAME fopen.src
                            13310 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                            13311 ; 160  |//$FILENAME musicmenu.src
                            13312 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                            13313 ; 162  |//$FILENAME changepath.src
                            13314 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                            13315 ; 164  |//$FILENAME _openandverifyslot.src
                            13316 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                            13317 ; 166  |//$FILENAME _loadslot.src
                            13318 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                            13319 ; 168  |//$FILENAME getname.src
                            13320 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                            13321 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                            13322 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                            13323 ; 172  |//$FILENAME sethandleforsearch.src
                            13324 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                            13325 ; 174  |//$FILENAME wmaWrap.src
                            13326 ; 175  |#define RSRC_WMADEC_CODE 11    
                            13327 ; 176  |//$FILENAME extractfilename.src
                            13328 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                            13329 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                            13330 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                            13331 ; 180  |//$FILENAME SoftTimerMod.src
                            13332 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                            13333 ; 182  |//$FILENAME GetShortfilename.src
                            13334 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                            13335 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13336 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                            13337 ; 186  |//$FILENAME playerstatemachine.src
                            13338 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                            13339 ; 188  |//$FILENAME SysMod.src
                            13340 ; 189  |#define RSRC_SYSMOD_CODE 18    
                            13341 ; 190  |//$FILENAME drm_b64_decodew.src
                            13342 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                            13343 ; 192  |//$FILENAME discardtrailigperiods.src
                            13344 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                            13345 ; 194  |//$FILENAME uppercase.src
                            13346 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                            13347 ; 196  |//$FILENAME strlength.src
                            13348 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                            13349 ; 198  |//$FILENAME ConverToShortname.src
                            13350 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                            13351 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                            13352 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                            13353 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                            13354 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                            13355 ; 204  |//$FILENAME drm_sst_closekey.src
                            13356 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                            13357 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                            13358 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                            13359 ; 208  |//$FILENAME freehandle.src
                            13360 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                            13361 ; 210  |//$FILENAME searchfreehandleallocate.src
                            13362 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                            13363 ; 212  |//$FILENAME _parselicenseattributes.src
                            13364 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                            13365 ; 214  |//$FILENAME variablesecstategetorset.src
                            13366 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                            13367 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                            13368 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                            13369 ; 218  |//$FILENAME drm_mgr_initialize.src
                            13370 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                            13371 ; 220  |//$FILENAME display.src
                            13372 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                            13373 ; 222  |//$FILENAME DisplayModule.src
                            13374 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                            13375 ; 224  |//$FILENAME extractpath.src
                            13376 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                            13377 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                            13378 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                            13379 ; 228  |//$FILENAME _getprivatekey.src
                            13380 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                            13381 ; 230  |//$FILENAME drm_hds_opennamespace.src
                            13382 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                            13383 ; 232  |//$FILENAME drm_hds_openslot.src
                            13384 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                            13385 ; 234  |//$FILENAME fclose.src
                            13386 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                            13387 ; 236  |//$FILENAME drm_cphr_init.src
                            13388 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                            13389 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                            13390 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                            13391 ; 240  |//$FILENAME drm_mgr_bind.src
                            13392 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                            13393 ; 242  |//$FILENAME _decryptcontentkey.src
                            13394 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                            13395 ; 244  |//$FILENAME drm_mac_inv32.src
                            13396 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                            13397 ; 246  |//$FILENAME drm_lic_getattribute.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13398 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                            13399 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                            13400 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                            13401 ; 250  |//$FILENAME drm_dcp_getattribute.src
                            13402 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                            13403 ; 252  |//$FILENAME effectsmodules.src
                            13404 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                            13405 ; 254  |//$FILENAME janusx.src
                            13406 ; 255  |#define RSRC_JANUSX_CODE 51    
                            13407 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                            13408 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                            13409 ; 258  |//$FILENAME eval.src
                            13410 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                            13411 ; 260  |//$FILENAME _verifyslothash.src
                            13412 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                            13413 ; 262  |//$FILENAME januscommon.src
                            13414 ; 263  |#define RSRC_JANUS_COMMON 55    
                            13415 ; 264  |//$FILENAME changecase.src
                            13416 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                            13417 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                            13418 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                            13419 ; 268  |//$FILENAME _loadlicenseattributes.src
                            13420 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                            13421 ; 270  |//$FILENAME drm_hds_slotseek.src
                            13422 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                            13423 ; 272  |//$FILENAME drm_hds_slotwrite.src
                            13424 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                            13425 ; 274  |//$FILENAME drm_levl_performoperations.src
                            13426 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                            13427 ; 276  |//$FILENAME drm_lic_verifysignature.src
                            13428 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                            13429 ; 278  |//$FILENAME drm_lst_getlicense.src
                            13430 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                            13431 ; 280  |//$FILENAME drm_utl_numbertostring.src
                            13432 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                            13433 ; 282  |//$FILENAME oem_writefile.src
                            13434 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                            13435 ; 284  |//$FILENAME drm_sst_getdata.src
                            13436 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                            13437 ; 286  |//$FILENAME updatehandlemode.src
                            13438 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                            13439 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                            13440 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                            13441 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                            13442 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                            13443 ; 292  |//$FILENAME doplay_p.src
                            13444 ; 293  |#define RSRC_DOPLAY_P 70    
                            13445 ; 294  |//$FILENAME fatwritep.src
                            13446 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                            13447 ; 296  |//$FILENAME findfirst.src
                            13448 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                            13449 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                            13450 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                            13451 ; 300  |//$FILENAME changetorootdirectory.src
                            13452 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                            13453 ; 302  |//$FILENAME _findkeypair.src
                            13454 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                            13455 ; 304  |//$FILENAME variablemachinegetorset.src
                            13456 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                            13457 ; 306  |//$FILENAME _hdsslotenumnext.src
                            13458 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                            13459 ; 308  |//$FILENAME getlspubkey.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13460 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                            13461 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                            13462 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                            13463 ; 312  |//$FILENAME drm_utl_decodekid.src
                            13464 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                            13465 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                            13466 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                            13467 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                            13468 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                            13469 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                            13470 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                            13471 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                            13472 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                            13473 ; 322  |//$FILENAME aes_enc.src
                            13474 ; 323  |#define RSRC_AES_ENC 85    
                            13475 ; 324  |//$FILENAME getprivkey.src
                            13476 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                            13477 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                            13478 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                            13479 ; 328  |//$FILENAME playlist_codebank.src
                            13480 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                            13481 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                            13482 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                            13483 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                            13484 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                            13485 ; 334  |//$FILENAME _getdevicecert.src
                            13486 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                            13487 ; 336  |//$FILENAME drm_lic_reportactions.src
                            13488 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                            13489 ; 338  |//$FILENAME drmcrt_wcsntol.src
                            13490 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                            13491 ; 340  |//$FILENAME _basicheaderchecks.src
                            13492 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                            13493 ; 342  |//$FILENAME drm_hdr_getattribute.src
                            13494 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                            13495 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                            13496 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                            13497 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                            13498 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                            13499 ; 348  |//$FILENAME drm_lst_open.src
                            13500 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                            13501 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                            13502 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                            13503 ; 352  |//$FILENAME _verifysymmerticsignature.src
                            13504 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                            13505 ; 354  |//$FILENAME oem_openfile.src
                            13506 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                            13507 ; 356  |//$FILENAME _getdrmfullpathname.src
                            13508 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                            13509 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                            13510 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                            13511 ; 360  |//$FILENAME _applydiffstostore.src
                            13512 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                            13513 ; 362  |//$FILENAME drm_sst_setdata.src
                            13514 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                            13515 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                            13516 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                            13517 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                            13518 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                            13519 ; 368  |//$FILENAME playerlib_extra.src
                            13520 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                            13521 ; 370  |//$FILENAME wmaCommon.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13522 ; 371  |#define RSRC_WMA_COMMON 109    
                            13523 ; 372  |//$FILENAME wmainit.src
                            13524 ; 373  |#define RSRC_WMA_INIT 110    
                            13525 ; 374  |//$FILENAME playlist2traverse_codebank.src
                            13526 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                            13527 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                            13528 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                            13529 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                            13530 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                            13531 ; 380  |//$FILENAME drm_hds_closestore.src
                            13532 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                            13533 ; 382  |//$FILENAME _hdsloadsrn.src
                            13534 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                            13535 ; 384  |//$FILENAME _loadproritizedlist.src
                            13536 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                            13537 ; 386  |//$FILENAME drm_lst_initenum.src
                            13538 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                            13539 ; 388  |//$FILENAME _loadattributesintocache.src
                            13540 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                            13541 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                            13542 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                            13543 ; 392  |
                            13544 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                            13545 ; 394  |//  Menu Modules (codebanks)
                            13546 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                            13547 ; 396  |//$FILENAME mainmenu.src
                            13548 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                            13549 ; 398  |//$FILENAME displaylists.src
                            13550 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                            13551 ; 400  |
                            13552 ; 401  |//$FILENAME voicemenu.src
                            13553 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                            13554 ; 403  |//$FILENAME fmtunermenu.src
                            13555 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                            13556 ; 405  |//$FILENAME recorderstatemachine.src
                            13557 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                            13558 ; 407  |
                            13559 ; 408  |//$FILENAME eqmenu.src
                            13560 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                            13561 ; 410  |//$FILENAME playmodemenu.src
                            13562 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                            13563 ; 412  |//$FILENAME contrastmenu.src
                            13564 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                            13565 ; 414  |//$FILENAME pwrsettingsmenu.src
                            13566 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                            13567 ; 416  |//$FILENAME timedatemenu.src
                            13568 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                            13569 ; 418  |//$FILENAME settimemenu.src
                            13570 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                            13571 ; 420  |//$FILENAME setdatemenu.src
                            13572 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                            13573 ; 422  |//$FILENAME settingsmenu.src
                            13574 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                            13575 ; 424  |//$FILENAME string_system_menu.src
                            13576 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                            13577 ; 426  |//$FILENAME deletemenu.src
                            13578 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                            13579 ; 428  |//$FILENAME aboutmenu.src
                            13580 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                            13581 ; 430  |
                            13582 ; 431  |//$FILENAME spectrogram.src
                            13583 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13584 ; 433  |
                            13585 ; 434  |//$FILENAME motionvideomenu.src
                            13586 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                            13587 ; 436  |//$FILENAME motionvideomenuinitstate.src
                            13588 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                            13589 ; 438  |//$FILENAME jpegdisplaymenu.src
                            13590 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                            13591 ; 440  |//$FILENAME jpegmanualmenu.src
                            13592 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                            13593 ; 442  |//$FILENAME jpegthumbnailmenu.src
                            13594 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                            13595 ; 444  |//$FILENAME jpegslideshowmenu.src
                            13596 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                            13597 ; 446  |//$FILENAME albumartmenu.src
                            13598 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                            13599 ; 448  |//$FILENAME jpegfileutilextra.src
                            13600 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                            13601 ; 450  |
                            13602 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            13603 ; 452  |// General Modules
                            13604 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            13605 ; 454  |//$FILENAME MixMod.src
                            13606 ; 455  |#define RSRC_MIXMOD_CODE 145    
                            13607 ; 456  |//$FILENAME TunerModule.src
                            13608 ; 457  |#define RSRC_TUNER_MODULE 146    
                            13609 ; 458  |//$FILENAME geqoverlay.src
                            13610 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                            13611 ; 460  |
                            13612 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            13613 ; 462  |// Decoders/Encoders
                            13614 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            13615 ; 464  |//$FILENAME DecMod.src
                            13616 ; 465  |#define RSRC_DECMOD_CODE 148    
                            13617 ; 466  |//$FILENAME mp3p.src
                            13618 ; 467  |#define RSRC_MP3P_CODE 149    
                            13619 ; 468  |//$FILENAME mp3x.src
                            13620 ; 469  |#define RSRC_MP3X_CODE 150    
                            13621 ; 470  |//$FILENAME mp3y.src
                            13622 ; 471  |#define RSRC_MP3Y_CODE 151    
                            13623 ; 472  |//$FILENAME janusp.src
                            13624 ; 473  |#define RSRC_JANUSP_CODE 152    
                            13625 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                            13626 ; 475  |
                            13627 ; 476  |//$FILENAME decadpcmimamod.src
                            13628 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                            13629 ; 478  |//$FILENAME dec_adpcmp.src
                            13630 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                            13631 ; 480  |//$FILENAME dec_adpcmx.src
                            13632 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                            13633 ; 482  |//$FILENAME dec_adpcmy.src
                            13634 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                            13635 ; 484  |
                            13636 ; 485  |//$FILENAME decadpcmsmvmod.src
                            13637 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                            13638 ; 487  |//$FILENAME dec_smvadpcmp.src
                            13639 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                            13640 ; 489  |//$FILENAME dec_smvadpcmx.src
                            13641 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13642 ; 491  |//$FILENAME dec_smvadpcmy.src
                            13643 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                            13644 ; 493  |
                            13645 ; 494  |//$FILENAME encadpcmimamod.src
                            13646 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                            13647 ; 496  |//$FILENAME enc_adpcmp.src
                            13648 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                            13649 ; 498  |//$FILENAME enc_adpcmx.src
                            13650 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                            13651 ; 500  |//$FILENAME enc_adpcmy.src
                            13652 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                            13653 ; 502  |
                            13654 ; 503  |//$FILENAME jpeg_p.src
                            13655 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                            13656 ; 505  |//$FILENAME jpeg_x.src
                            13657 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                            13658 ; 507  |//$FILENAME jpeg_y.src
                            13659 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                            13660 ; 509  |//$FILENAME jpeg2_y.src
                            13661 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                            13662 ; 511  |//$FILENAME bmp2_y.src
                            13663 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                            13664 ; 513  |//$FILENAME bmp_p.src
                            13665 ; 514  |#define RSRC_BMP_DECODER_P 170    
                            13666 ; 515  |
                            13667 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                            13668 ; 517  |//$FILENAME smvjpeg_x.src
                            13669 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                            13670 ; 519  |//$FILENAME smvjpeg_y.src
                            13671 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                            13672 ; 521  |
                            13673 ; 522  |
                            13674 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            13675 ; 524  |// System Settings
                            13676 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            13677 ; 526  |//$FILENAME settings.src
                            13678 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                            13679 ; 528  |
                            13680 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            13681 ; 530  |// Media Device Drivers
                            13682 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            13683 ; 532  |//This resource is filled with garbage unless it is the MMC build
                            13684 ; 533  |//$FILENAME null.src
                            13685 ; 534  |#define RSRC_MMCDD_CODE 174    
                            13686 ; 535  |//$FILENAME null.src
                            13687 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                            13688 ; 537  |
                            13689 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                            13690 ; 539  |//  PlayState resources
                            13691 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            13692 ; 541  |//$FILENAME play_icon_with_border.src
                            13693 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                            13694 ; 543  |//$FILENAME pause_icon_with_border.src
                            13695 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                            13696 ; 545  |//$FILENAME stop_icon_with_border.src
                            13697 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                            13698 ; 547  |//$FILENAME record_icon_with_border.src
                            13699 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13700 ; 549  |//$FILENAME paused_record_icon_with_border.src
                            13701 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                            13702 ; 551  |//$FILENAME ffwd_icon_with_border.src
                            13703 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                            13704 ; 553  |//$FILENAME rwnd_icon_with_border.src
                            13705 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                            13706 ; 555  |
                            13707 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                            13708 ; 557  |//  PlayMode resources
                            13709 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                            13710 ; 559  |//$FILENAME repeatall_icon.src
                            13711 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                            13712 ; 561  |//$FILENAME repeatsong_icon.src
                            13713 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                            13714 ; 563  |//$FILENAME shuffle_icon.src
                            13715 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                            13716 ; 565  |//$FILENAME random_icon.src
                            13717 ; 566  |#define RSRC_RANDOM_ICON 186    
                            13718 ; 567  |//$FILENAME repeatallclear_icon.src
                            13719 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                            13720 ; 569  |//$FILENAME repeatsongclear_icon.src
                            13721 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                            13722 ; 571  |//$FILENAME shuffleclear_icon.src
                            13723 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                            13724 ; 573  |
                            13725 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                            13726 ; 575  |//  Battery Status
                            13727 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                            13728 ; 577  |//$FILENAME battery_00.src
                            13729 ; 578  |#define RSRC_BATTERY_00 190    
                            13730 ; 579  |//$FILENAME battery_01.src
                            13731 ; 580  |#define RSRC_BATTERY_01 191    
                            13732 ; 581  |//$FILENAME battery_02.src
                            13733 ; 582  |#define RSRC_BATTERY_02 192    
                            13734 ; 583  |//$FILENAME battery_03.src
                            13735 ; 584  |#define RSRC_BATTERY_03 193    
                            13736 ; 585  |//$FILENAME battery_04.src
                            13737 ; 586  |#define RSRC_BATTERY_04 194    
                            13738 ; 587  |//$FILENAME battery_05.src
                            13739 ; 588  |#define RSRC_BATTERY_05 195    
                            13740 ; 589  |//$FILENAME battery_06.src
                            13741 ; 590  |#define RSRC_BATTERY_06 196    
                            13742 ; 591  |//$FILENAME battery_07.src
                            13743 ; 592  |#define RSRC_BATTERY_07 197    
                            13744 ; 593  |//$FILENAME battery_08.src
                            13745 ; 594  |#define RSRC_BATTERY_08 198    
                            13746 ; 595  |//$FILENAME battery_09.src
                            13747 ; 596  |#define RSRC_BATTERY_09 199    
                            13748 ; 597  |//$FILENAME battery_10.src
                            13749 ; 598  |#define RSRC_BATTERY_10 200    
                            13750 ; 599  |
                            13751 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                            13752 ; 601  |//  System Icons
                            13753 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                            13754 ; 603  |//$FILENAME disk_small.src
                            13755 ; 604  |#define RSRC_DISK_ICON 201    
                            13756 ; 605  |//$FILENAME lock_small.src
                            13757 ; 606  |#define RSRC_LOCK_ICON 202    
                            13758 ; 607  |//$FILENAME icon_music_mode.src
                            13759 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                            13760 ; 609  |//$FILENAME icon_voice_mode.src
                            13761 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13762 ; 611  |
                            13763 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            13764 ; 613  |// Volume Bitmaps
                            13765 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            13766 ; 615  |//$FILENAME icon_vol_00.src
                            13767 ; 616  |#define RSRC_ICON_VOL_00 205    
                            13768 ; 617  |//$FILENAME icon_vol_01.src
                            13769 ; 618  |#define RSRC_ICON_VOL_01 206    
                            13770 ; 619  |//$FILENAME icon_vol_02.src
                            13771 ; 620  |#define RSRC_ICON_VOL_02 207    
                            13772 ; 621  |//$FILENAME icon_vol_03.src
                            13773 ; 622  |#define RSRC_ICON_VOL_03 208    
                            13774 ; 623  |//$FILENAME icon_vol_04.src
                            13775 ; 624  |#define RSRC_ICON_VOL_04 209    
                            13776 ; 625  |//$FILENAME icon_vol_05.src
                            13777 ; 626  |#define RSRC_ICON_VOL_05 210    
                            13778 ; 627  |//$FILENAME icon_vol_06.src
                            13779 ; 628  |#define RSRC_ICON_VOL_06 211    
                            13780 ; 629  |//$FILENAME icon_vol_07.src
                            13781 ; 630  |#define RSRC_ICON_VOL_07 212    
                            13782 ; 631  |//$FILENAME icon_vol_08.src
                            13783 ; 632  |#define RSRC_ICON_VOL_08 213    
                            13784 ; 633  |//$FILENAME icon_vol_09.src
                            13785 ; 634  |#define RSRC_ICON_VOL_09 214    
                            13786 ; 635  |//$FILENAME icon_vol_10.src
                            13787 ; 636  |#define RSRC_ICON_VOL_10 215    
                            13788 ; 637  |//$FILENAME icon_vol_11.src
                            13789 ; 638  |#define RSRC_ICON_VOL_11 216    
                            13790 ; 639  |//$FILENAME icon_vol_12.src
                            13791 ; 640  |#define RSRC_ICON_VOL_12 217    
                            13792 ; 641  |//$FILENAME icon_vol_13.src
                            13793 ; 642  |#define RSRC_ICON_VOL_13 218    
                            13794 ; 643  |//$FILENAME icon_vol_14.src
                            13795 ; 644  |#define RSRC_ICON_VOL_14 219    
                            13796 ; 645  |//$FILENAME icon_vol_15.src
                            13797 ; 646  |#define RSRC_ICON_VOL_15 220    
                            13798 ; 647  |//$FILENAME icon_vol_16.src
                            13799 ; 648  |#define RSRC_ICON_VOL_16 221    
                            13800 ; 649  |//$FILENAME icon_vol_17.src
                            13801 ; 650  |#define RSRC_ICON_VOL_17 222    
                            13802 ; 651  |//$FILENAME icon_vol_18.src
                            13803 ; 652  |#define RSRC_ICON_VOL_18 223    
                            13804 ; 653  |//$FILENAME icon_vol_19.src
                            13805 ; 654  |#define RSRC_ICON_VOL_19 224    
                            13806 ; 655  |//$FILENAME icon_vol_20.src
                            13807 ; 656  |#define RSRC_ICON_VOL_20 225    
                            13808 ; 657  |//$FILENAME icon_vol_21.src
                            13809 ; 658  |#define RSRC_ICON_VOL_21 226    
                            13810 ; 659  |//$FILENAME icon_vol_22.src
                            13811 ; 660  |#define RSRC_ICON_VOL_22 227    
                            13812 ; 661  |//$FILENAME icon_vol_23.src
                            13813 ; 662  |#define RSRC_ICON_VOL_23 228    
                            13814 ; 663  |//$FILENAME icon_vol_24.src
                            13815 ; 664  |#define RSRC_ICON_VOL_24 229    
                            13816 ; 665  |//$FILENAME icon_vol_25.src
                            13817 ; 666  |#define RSRC_ICON_VOL_25 230    
                            13818 ; 667  |//$FILENAME icon_vol_26.src
                            13819 ; 668  |#define RSRC_ICON_VOL_26 231    
                            13820 ; 669  |//$FILENAME icon_vol_27.src
                            13821 ; 670  |#define RSRC_ICON_VOL_27 232    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13822 ; 671  |//$FILENAME icon_vol_28.src
                            13823 ; 672  |#define RSRC_ICON_VOL_28 233    
                            13824 ; 673  |//$FILENAME icon_vol_29.src
                            13825 ; 674  |#define RSRC_ICON_VOL_29 234    
                            13826 ; 675  |//$FILENAME icon_vol_30.src
                            13827 ; 676  |#define RSRC_ICON_VOL_30 235    
                            13828 ; 677  |//$FILENAME icon_vol_31.src
                            13829 ; 678  |#define RSRC_ICON_VOL_31 236    
                            13830 ; 679  |
                            13831 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            13832 ; 681  |// Splash Screen Stuff
                            13833 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            13834 ; 683  |//$FILENAME st_bw1.src
                            13835 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                            13836 ; 685  |//$FILENAME siglogo1.src
                            13837 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                            13838 ; 687  |//$FILENAME siglogo2.src
                            13839 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                            13840 ; 689  |//$FILENAME siglogo3.src
                            13841 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                            13842 ; 691  |//$FILENAME siglogo4.src
                            13843 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                            13844 ; 693  |//$FILENAME siglogo5.src
                            13845 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                            13846 ; 695  |//$FILENAME siglogo6.src
                            13847 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                            13848 ; 697  |//$FILENAME siglogo7.src
                            13849 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                            13850 ; 699  |//$FILENAME siglogo8.src
                            13851 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                            13852 ; 701  |//$FILENAME siglogo9.src
                            13853 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                            13854 ; 703  |//$FILENAME siglogo10.src
                            13855 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                            13856 ; 705  |//$FILENAME siglogo11.src
                            13857 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                            13858 ; 707  |//$FILENAME siglogo12.src
                            13859 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                            13860 ; 709  |//$FILENAME siglogo13.src
                            13861 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                            13862 ; 711  |//$FILENAME siglogo.src
                            13863 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                            13864 ; 713  |
                            13865 ; 714  |//$FILENAME locked.src
                            13866 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                            13867 ; 716  |
                            13868 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                            13869 ; 718  |//  Shutdown
                            13870 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                            13871 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                            13872 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                            13873 ; 722  |//$FILENAME status_16_6_steps_0.src
                            13874 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                            13875 ; 724  |//$FILENAME status_16_6_steps_1.src
                            13876 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                            13877 ; 726  |//$FILENAME status_16_6_steps_2.src
                            13878 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                            13879 ; 728  |//$FILENAME status_16_6_steps_3.src
                            13880 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                            13881 ; 730  |//$FILENAME status_16_6_steps_4.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13882 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                            13883 ; 732  |//$FILENAME status_16_6_steps_5.src
                            13884 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                            13885 ; 734  |//$FILENAME status_16_6_steps_6.src
                            13886 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                            13887 ; 736  |
                            13888 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            13889 ; 738  |// EQ
                            13890 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            13891 ; 740  |//$FILENAME eq_clear_icon.src
                            13892 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                            13893 ; 742  |//$FILENAME rock_icon.src
                            13894 ; 743  |#define RSRC_ROCK_ICON 262    
                            13895 ; 744  |//$FILENAME jazz_icon.src
                            13896 ; 745  |#define RSRC_JAZZ_ICON 263    
                            13897 ; 746  |//$FILENAME classic_icon.src
                            13898 ; 747  |#define RSRC_CLASSIC_ICON 264    
                            13899 ; 748  |//$FILENAME pop_icon.src
                            13900 ; 749  |#define RSRC_POP_ICON 265    
                            13901 ; 750  |//$FILENAME custom_icon.src
                            13902 ; 751  |#define RSRC_CUSTOM_ICON 266    
                            13903 ; 752  |
                            13904 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            13905 ; 754  |// AB
                            13906 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            13907 ; 756  |//$FILENAME ab_mark_a.src
                            13908 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                            13909 ; 758  |//$FILENAME ab_mark_b.src
                            13910 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                            13911 ; 760  |
                            13912 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            13913 ; 762  |// Menu Display Resources
                            13914 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            13915 ; 764  |//$FILENAME string_music_menu.src
                            13916 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                            13917 ; 766  |//$FILENAME string_mvideo_menu.src
                            13918 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                            13919 ; 768  |//$FILENAME string_jpeg_display_menu.src
                            13920 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                            13921 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                            13922 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                            13923 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                            13924 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                            13925 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                            13926 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                            13927 ; 776  |//$FILENAME string_voice_menu.src
                            13928 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                            13929 ; 778  |//$FILENAME string_audible_menu.src
                            13930 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                            13931 ; 780  |//$FILENAME string_fmtuner_menu.src
                            13932 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                            13933 ; 782  |//$FILENAME string_settings_menu.src
                            13934 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                            13935 ; 784  |//$FILENAME string_eq_menu.src
                            13936 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                            13937 ; 786  |//$FILENAME string_playmode_menu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13938 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                            13939 ; 788  |//$FILENAME string_contrast_menu.src
                            13940 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                            13941 ; 790  |//$FILENAME string_pwrsavings_menu.src
                            13942 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                            13943 ; 792  |//$FILENAME string_time_date_menu.src
                            13944 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                            13945 ; 794  |//$FILENAME string_set_time_menu.src
                            13946 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                            13947 ; 796  |//$FILENAME string_set_date_menu.src
                            13948 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                            13949 ; 798  |//$FILENAME string_exit_menu.src
                            13950 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                            13951 ; 800  |//$FILENAME string_rock_menu.src
                            13952 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                            13953 ; 802  |//$FILENAME string_pop_menu.src
                            13954 ; 803  |#define RSRC_STRING_POP_MENU 288    
                            13955 ; 804  |//$FILENAME string_classic_menu.src
                            13956 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                            13957 ; 806  |//$FILENAME string_normal_menu.src
                            13958 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                            13959 ; 808  |//$FILENAME string_jazz_menu.src
                            13960 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                            13961 ; 810  |//$FILENAME string_repeat1_menu.src
                            13962 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                            13963 ; 812  |//$FILENAME string_repeatall_menu.src
                            13964 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                            13965 ; 814  |//$FILENAME string_shuffle_menu.src
                            13966 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                            13967 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                            13968 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                            13969 ; 818  |//$FILENAME string_disable_menu.src
                            13970 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                            13971 ; 820  |//$FILENAME string_1min_menu.src
                            13972 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                            13973 ; 822  |//$FILENAME string_2min_menu.src
                            13974 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                            13975 ; 824  |//$FILENAME string_5min_menu.src
                            13976 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                            13977 ; 826  |//$FILENAME string_10min_menu.src
                            13978 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                            13979 ; 828  |//$FILENAME string_system_menu.src
                            13980 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                            13981 ; 830  |//$FILENAME string_about_menu.src
                            13982 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                            13983 ; 832  |//$FILENAME string_delete_menu.src
                            13984 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                            13985 ; 834  |//$FILENAME string_record_menu.src
                            13986 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                            13987 ; 836  |//$FILENAME string_spectrogram_menu.src
                            13988 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                            13989 ; 838  |
                            13990 ; 839  |//$FILENAME string_end_of_slide_show.src
                            13991 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                            13992 ; 841  |
                            13993 ; 842  |//$FILENAME string_mb.src
                            13994 ; 843  |#define RSRC_STRING_MB 307    
                            13995 ; 844  |
                            13996 ; 845  |//$FILENAME internal_media.src
                            13997 ; 846  |#define RSRC_INT_MEDIA 308    
                            13998 ; 847  |//$FILENAME external_media.src
                            13999 ; 848  |#define RSRC_EXT_MEDIA 309    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14000 ; 849  |
                            14001 ; 850  |//$FILENAME about_title.src
                            14002 ; 851  |#define RSRC_ABOUT_TITLE 310    
                            14003 ; 852  |//$FILENAME player_name.src
                            14004 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                            14005 ; 854  |
                            14006 ; 855  |//$FILENAME settings_title.src
                            14007 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                            14008 ; 857  |//$FILENAME jpeg_display_title.src
                            14009 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                            14010 ; 859  |//$FILENAME erase_title.src
                            14011 ; 860  |#define RSRC_ERASE_TITLE 314    
                            14012 ; 861  |
                            14013 ; 862  |//$FILENAME del_warning_no.src
                            14014 ; 863  |#define RSRC_DELETE_NO 315    
                            14015 ; 864  |//$FILENAME del_warning_yes.src
                            14016 ; 865  |#define RSRC_DELETE_YES 316    
                            14017 ; 866  |//$FILENAME del_warning_line1.src
                            14018 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                            14019 ; 868  |//$FILENAME del_warning_line2.src
                            14020 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                            14021 ; 870  |//$FILENAME lowbattery.src
                            14022 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                            14023 ; 872  |//$FILENAME vbr.src
                            14024 ; 873  |#define RSRC_VBR_BITMAP 320    
                            14025 ; 874  |
                            14026 ; 875  |//$FILENAME string_song.src
                            14027 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                            14028 ; 877  |//$FILENAME string_voice.src
                            14029 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                            14030 ; 879  |
                            14031 ; 880  |//$FILENAME time_date_title.src
                            14032 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                            14033 ; 882  |//$FILENAME set_time_title.src
                            14034 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                            14035 ; 884  |//$FILENAME set_date_title.src
                            14036 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                            14037 ; 886  |//$FILENAME string_searching.src
                            14038 ; 887  |#define RSRC_STRING_SEARCHING 326    
                            14039 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                            14040 ; 889  |//  Save Changes
                            14041 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                            14042 ; 891  |//$FILENAME save_changes_yes.src
                            14043 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                            14044 ; 893  |//$FILENAME save_changes_no.src
                            14045 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                            14046 ; 895  |//$FILENAME save_changes_cancel.src
                            14047 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                            14048 ; 897  |//$FILENAME save_changes_clear.src
                            14049 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                            14050 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                            14051 ; 900  |//  Contrast
                            14052 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                            14053 ; 902  |//$FILENAME contrast_title.src
                            14054 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                            14055 ; 904  |//$FILENAME contrast_frame.src
                            14056 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                            14057 ; 906  |//$FILENAME contrast_level0.src
                            14058 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                            14059 ; 908  |//$FILENAME contrast_level1.src
                            14060 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                            14061 ; 910  |//$FILENAME contrast_level2.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14062 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                            14063 ; 912  |//$FILENAME contrast_level3.src
                            14064 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                            14065 ; 914  |//$FILENAME contrast_level4.src
                            14066 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                            14067 ; 916  |//$FILENAME contrast_level5.src
                            14068 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                            14069 ; 918  |//$FILENAME contrast_level6.src
                            14070 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                            14071 ; 920  |//$FILENAME contrast_level7.src
                            14072 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                            14073 ; 922  |//$FILENAME contrast_level8.src
                            14074 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                            14075 ; 924  |//$FILENAME contrast_level9.src
                            14076 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                            14077 ; 926  |//$FILENAME contrast_level10.src
                            14078 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                            14079 ; 928  |
                            14080 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14081 ; 930  |// Funclets
                            14082 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14083 ; 932  |//$FILENAME Funclet_SetRTC.src
                            14084 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                            14085 ; 934  |//$FILENAME Funclet_InitRTC.src
                            14086 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                            14087 ; 936  |//$FILENAME Funclet_ReadRTC.src
                            14088 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                            14089 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                            14090 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                            14091 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                            14092 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                            14093 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                            14094 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                            14095 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                            14096 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                            14097 ; 946  |//$FILENAME Funclet_AnalogInit.src
                            14098 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                            14099 ; 948  |//$FILENAME Funclet_UsbConnected.src
                            14100 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                            14101 ; 950  |//$FILENAME Funclet_ButtonInit.src
                            14102 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                            14103 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                            14104 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                            14105 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                            14106 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                            14107 ; 956  |//$FILENAME Funclet_StartProject.src
                            14108 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                            14109 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                            14110 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                            14111 ; 960  |//$FILENAME null.src
                            14112 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                            14113 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                            14114 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                            14115 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                            14116 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                            14117 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                            14118 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                            14119 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                            14120 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                            14121 ; 970  |//$FILENAME null.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14122 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                            14123 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                            14124 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                            14125 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                            14126 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                            14127 ; 976  |//$FILENAME null.src
                            14128 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                            14129 ; 978  |//$FILENAME null.src
                            14130 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                            14131 ; 980  |//$FILENAME null.src
                            14132 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                            14133 ; 982  |//$FILENAME null.src
                            14134 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                            14135 ; 984  |//$FILENAME null.src
                            14136 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                            14137 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                            14138 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                            14139 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                            14140 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                            14141 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                            14142 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                            14143 ; 992  |//$FILENAME null.src
                            14144 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                            14145 ; 994  |//$FILENAME null.src
                            14146 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                            14147 ; 996  |//$FILENAME Funclet_SaveSettings.src
                            14148 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                            14149 ; 998  |//$FILENAME Funclet_LoadSettings.src
                            14150 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                            14151 ; 1000 |///////////////////////////////////////////////////////////////
                            14152 ; 1001 |// Sanyo FM Tuner Fuclet
                            14153 ; 1002 |///////////////////////////////////////////////////////////////
                            14154 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                            14155 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
                            14156 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                            14157 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                            14158 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
                            14159 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                            14160 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                            14161 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                            14162 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                            14163 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                            14164 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
                            14165 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                            14166 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                            14167 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                            14168 ; 1017 |
                            14169 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14170 ; 1019 |// WMA Resources
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14171 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14172 ; 1021 |//$FILENAME wmaCore.src
                            14173 ; 1022 |#define RSRC_WMA_CORE 378    
                            14174 ; 1023 |//$FILENAME wmaMidLow.src
                            14175 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                            14176 ; 1025 |//$FILENAME wmaHigh.src
                            14177 ; 1026 |#define RSRC_WMA_HIGH 380    
                            14178 ; 1027 |//$FILENAME wmaHighMid.src
                            14179 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                            14180 ; 1029 |//$FILENAME wmaMid.src
                            14181 ; 1030 |#define RSRC_WMA_MID 382    
                            14182 ; 1031 |//$FILENAME wmaLow.src
                            14183 ; 1032 |#define RSRC_WMA_LOW 383    
                            14184 ; 1033 |//$FILENAME wmaX1mem.src
                            14185 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                            14186 ; 1035 |//$FILENAME wmaYmem.src
                            14187 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                            14188 ; 1037 |//$FILENAME wmaLXmem.src
                            14189 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                            14190 ; 1039 |//$FILENAME wmaLYmem.src
                            14191 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                            14192 ; 1041 |//$FILENAME wmaHuff44Qb.src
                            14193 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                            14194 ; 1043 |//$FILENAME wmaHuff44Ob.src
                            14195 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                            14196 ; 1045 |//$FILENAME wmaHuff16Ob.src
                            14197 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                            14198 ; 1047 |//$FILENAME drmpdcommon.src
                            14199 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                            14200 ; 1049 |//$FILENAME januswmasupport.src
                            14201 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                            14202 ; 1051 |//$FILENAME wmalicenseinit.src
                            14203 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                            14204 ; 1053 |//$FILENAME wma_tables.src
                            14205 ; 1054 |#define RSRC_WMA_TABLES 394    
                            14206 ; 1055 |//$FILENAME janus_tables.src
                            14207 ; 1056 |#define RSRC_JANUS_TABLES 395    
                            14208 ; 1057 |//$FILENAME wma_constants.src
                            14209 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                            14210 ; 1059 |//$FILENAME janus_constants.src
                            14211 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                            14212 ; 1061 |//$FILENAME janus_xmem.src
                            14213 ; 1062 |#define RSRC_JANUS_X 398    
                            14214 ; 1063 |//$FILENAME janusy_data.src
                            14215 ; 1064 |#define RSRC_JANUSY_DATA 399    
                            14216 ; 1065 |
                            14217 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14218 ; 1067 |// Fonts -- these are last because they are very large
                            14219 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14220 ; 1069 |//$FILENAME font_table.src
                            14221 ; 1070 |#define RSRC_FONT_TABLE 400    
                            14222 ; 1071 |//$FILENAME font_PGM.src
                            14223 ; 1072 |#define RSRC_PGM_8 401    
                            14224 ; 1073 |//$FILENAME font_SGMs.src
                            14225 ; 1074 |#define RSRC_SGMS_8 402    
                            14226 ; 1075 |//$FILENAME font_script_00.src
                            14227 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                            14228 ; 1077 |//$FILENAME font_scripts.src
                            14229 ; 1078 |#define RSRC_SCRIPTS_8 404    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14230 ; 1079 |//$FILENAME font_PDM.src
                            14231 ; 1080 |#define RSRC_PDM 405    
                            14232 ; 1081 |//$FILENAME font_SDMs.src
                            14233 ; 1082 |#define RSRC_SDMS 406    
                            14234 ; 1083 |//$FILENAME bitmap_warning.src
                            14235 ; 1084 |#define RSRC_WARNING 407    
                            14236 ; 1085 |//$FILENAME bitmap_device_full.src
                            14237 ; 1086 |#define RSRC_DEVICE_FULL 408    
                            14238 ; 1087 |
                            14239 ; 1088 |
                            14240 ; 1089 |//$FILENAME lcd_controller_init.src
                            14241 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                            14242 ; 1091 |
                            14243 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                            14244 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                            14245 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                            14246 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                            14247 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                            14248 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                            14249 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                            14250 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                            14251 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                            14252 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                            14253 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                            14254 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                            14255 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                            14256 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                            14257 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                            14258 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                            14259 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                            14260 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                            14261 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                            14262 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                            14263 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                            14264 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                            14265 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                            14266 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                            14267 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                            14268 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                            14269 ; 1118 |
                            14270 ; 1119 |
                            14271 ; 1120 |//$FILENAME sysrecord.src
                            14272 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                            14273 ; 1122 |
                            14274 ; 1123 |//$FILENAME string_record_settings.src
                            14275 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                            14276 ; 1125 |//$FILENAME string_sample_rate.src
                            14277 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                            14278 ; 1127 |//$FILENAME string_encoder.src
                            14279 ; 1128 |#define RSRC_STRING_ENCODER 426    
                            14280 ; 1129 |//$FILENAME string_adpcm.src
                            14281 ; 1130 |#define RSRC_STRING_ADPCM 427    
                            14282 ; 1131 |//$FILENAME string_msadpcm.src
                            14283 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                            14284 ; 1133 |//$FILENAME string_imadpcm.src
                            14285 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                            14286 ; 1135 |//$FILENAME string_pcm.src
                            14287 ; 1136 |#define RSRC_STRING_PCM 430    
                            14288 ; 1137 |//$FILENAME string_internal.src
                            14289 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                            14290 ; 1139 |//$FILENAME string_external.src
                            14291 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14292 ; 1141 |//$FILENAME string_device.src
                            14293 ; 1142 |#define RSRC_STRING_DEVICE 433    
                            14294 ; 1143 |//$FILENAME string_source.src
                            14295 ; 1144 |#define RSRC_STRING_SOURCE 434    
                            14296 ; 1145 |//$FILENAME string_microphone.src
                            14297 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                            14298 ; 1147 |//$FILENAME string_linein.src
                            14299 ; 1148 |#define RSRC_STRING_LINEIN 436    
                            14300 ; 1149 |//$FILENAME string_bits.src
                            14301 ; 1150 |#define RSRC_STRING_BITS 437    
                            14302 ; 1151 |//$FILENAME string_4.src
                            14303 ; 1152 |#define RSRC_STRING_4 438    
                            14304 ; 1153 |//$FILENAME string_8.src
                            14305 ; 1154 |#define RSRC_STRING_8 439    
                            14306 ; 1155 |//$FILENAME string_16.src
                            14307 ; 1156 |#define RSRC_STRING_16 440    
                            14308 ; 1157 |//$FILENAME string_24.src
                            14309 ; 1158 |#define RSRC_STRING_24 441    
                            14310 ; 1159 |//$FILENAME string_fm.src
                            14311 ; 1160 |#define RSRC_STRING_FM 442    
                            14312 ; 1161 |//$FILENAME string_mono.src
                            14313 ; 1162 |#define RSRC_STRING_MONO 443    
                            14314 ; 1163 |//$FILENAME string_stereo.src
                            14315 ; 1164 |#define RSRC_STRING_STEREO 444    
                            14316 ; 1165 |//$FILENAME string_8000hz.src
                            14317 ; 1166 |#define RSRC_STRING_8000HZ 445    
                            14318 ; 1167 |//$FILENAME string_11025hz.src
                            14319 ; 1168 |#define RSRC_STRING_11025HZ 446    
                            14320 ; 1169 |//$FILENAME string_16000hz.src
                            14321 ; 1170 |#define RSRC_STRING_16000HZ 447    
                            14322 ; 1171 |//$FILENAME string_22050hz.src
                            14323 ; 1172 |#define RSRC_STRING_22050HZ 448    
                            14324 ; 1173 |//$FILENAME string_32000hz.src
                            14325 ; 1174 |#define RSRC_STRING_32000HZ 449    
                            14326 ; 1175 |//$FILENAME string_44100hz.src
                            14327 ; 1176 |#define RSRC_STRING_44100HZ 450    
                            14328 ; 1177 |//$FILENAME string_48000hz.src
                            14329 ; 1178 |#define RSRC_STRING_48000HZ 451    
                            14330 ; 1179 |//$FILENAME string_channels.src
                            14331 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                            14332 ; 1181 |//$FILENAME string_spaces.src
                            14333 ; 1182 |#define RSRC_STRING_SPACES 453    
                            14334 ; 1183 |//$FILENAME slider_bar.src
                            14335 ; 1184 |#define RSRC_SLIDER_BAR 454    
                            14336 ; 1185 |//$FILENAME slider_bar_inv.src
                            14337 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                            14338 ; 1187 |//$FILENAME slider_track.src
                            14339 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                            14340 ; 1189 |//$FILENAME string_no_files.src
                            14341 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                            14342 ; 1191 |
                            14343 ; 1192 |/////////////////////////////////////////////////////////////////////
                            14344 ; 1193 |//  Time and Date Resource Strings
                            14345 ; 1194 |/////////////////////////////////////////////////////////////////////
                            14346 ; 1195 |//$FILENAME string_sunday.src
                            14347 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                            14348 ; 1197 |//$FILENAME string_monday.src
                            14349 ; 1198 |#define RSRC_STRING_MONDAY 459    
                            14350 ; 1199 |//$FILENAME string_tuesday.src
                            14351 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                            14352 ; 1201 |//$FILENAME string_wednesday.src
                            14353 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14354 ; 1203 |//$FILENAME string_thursday.src
                            14355 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                            14356 ; 1205 |//$FILENAME string_friday.src
                            14357 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                            14358 ; 1207 |//$FILENAME string_saturday.src
                            14359 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                            14360 ; 1209 |//$FILENAME string_am.src
                            14361 ; 1210 |#define RSRC_STRING_AM 465    
                            14362 ; 1211 |//$FILENAME string_pm.src
                            14363 ; 1212 |#define RSRC_STRING_PM 466    
                            14364 ; 1213 |//$FILENAME string_amclear.src
                            14365 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                            14366 ; 1215 |//$FILENAME string_slash.src
                            14367 ; 1216 |#define RSRC_STRING_SLASH 468    
                            14368 ; 1217 |//$FILENAME string_colon.src
                            14369 ; 1218 |#define RSRC_STRING_COLON 469    
                            14370 ; 1219 |//$FILENAME string_12hour.src
                            14371 ; 1220 |#define RSRC_STRING_12HOUR 470    
                            14372 ; 1221 |//$FILENAME string_24hour.src
                            14373 ; 1222 |#define RSRC_STRING_24HOUR 471    
                            14374 ; 1223 |//$FILENAME string_format.src
                            14375 ; 1224 |#define RSRC_STRING_FORMAT 472    
                            14376 ; 1225 |//$FILENAME string_mmddyyyy.src
                            14377 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                            14378 ; 1227 |//$FILENAME string_ddmmyyyy.src
                            14379 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                            14380 ; 1229 |//$FILENAME string_yyyymmdd.src
                            14381 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                            14382 ; 1231 |//$FILENAME string_ok.src
                            14383 ; 1232 |#define RSRC_STRING_OK 476    
                            14384 ; 1233 |//$FILENAME string_cancel.src
                            14385 ; 1234 |#define RSRC_STRING_CANCEL 477    
                            14386 ; 1235 |//$FILENAME negative_sign.src
                            14387 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                            14388 ; 1237 |//$FILENAME string_dec_pt5.src
                            14389 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                            14390 ; 1239 |//$FILENAME string_dec_pt0.src
                            14391 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                            14392 ; 1241 |//$FILENAME string_db.src
                            14393 ; 1242 |#define RSRC_DB_STRING 481    
                            14394 ; 1243 |//$FILENAME string_hz2.src
                            14395 ; 1244 |#define RSRC_HZ2_STRING 482    
                            14396 ; 1245 |
                            14397 ; 1246 |
                            14398 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                            14399 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                            14400 ; 1249 |//$FILENAME metadata_codebank.src
                            14401 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                            14402 ; 1251 |//$FILENAME mp3metadata_codebank.src
                            14403 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                            14404 ; 1253 |//$FILENAME wmametadata_codebank.src
                            14405 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                            14406 ; 1255 |//$FILENAME wavmetadata_codebank.src
                            14407 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                            14408 ; 1257 |//$FILENAME smvmetadata_codebank.src
                            14409 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                            14410 ; 1259 |//$FILENAME playlist2init_codebank.src
                            14411 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                            14412 ; 1261 |
                            14413 ; 1262 |//$FILENAME delete_successful.src
                            14414 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                            14415 ; 1264 |//$FILENAME delete_error.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14416 ; 1265 |#define RSRC_DELETE_ERROR 491    
                            14417 ; 1266 |//$FILENAME lic_expired.src
                            14418 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                            14419 ; 1268 |//$FILENAME id3v2_codebank.src
                            14420 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                            14421 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                            14422 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                            14423 ; 1272 |//$FILENAME lyrics3_codebank.src
                            14424 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                            14425 ; 1274 |//$FILENAME lrc_codebank.src
                            14426 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                            14427 ; 1276 |//$FILENAME lyrics_api_codebank.src
                            14428 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                            14429 ; 1278 |//$FILENAME wmalyrics_codebank.src
                            14430 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                            14431 ; 1280 |//$FILENAME apicframe_codebank.src
                            14432 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                            14433 ; 1282 |
                            14434 ; 1283 |//$FILENAME exmediaerror1.src
                            14435 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                            14436 ; 1285 |//$FILENAME exmediaerror2.src
                            14437 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                            14438 ; 1287 |//$FILENAME inmediaerror1.src
                            14439 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                            14440 ; 1289 |
                            14441 ; 1290 |//$FILENAME backlight_title.src
                            14442 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                            14443 ; 1292 |//$FILENAME backlight_state_on.src
                            14444 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                            14445 ; 1294 |//$FILENAME backlight_state_off.src
                            14446 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                            14447 ; 1296 |//$FILENAME backlightmenu.src
                            14448 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                            14449 ; 1298 |//$FILENAME string_backlight_menu.src
                            14450 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                            14451 ; 1300 |
                            14452 ; 1301 |//$FILENAME enc_mp3mod.src
                            14453 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                            14454 ; 1303 |//$FILENAME enc_mp3p.src
                            14455 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                            14456 ; 1305 |//$FILENAME enc_mp3x.src
                            14457 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                            14458 ; 1307 |//$FILENAME enc_mp3y.src
                            14459 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                            14460 ; 1309 |//$FILENAME mp3_implementation.src
                            14461 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                            14462 ; 1311 |//$FILENAME string_mp3.src
                            14463 ; 1312 |#define RSRC_STRING_MP3 513    
                            14464 ; 1313 |//$FILENAME string_all.src
                            14465 ; 1314 |#define RSRC_STRING_ALL 514    
                            14466 ; 1315 |
                            14467 ; 1316 |//$FILENAME mediastartup.src
                            14468 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                            14469 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                            14470 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                            14471 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                            14472 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                            14473 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                            14474 ; 1323 |
                            14475 ; 1324 |//$FILENAME nanddatadriveinit.src
                            14476 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                            14477 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14478 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                            14479 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                            14480 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                            14481 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                            14482 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                            14483 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                            14484 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                            14485 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                            14486 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                            14487 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                            14488 ; 1337 |
                            14489 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                            14490 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                            14491 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                            14492 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                            14493 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                            14494 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                            14495 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                            14496 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                            14497 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                            14498 ; 1347 |
                            14499 ; 1348 |//$FILENAME vbr_codebank.src
                            14500 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                            14501 ; 1350 |
                            14502 ; 1351 |//$FILENAME string_recordtest_menu.src
                            14503 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                            14504 ; 1353 |//$FILENAME string_recordtest_duration.src
                            14505 ; 1354 |#define RSRC_STRING_DURATION 520    
                            14506 ; 1355 |//$FILENAME string_recordtest_time5.src
                            14507 ; 1356 |#define RSRC_STRING_TIME5 521    
                            14508 ; 1357 |//$FILENAME string_recordtest_time10.src
                            14509 ; 1358 |#define RSRC_STRING_TIME10 522    
                            14510 ; 1359 |//$FILENAME string_recordtest_time30.src
                            14511 ; 1360 |#define RSRC_STRING_TIME30 523    
                            14512 ; 1361 |//$FILENAME string_recordtest_time60.src
                            14513 ; 1362 |#define RSRC_STRING_TIME60 524    
                            14514 ; 1363 |//$FILENAME string_recordtest_time300.src
                            14515 ; 1364 |#define RSRC_STRING_TIME300 525    
                            14516 ; 1365 |//$FILENAME string_recordtest_time600.src
                            14517 ; 1366 |#define RSRC_STRING_TIME600 526    
                            14518 ; 1367 |
                            14519 ; 1368 |//$FILENAME test_title.src
                            14520 ; 1369 |#define RSRC_TEST_TITLE 527    
                            14521 ; 1370 |//$FILENAME testmenu.src
                            14522 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                            14523 ; 1372 |
                            14524 ; 1373 |
                            14525 ; 1374 |//$FILENAME mmcmediastartup.src
                            14526 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                            14527 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                            14528 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                            14529 ; 1378 |//$FILENAME mmcinfo.src
                            14530 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                            14531 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                            14532 ; 1381 |//$FILENAME mmcerase.src
                            14533 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                            14534 ; 1383 |
                            14535 ; 1384 |
                            14536 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                            14537 ; 1386 |
                            14538 ; 1387 |//$FILENAME mmcenumerate.src
                            14539 ; 1388 |#define RSRC_MMCENUMERATE 532    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14540 ; 1389 |//$FILENAME mmcresetdevice.src
                            14541 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                            14542 ; 1391 |//$FILENAME mmcprocesscsd.src
                            14543 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                            14544 ; 1393 |//$FILENAME mmcprocesscid.src
                            14545 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                            14546 ; 1395 |//$FILENAME mmcprocesscid2.src
                            14547 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                            14548 ; 1397 |//$FILENAME mmcdetectpresence.src
                            14549 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                            14550 ; 1399 |//$FILENAME mmcserialnumberinit.src
                            14551 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                            14552 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                            14553 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                            14554 ; 1403 |
                            14555 ; 1404 |//$FILENAME mmcread.src
                            14556 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                            14557 ; 1406 |//$FILENAME mmcmediainit.src
                            14558 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                            14559 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                            14560 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                            14561 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                            14562 ; 1411 |//$FILENAME mmcdatadriveerase.src
                            14563 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                            14564 ; 1413 |
                            14565 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                            14566 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                            14567 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                            14568 ; 1417 |
                            14569 ; 1418 |
                            14570 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                            14571 ; 1420 |//  File system
                            14572 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                            14573 ; 1422 |//$FILENAME arrangefilename.src
                            14574 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                            14575 ; 1424 |//$FILENAME clearcluster.src
                            14576 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                            14577 ; 1426 |//$FILENAME createdirectory.src
                            14578 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                            14579 ; 1428 |//$FILENAME deletecontent.src
                            14580 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                            14581 ; 1430 |//$FILENAME deleterecord.src
                            14582 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                            14583 ; 1432 |//$FILENAME fastopen.src
                            14584 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                            14585 ; 1434 |//$FILENAME fcreate.src
                            14586 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                            14587 ; 1436 |//$FILENAME filegetattrib.src
                            14588 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                            14589 ; 1438 |//$FILENAME filegetdate.src
                            14590 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                            14591 ; 1440 |//$FILENAME filesetattrib.src
                            14592 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                            14593 ; 1442 |//$FILENAME filesetdate.src
                            14594 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                            14595 ; 1444 |//$FILENAME fsinit.src
                            14596 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                            14597 ; 1446 |//$FILENAME fsshutdown.src
                            14598 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                            14599 ; 1448 |//$FILENAME readdevicerecord.src
                            14600 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                            14601 ; 1450 |//$FILENAME checkspaceinrootdir.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14602 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                            14603 ; 1452 |//$FILENAME setcwdhandle.src
                            14604 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                            14605 ; 1454 |//$FILENAME fsdriveinit.src
                            14606 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                            14607 ; 1456 |//$FILENAME fsclearBuf.src
                            14608 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                            14609 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                            14610 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                            14611 ; 1460 |//$FILENAME fgetfasthandle.src
                            14612 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                            14613 ; 1462 |//$FILENAME ishandlewriteallocated.src
                            14614 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                            14615 ; 1464 |//$FILENAME isfileopen.src
                            14616 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                            14617 ; 1466 |//$FILENAME iscurrworkdir.src
                            14618 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                            14619 ; 1468 |//$FILENAME chdir.src
                            14620 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                            14621 ; 1470 |//$FILENAME chdirFromOffset.src
                            14622 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                            14623 ; 1472 |//$FILENAME deletetree.src
                            14624 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                            14625 ; 1474 |//$FILENAME deleteallrecords.src
                            14626 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                            14627 ; 1476 |//$FILENAME cleardata.src
                            14628 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                            14629 ; 1478 |//$FILENAME changetolowleveldir.src
                            14630 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                            14631 ; 1480 |//$FILENAME getrecordnumber.src
                            14632 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                            14633 ; 1482 |//$FILENAME fileremove.src
                            14634 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                            14635 ; 1484 |//$FILENAME charactersearch.src
                            14636 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                            14637 ; 1486 |//$FILENAME stringcompare.src
                            14638 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                            14639 ; 1488 |//$FILENAME fopenw.src
                            14640 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                            14641 ; 1490 |//$FILENAME fremove.src
                            14642 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                            14643 ; 1492 |//$FILENAME fremovew.src
                            14644 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                            14645 ; 1494 |//$FILENAME mkdir.src
                            14646 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                            14647 ; 1496 |//$FILENAME mkdirw.src
                            14648 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                            14649 ; 1498 |//$FILENAME rmdir.src
                            14650 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                            14651 ; 1500 |//$FILENAME rmdirw.src
                            14652 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                            14653 ; 1502 |//$FILENAME fgetc.src
                            14654 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                            14655 ; 1504 |//$FILENAME fgets.src
                            14656 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                            14657 ; 1506 |//$FILENAME fputc.src
                            14658 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                            14659 ; 1508 |//$FILENAME fputs.src
                            14660 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                            14661 ; 1510 |//$FILENAME arrangelongfilename.src
                            14662 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14663 ; 1512 |//$FILENAME convert_itoa.src
                            14664 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                            14665 ; 1514 |//$FILENAME createdirrecord.src
                            14666 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                            14667 ; 1516 |//$FILENAME chksum.src
                            14668 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                            14669 ; 1518 |//$FILENAME createshortdirrecord.src
                            14670 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                            14671 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                            14672 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                            14673 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                            14674 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                            14675 ; 1524 |//$FILENAME extractfilenamew.src
                            14676 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                            14677 ; 1526 |//$FILENAME extractpathw.src
                            14678 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                            14679 ; 1528 |//$FILENAME findfreerecord.src
                            14680 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                            14681 ; 1530 |//$FILENAME getnamew.src
                            14682 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                            14683 ; 1532 |//$FILENAME isdirectoryempty.src
                            14684 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                            14685 ; 1534 |//$FILENAME isshortnamevalid.src
                            14686 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                            14687 ; 1536 |//$FILENAME longdirmatch.src
                            14688 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                            14689 ; 1538 |//$FILENAME unicodetooem.src
                            14690 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                            14691 ; 1540 |//$FILENAME matchdirrecordw.src
                            14692 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                            14693 ; 1542 |//$FILENAME setcwd.src
                            14694 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                            14695 ; 1544 |//$FILENAME setshortfilename.src
                            14696 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                            14697 ; 1546 |//$FILENAME generatefilenametail.src
                            14698 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                            14699 ; 1548 |//$FILENAME dbcstounicode.src
                            14700 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                            14701 ; 1550 |//$FILENAME strcpy.src
                            14702 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                            14703 ; 1552 |//$FILENAME strcpyw.src
                            14704 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                            14705 ; 1554 |//$FILENAME strlengthw.src
                            14706 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                            14707 ; 1556 |//$FILENAME filesystempresent.src
                            14708 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                            14709 ; 1558 |//$FILENAME DataDriveInit.src
                            14710 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                            14711 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                            14712 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                            14713 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                            14714 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                            14715 ; 1564 |//$FILENAME DataDriveGetSize.src
                            14716 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                            14717 ; 1566 |//$FILENAME ConstructLongFileName.src
                            14718 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                            14719 ; 1568 |//$FILENAME strcpyucs3_2.src
                            14720 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                            14721 ; 1570 |//$FILENAME getvolumelabel.src
                            14722 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                            14723 ; 1572 |//$FILENAME setvolumelabel.src
                            14724 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 249

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14725 ; 1574 |//$FILENAME disk_full.src
                            14726 ; 1575 |#define RSRC_DISK_FULL 619    
                            14727 ; 1576 |//$FILENAME chkdskstartup.src
                            14728 ; 1577 |#define RSRC_CHECKDISK 620    
                            14729 ; 1578 |//$FILENAME chkdskstartupy.src
                            14730 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                            14731 ; 1580 |//$FILENAME low_level_pwr_line1.src
                            14732 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                            14733 ; 1582 |//$FILENAME low_level_pwr_line2.src
                            14734 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                            14735 ; 1584 |//$FILENAME string_bit_rate.src
                            14736 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                            14737 ; 1586 |//$FILENAME string_96000hz.src
                            14738 ; 1587 |#define RSRC_STRING_96KBPS 625    
                            14739 ; 1588 |//$FILENAME string_112000hz.src
                            14740 ; 1589 |#define RSRC_STRING_112KBPS 626    
                            14741 ; 1590 |//$FILENAME string_128000hz.src
                            14742 ; 1591 |#define RSRC_STRING_128KBPS 627    
                            14743 ; 1592 |//$FILENAME string_160000hz.src
                            14744 ; 1593 |#define RSRC_STRING_160KBPS 628    
                            14745 ; 1594 |//$FILENAME string_192000hz.src
                            14746 ; 1595 |#define RSRC_STRING_192KBPS 629    
                            14747 ; 1596 |//$FILENAME string_224000hz.src
                            14748 ; 1597 |#define RSRC_STRING_224KBPS 630    
                            14749 ; 1598 |//$FILENAME string_256000hz.src
                            14750 ; 1599 |#define RSRC_STRING_256KBPS 631    
                            14751 ; 1600 |//$FILENAME string_320000hz.src
                            14752 ; 1601 |#define RSRC_STRING_320KBPS 632    
                            14753 ; 1602 |//$FILENAME string_hz.src
                            14754 ; 1603 |#define RSRC_STRING_HZ 633    
                            14755 ; 1604 |//$FILENAME EncCommonp.src
                            14756 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                            14757 ; 1606 |//$FILENAME adc_adcx.src
                            14758 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                            14759 ; 1608 |//$FILENAME adc_adcy.src
                            14760 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                            14761 ; 1610 |//$FILENAME Funclet_encodercommon.src
                            14762 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                            14763 ; 1612 |//$FILENAME string_album.src
                            14764 ; 1613 |#define RSRC_STRING_ALBUM 638    
                            14765 ; 1614 |//$FILENAME string_encoder_song.src
                            14766 ; 1615 |#define RSRC_STRING_SONG 639    
                            14767 ; 1616 |//$FILENAME string_mode.src
                            14768 ; 1617 |#define RSRC_STRING_MODE 640    
                            14769 ; 1618 |
                            14770 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                            14771 ; 1620 |// display related
                            14772 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                            14773 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                            14774 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                            14775 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                            14776 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                            14777 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                            14778 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                            14779 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                            14780 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                            14781 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                            14782 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                            14783 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                            14784 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                            14785 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                            14786 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 250

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14787 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                            14788 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                            14789 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                            14790 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                            14791 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                            14792 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                            14793 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                            14794 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                            14795 ; 1644 |
                            14796 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                            14797 ; 1646 |//WMDRM Related
                            14798 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                            14799 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                            14800 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                            14801 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                            14802 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                            14803 ; 1652 |//$FILENAME drm_bbx_initialize.src
                            14804 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                            14805 ; 1654 |//$FILENAME drm_bbx_canbind.src
                            14806 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                            14807 ; 1656 |//$FILENAME verifychecksum.src
                            14808 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                            14809 ; 1658 |//$FILENAME drm_b64_encodew.src
                            14810 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                            14811 ; 1660 |//$FILENAME _performactions.src
                            14812 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                            14813 ; 1662 |//$FILENAME _processendofchain.src
                            14814 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                            14815 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                            14816 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                            14817 ; 1666 |//$FILENAME drmcrt_towlower.src
                            14818 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                            14819 ; 1668 |//$FILENAME drmcrt_wcslen.src
                            14820 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                            14821 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                            14822 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                            14823 ; 1672 |//$FILENAME drmcrt_memmove.src
                            14824 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                            14825 ; 1674 |//$FILENAME performoperation_part1.src
                            14826 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                            14827 ; 1676 |//$FILENAME performoperation_part2.src
                            14828 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                            14829 ; 1678 |//$FILENAME performoperation_part3.src
                            14830 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                            14831 ; 1680 |//$FILENAME performoperation_part4.src
                            14832 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                            14833 ; 1682 |//$FILENAME performoperation_part5.src
                            14834 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                            14835 ; 1684 |//$FILENAME performoperation_part6.src
                            14836 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                            14837 ; 1686 |//$FILENAME isvalidfunction.src
                            14838 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                            14839 ; 1688 |//$FILENAME functiongetvalue.src
                            14840 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                            14841 ; 1690 |//$FILENAME globalsetvariable.src
                            14842 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                            14843 ; 1692 |//$FILENAME variabledrmkgetorset.src
                            14844 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                            14845 ; 1694 |//$FILENAME variabledrmgetorset.src
                            14846 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                            14847 ; 1696 |//$FILENAME variableappgetorset.src
                            14848 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 251

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14849 ; 1698 |//$FILENAME variablelicensegetorset.src
                            14850 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                            14851 ; 1700 |//$FILENAME variablecontentgetorset.src
                            14852 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                            14853 ; 1702 |//$FILENAME variabledevicegetorset.src
                            14854 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                            14855 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                            14856 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                            14857 ; 1706 |//$FILENAME drm_hds_createstore.src
                            14858 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                            14859 ; 1708 |//$FILENAME drm_hds_init.src
                            14860 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                            14861 ; 1710 |//$FILENAME drm_hds_uninit.src
                            14862 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                            14863 ; 1712 |//$FILENAME drm_hds_openstore.src
                            14864 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                            14865 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                            14866 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                            14867 ; 1716 |//$FILENAME drm_hds_slotresize.src
                            14868 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                            14869 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                            14870 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                            14871 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                            14872 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                            14873 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                            14874 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                            14875 ; 1724 |//$FILENAME _hdscopychildpayload.src
                            14876 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                            14877 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                            14878 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                            14879 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                            14880 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                            14881 ; 1730 |//$FILENAME _hdscleanupstore.src
                            14882 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                            14883 ; 1732 |//$FILENAME drm_lst_clean.src
                            14884 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                            14885 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                            14886 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                            14887 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                            14888 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                            14889 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                            14890 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                            14891 ; 1740 |//$FILENAME _hdscreatenamespace.src
                            14892 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                            14893 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                            14894 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                            14895 ; 1744 |//$FILENAME _writesrn.src
                            14896 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                            14897 ; 1746 |//$FILENAME _writecommonblockheader.src
                            14898 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                            14899 ; 1748 |//$FILENAME _writechildblockheader.src
                            14900 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                            14901 ; 1750 |//$FILENAME _readdatablockheader.src
                            14902 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                            14903 ; 1752 |//$FILENAME _writedatablockheader.src
                            14904 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                            14905 ; 1754 |//$FILENAME _hdsexpandstore.src
                            14906 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                            14907 ; 1756 |//$FILENAME _hdsallocblock.src
                            14908 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                            14909 ; 1758 |//$FILENAME _hdsfreeblock.src
                            14910 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 252

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14911 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                            14912 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                            14913 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                            14914 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                            14915 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                            14916 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                            14917 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                            14918 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                            14919 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                            14920 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                            14921 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                            14922 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                            14923 ; 1772 |//$FILENAME _hdsremoveslot.src
                            14924 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                            14925 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                            14926 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                            14927 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                            14928 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                            14929 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                            14930 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                            14931 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                            14932 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                            14933 ; 1782 |//$FILENAME _hdsslotresize.src
                            14934 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                            14935 ; 1784 |//$FILENAME _isnull.src
                            14936 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                            14937 ; 1786 |//$FILENAME _hdsgensrnhash.src
                            14938 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                            14939 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                            14940 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                            14941 ; 1790 |//$FILENAME _readsrn.src
                            14942 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                            14943 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                            14944 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                            14945 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                            14946 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                            14947 ; 1796 |//$FILENAME _hdsslotwrite.src
                            14948 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                            14949 ; 1798 |//$FILENAME _hdsinitslotenum.src
                            14950 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                            14951 ; 1800 |//$FILENAME drm_lst_close.src
                            14952 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                            14953 ; 1802 |//$FILENAME drm_lst_enumnext.src
                            14954 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                            14955 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                            14956 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                            14957 ; 1806 |//$FILENAME _processextensions.src
                            14958 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                            14959 ; 1808 |//$FILENAME _processidlist.src
                            14960 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                            14961 ; 1810 |//$FILENAME _processexclusions.src
                            14962 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                            14963 ; 1812 |//$FILENAME _processinclusions.src
                            14964 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                            14965 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                            14966 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                            14967 ; 1816 |//$FILENAME _getopllevel.src
                            14968 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                            14969 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                            14970 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                            14971 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                            14972 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 253

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14973 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                            14974 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                            14975 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                            14976 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                            14977 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                            14978 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                            14979 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                            14980 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                            14981 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                            14982 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                            14983 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                            14984 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                            14985 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                            14986 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                            14987 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                            14988 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                            14989 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                            14990 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                            14991 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                            14992 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                            14993 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                            14994 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                            14995 ; 1844 |//$FILENAME overlappingdates.src
                            14996 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                            14997 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                            14998 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                            14999 ; 1848 |//$FILENAME neginfdate.src
                            15000 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                            15001 ; 1850 |//$FILENAME infdate.src
                            15002 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                            15003 ; 1852 |//$FILENAME isexpired.src
                            15004 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                            15005 ; 1854 |//$FILENAME getsecstateattr.src
                            15006 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                            15007 ; 1856 |//$FILENAME setexpirycategory.src
                            15008 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                            15009 ; 1858 |//$FILENAME getv2licenseinfo.src
                            15010 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                            15011 ; 1860 |//$FILENAME getnextlicense.src
                            15012 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                            15013 ; 1862 |//$FILENAME aggregate.src
                            15014 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                            15015 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                            15016 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                            15017 ; 1866 |//$FILENAME _scannodeforattributew.src
                            15018 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                            15019 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                            15020 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                            15021 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                            15022 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                            15023 ; 1872 |//$FILENAME _createdevicestore.src
                            15024 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                            15025 ; 1874 |//$FILENAME _mapdrmerror.src
                            15026 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                            15027 ; 1876 |//$FILENAME _comparemachineid.src
                            15028 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                            15029 ; 1878 |//$FILENAME initmgrcontext.src
                            15030 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                            15031 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                            15032 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                            15033 ; 1882 |//$FILENAME drm_mgr_commit.src
                            15034 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 254

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15035 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                            15036 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                            15037 ; 1886 |//$FILENAME januscleandatastore.src
                            15038 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                            15039 ; 1888 |//$FILENAME drm_mtr_openid.src
                            15040 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                            15041 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                            15042 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                            15043 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                            15044 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                            15045 ; 1894 |//$FILENAME oem_setendoffile.src
                            15046 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                            15047 ; 1896 |//$FILENAME oem_genrandombytes.src
                            15048 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                            15049 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                            15050 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                            15051 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                            15052 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                            15053 ; 1902 |//$FILENAME oem_setdevicecert.src
                            15054 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                            15055 ; 1904 |//$FILENAME oem_getclockresetstate.src
                            15056 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                            15057 ; 1906 |//$FILENAME oem_setclockresetstate.src
                            15058 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                            15059 ; 1908 |//$FILENAME oem_getuniqueid.src
                            15060 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                            15061 ; 1910 |//$FILENAME oem_getdevicecert.src
                            15062 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                            15063 ; 1912 |//$FILENAME drm_snc_openstore.src
                            15064 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                            15065 ; 1914 |//$FILENAME drm_snc_closestore.src
                            15066 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                            15067 ; 1916 |//$FILENAME _setkidstoredata.src
                            15068 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                            15069 ; 1918 |//$FILENAME drm_snc_deletekid.src
                            15070 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                            15071 ; 1920 |//$FILENAME drm_snc_updatekid.src
                            15072 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                            15073 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                            15074 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                            15075 ; 1924 |//$FILENAME functiongetvalue_part1.src
                            15076 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                            15077 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                            15078 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                            15079 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                            15080 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                            15081 ; 1930 |//$FILENAME drm_hds_createstore2.src
                            15082 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                            15083 ; 1932 |//$FILENAME drm_hds_openstore2.src
                            15084 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                            15085 ; 1934 |//$FILENAME _hdsprealloc.src
                            15086 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                            15087 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                            15088 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                            15089 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                            15090 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                            15091 ; 1940 |//$FILENAME gendevicecertificate.src
                            15092 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                            15093 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                            15094 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                            15095 ; 1944 |//$FILENAME copyhdsdtore.src
                            15096 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 255

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15097 ; 1946 |//$FILENAME generatedevicecert.src
                            15098 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                            15099 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                            15100 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                            15101 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                            15102 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                            15103 ; 1952 |//$FILENAME _hdsupdatesrn.src
                            15104 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                            15105 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                            15106 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                            15107 ; 1956 |//$FILENAME _checksecureclock.src
                            15108 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                            15109 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                            15110 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                            15111 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                            15112 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                            15113 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                            15114 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                            15115 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                            15116 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                            15117 ; 1966 |//$FILENAME strtol.src
                            15118 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                            15119 ; 1968 |//$FILENAME mktime.src
                            15120 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                            15121 ; 1970 |//$FILENAME gmtime.src
                            15122 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                            15123 ; 1972 |//$FILENAME localtime.src
                            15124 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                            15125 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                            15126 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                            15127 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                            15128 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                            15129 ; 1978 |//$FILENAME _systemtimetotime_t.src
                            15130 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                            15131 ; 1980 |//$FILENAME oem_setsystemtime.src
                            15132 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                            15133 ; 1982 |//$FILENAME const_pkcrypto.src
                            15134 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                            15135 ; 1984 |//$FILENAME const_y.src
                            15136 ; 1985 |#define RSRC_CONST_Y 820    
                            15137 ; 1986 |//$FILENAME aes_dec_table.src
                            15138 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                            15139 ; 1988 |//$FILENAME aes_key_table.src
                            15140 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                            15141 ; 1990 |//$FILENAME aes_enc_table.src
                            15142 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                            15143 ; 1992 |//$FILENAME device_cert.src
                            15144 ; 1993 |#define RSRC_DEVCERT 824    
                            15145 ; 1994 |//$FILENAME devcert_template.src
                            15146 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                            15147 ; 1996 |//$FILENAME getbase64decodedkey.src
                            15148 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                            15149 ; 1998 |//$FILENAME _initslot.src
                            15150 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                            15151 ; 2000 |//$FILENAME hdsimplcommon.src
                            15152 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                            15153 ; 2002 |//$FILENAME hdsimpl_p.src
                            15154 ; 2003 |#define RSRC_HDSIMPL_P 829    
                            15155 ; 2004 |
                            15156 ; 2005 |
                            15157 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                            15158 ; 2007 |//pkcrypto Related
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 256

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15159 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                            15160 ; 2009 |//$FILENAME two_adic_inverse.src
                            15161 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                            15162 ; 2011 |//$FILENAME mp_shift.src
                            15163 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                            15164 ; 2013 |//$FILENAME mp_significant_bit_count.src
                            15165 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                            15166 ; 2015 |//$FILENAME set_immediate.src
                            15167 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                            15168 ; 2017 |//$FILENAME multiply_immediate.src
                            15169 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                            15170 ; 2019 |//$FILENAME multiply.src
                            15171 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                            15172 ; 2021 |//$FILENAME divide_precondition_1.src
                            15173 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                            15174 ; 2023 |//$FILENAME divide_immediate.src
                            15175 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                            15176 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                            15177 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                            15178 ; 2027 |//$FILENAME ecaffine_table_construction.src
                            15179 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                            15180 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                            15181 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                            15182 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                            15183 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                            15184 ; 2033 |//$FILENAME ecaffine_on_curve.src
                            15185 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                            15186 ; 2035 |//$FILENAME ecaffine_addition.src
                            15187 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                            15188 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                            15189 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                            15190 ; 2039 |//$FILENAME ecaffine_attributes2.src
                            15191 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                            15192 ; 2041 |//$FILENAME kfdesc_initialize.src
                            15193 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                            15194 ; 2043 |//$FILENAME kimmediate.src
                            15195 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                            15196 ; 2045 |//$FILENAME kprime_immediater.src
                            15197 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                            15198 ; 2047 |//$FILENAME kprime_sqrter.src
                            15199 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                            15200 ; 2049 |//$FILENAME kinitialize_prime.src
                            15201 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                            15202 ; 2051 |//$FILENAME mod_lucasuv.src
                            15203 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                            15204 ; 2053 |//$FILENAME mod_lucas.src
                            15205 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                            15206 ; 2055 |//$FILENAME bucket_multiply.src
                            15207 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                            15208 ; 2057 |//$FILENAME mod_exp2000.src
                            15209 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                            15210 ; 2059 |//$FILENAME mod_exp.src
                            15211 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                            15212 ; 2061 |//$FILENAME modmul_choices1.src
                            15213 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                            15214 ; 2063 |//$FILENAME mod_sqrt.src
                            15215 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                            15216 ; 2065 |//$FILENAME create_modulus.src
                            15217 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                            15218 ; 2067 |//$FILENAME from_modular.src
                            15219 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                            15220 ; 2069 |//$FILENAME add_immediate.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 257

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15221 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                            15222 ; 2071 |//$FILENAME add_diff.src
                            15223 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                            15224 ; 2073 |//$FILENAME add_full.src
                            15225 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                            15226 ; 2075 |//$FILENAME compare_sum_same.src
                            15227 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                            15228 ; 2077 |//$FILENAME sub_immediate.src
                            15229 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                            15230 ; 2079 |//$FILENAME mp_initialization.src
                            15231 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                            15232 ; 2081 |//$FILENAME new_random_bytes.src
                            15233 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                            15234 ; 2083 |//$FILENAME new_random_dword_interval.src
                            15235 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                            15236 ; 2085 |//$FILENAME new_random_digit_interval.src
                            15237 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                            15238 ; 2087 |//$FILENAME new_random_mod.src
                            15239 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                            15240 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                            15241 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                            15242 ; 2091 |//$FILENAME new_random_digits.src
                            15243 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                            15244 ; 2093 |//$FILENAME words_to_ecaffine.src
                            15245 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                            15246 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                            15247 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                            15248 ; 2097 |//$FILENAME _threadunsafepkinit.src
                            15249 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                            15250 ; 2099 |//$FILENAME pkinit.src
                            15251 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                            15252 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                            15253 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                            15254 ; 2103 |//$FILENAME drm_pk_encrypt.src
                            15255 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                            15256 ; 2105 |//$FILENAME drm_pk_decrypt.src
                            15257 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                            15258 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                            15259 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                            15260 ; 2109 |//$FILENAME fe2ipmod.src
                            15261 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                            15262 ; 2111 |//$FILENAME drm_pk_sign.src
                            15263 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                            15264 ; 2113 |//$FILENAME drm_pk_verify.src
                            15265 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                            15266 ; 2115 |//$FILENAME random_bytes.src
                            15267 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                            15268 ; 2117 |//$FILENAME mp_gcdex.src
                            15269 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                            15270 ; 2119 |//$FILENAME mp_gcdex_split1.src
                            15271 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                            15272 ; 2121 |//$FILENAME pkcrypto_p.src
                            15273 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                            15274 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                            15275 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                            15276 ; 2125 |//$FILENAME del_all_warning_line2.src
                            15277 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                            15278 ; 2127 |//$FILENAME del_all_file_star.src
                            15279 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                            15280 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                            15281 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                            15282 ; 2131 |//$FILENAME Funclet_Init5VSense.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 258

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15283 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                            15284 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                            15285 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                            15286 ; 2135 |//$FILENAME Funclet_changeplayset.src
                            15287 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                            15288 ; 2137 |
                            15289 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                            15290 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                            15291 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                            15292 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                            15293 ; 2142 |
                            15294 ; 2143 |
                            15295 ; 2144 |// Added to allow rechargeable battery configurations to build
                            15296 ; 2145 |//$FILENAME battery_charging.src
                            15297 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                            15298 ; 2147 |//$FILENAME batterychargecodebank.src
                            15299 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                            15300 ; 2149 |//$FILENAME updatevolume.src
                            15301 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                            15302 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                            15303 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                            15304 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                            15305 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                            15306 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                            15307 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                            15308 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                            15309 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                            15310 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                            15311 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                            15312 ; 2161 |//$FILENAME _iscachedevent.src
                            15313 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                            15314 ; 2163 |//$FILENAME setcountedexpirycategory.src
                            15315 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                            15316 ; 2165 |//$FILENAME oem_data.src
                            15317 ; 2166 |#define RSRC_OEM_DATA 906    
                            15318 ; 2167 |//$FILENAME gpk_p.src
                            15319 ; 2168 |#define RSRC_GPK_P 907    
                            15320 ; 2169 |//$FILENAME key_data.src
                            15321 ; 2170 |#define RSRC_KEY_DATA 908    
                            15322 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                            15323 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                            15324 ; 2173 |//$FILENAME string_working.src
                            15325 ; 2174 |#define RSRC_STRING_WORKING 910    
                            15326 ; 2175 |//$FILENAME Funclet_loadusertime.src
                            15327 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                            15328 ; 2177 |//$FILENAME Funclet_saveusertime.src
                            15329 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                            15330 ; 2179 |
                            15331 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                            15332 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                            15333 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                            15334 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                            15335 ; 2184 |
                            15336 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15337 ; 2186 |// Audible ACELP Resources
                            15338 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15339 ; 2188 |//$FILENAME AudibleAcelpDec.src
                            15340 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                            15341 ; 2190 |//$FILENAME AudibleAcelpP.src
                            15342 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 259

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15343 ; 2192 |//$FILENAME AudibleAcelpX.src
                            15344 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                            15345 ; 2194 |//$FILENAME AudibleAcelpY.src
                            15346 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                            15347 ; 2196 |
                            15348 ; 2197 |//$FILENAME AudibleDecMod.src
                            15349 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                            15350 ; 2199 |//$FILENAME audiblemp3p.src
                            15351 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                            15352 ; 2201 |//$FILENAME audiblemp3x.src
                            15353 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                            15354 ; 2203 |//$FILENAME audiblemp3y.src
                            15355 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                            15356 ; 2205 |
                            15357 ; 2206 |//$FILENAME audiblemetadata_p.src
                            15358 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                            15359 ; 2208 |//$FILENAME audiblemetadata_y.src
                            15360 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                            15361 ; 2210 |//$FILENAME audiblesongposition_p.src
                            15362 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                            15363 ; 2212 |//$FILENAME audibletargetcheck_p.src
                            15364 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                            15365 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                            15366 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                            15367 ; 2216 |//$FILENAME audibledsa_p.src
                            15368 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                            15369 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                            15370 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                            15371 ; 2220 |//$FILENAME audiblemetastrings_p.src
                            15372 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                            15373 ; 2222 |//$FILENAME aaactivationrecords_p.src
                            15374 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                            15375 ; 2224 |
                            15376 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15377 ; 2226 |// Effects and SRS Resources
                            15378 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15379 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                            15380 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                            15381 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                            15382 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                            15383 ; 2232 |//$FILENAME wowctrl.src
                            15384 ; 2233 |#define RSRC_WOW_CTRL 934    
                            15385 ; 2234 |
                            15386 ; 2235 |//$FILENAME wowmenu.src
                            15387 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                            15388 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                            15389 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                            15390 ; 2239 |//$FILENAME string_wow_menu.src
                            15391 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                            15392 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                            15393 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                            15394 ; 2243 |//$FILENAME string_wowvolume_menu.src
                            15395 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                            15396 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                            15397 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                            15398 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                            15399 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                            15400 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                            15401 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                            15402 ; 2251 |//$FILENAME wow_icon.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 260

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15403 ; 2252 |#define RSRC_WOW_ICON 943    
                            15404 ; 2253 |
                            15405 ; 2254 |//$FILENAME wow16k.src
                            15406 ; 2255 |#define RSRC_WOW16K 944    
                            15407 ; 2256 |//$FILENAME wow32k.src
                            15408 ; 2257 |#define RSRC_WOW32K 945    
                            15409 ; 2258 |//$FILENAME wow8k.src
                            15410 ; 2259 |#define RSRC_WOW8K 946    
                            15411 ; 2260 |//$FILENAME wow11k.src
                            15412 ; 2261 |#define RSRC_WOW11K 947    
                            15413 ; 2262 |//$FILENAME wow22k.src
                            15414 ; 2263 |#define RSRC_WOW22K 948    
                            15415 ; 2264 |//$FILENAME wow24k.src
                            15416 ; 2265 |#define RSRC_WOW24K 949    
                            15417 ; 2266 |//$FILENAME wow44k.src
                            15418 ; 2267 |#define RSRC_WOW44K 950    
                            15419 ; 2268 |//$FILENAME wow48k.src
                            15420 ; 2269 |#define RSRC_WOW48K 951    
                            15421 ; 2270 |
                            15422 ; 2271 |//$FILENAME wow16k_Y.src
                            15423 ; 2272 |#define RSRC_WOW16K_Y 952    
                            15424 ; 2273 |//$FILENAME wow32k_Y.src
                            15425 ; 2274 |#define RSRC_WOW32K_Y 953    
                            15426 ; 2275 |//$FILENAME wow8k_Y.src
                            15427 ; 2276 |#define RSRC_WOW8K_Y 954    
                            15428 ; 2277 |//$FILENAME wow11k_Y.src
                            15429 ; 2278 |#define RSRC_WOW11K_Y 955    
                            15430 ; 2279 |//$FILENAME wow22k_Y.src
                            15431 ; 2280 |#define RSRC_WOW22K_Y 956    
                            15432 ; 2281 |//$FILENAME wow24k_Y.src
                            15433 ; 2282 |#define RSRC_WOW24K_Y 957    
                            15434 ; 2283 |//$FILENAME wow44k_Y.src
                            15435 ; 2284 |#define RSRC_WOW44K_Y 958    
                            15436 ; 2285 |//$FILENAME wow48k_Y.src
                            15437 ; 2286 |#define RSRC_WOW48K_Y 959    
                            15438 ; 2287 |
                            15439 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15440 ; 2289 |// Audible Section Navigation
                            15441 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            15442 ; 2291 |//$FILENAME audible_secnav.src
                            15443 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                            15444 ; 2293 |
                            15445 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15446 ; 2295 |// PLAYLIST3 and Music Library
                            15447 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            15448 ; 2297 |
                            15449 ; 2298 |//$FILENAME build_ml.src
                            15450 ; 2299 |#define RSRC_BUILD_ML 961    
                            15451 ; 2300 |//$FILENAME build_ml_warning.src
                            15452 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                            15453 ; 2302 |//$FILENAME build_ml_warning2.src
                            15454 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                            15455 ; 2304 |//$FILENAME build_flash1.src
                            15456 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                            15457 ; 2306 |//$FILENAME build_flash2.src
                            15458 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                            15459 ; 2308 |//$FILENAME build_flash3.src
                            15460 ; 2309 |#define RSRC_BUILD_FLASH3 966    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 261

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15461 ; 2310 |//$FILENAME build_sd1.src
                            15462 ; 2311 |#define RSRC_BUILD_SD1 967    
                            15463 ; 2312 |//$FILENAME build_sd2.src
                            15464 ; 2313 |#define RSRC_BUILD_SD2 968    
                            15465 ; 2314 |//$FILENAME build_sd3.src
                            15466 ; 2315 |#define RSRC_BUILD_SD3 969    
                            15467 ; 2316 |//$FILENAME build_newmusic.src
                            15468 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                            15469 ; 2318 |//$FILENAME sdmd.src
                            15470 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                            15471 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                            15472 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                            15473 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                            15474 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                            15475 ; 2324 |//$FILENAME MusicLibBuildModule.src
                            15476 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                            15477 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                            15478 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                            15479 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                            15480 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                            15481 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                            15482 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                            15483 ; 2332 |//$FILENAME MusicLibPlayModule.src
                            15484 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                            15485 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                            15486 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                            15487 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                            15488 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                            15489 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                            15490 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                            15491 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                            15492 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                            15493 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                            15494 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                            15495 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                            15496 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                            15497 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                            15498 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                            15499 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                            15500 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                            15501 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                            15502 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                            15503 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                            15504 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                            15505 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                            15506 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                            15507 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                            15508 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                            15509 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                            15510 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                            15511 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                            15512 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                            15513 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                            15514 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                            15515 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                            15516 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                            15517 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                            15518 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                            15519 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                            15520 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                            15521 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                            15522 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 262

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15523 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                            15524 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                            15525 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                            15526 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                            15527 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                            15528 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                            15529 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                            15530 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                            15531 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                            15532 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                            15533 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                            15534 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                            15535 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                            15536 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                            15537 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                            15538 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                            15539 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                            15540 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                            15541 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                            15542 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                            15543 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                            15544 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                            15545 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                            15546 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                            15547 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                            15548 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                            15549 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                            15550 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                            15551 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                            15552 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                            15553 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                            15554 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                            15555 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                            15556 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                            15557 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                            15558 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                            15559 ; 2408 |//$FILENAME MusicLibMergeModule.src
                            15560 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                            15561 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                            15562 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                            15563 ; 2412 |//$FILENAME playmusicmenu.src
                            15564 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                            15565 ; 2414 |//$FILENAME browsemenu.src
                            15566 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                            15567 ; 2416 |//$FILENAME browsemenu_extra.src
                            15568 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                            15569 ; 2418 |//$FILENAME string_play_all.src
                            15570 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                            15571 ; 2420 |//$FILENAME string_play.src
                            15572 ; 2421 |#define RSRC_STRING_PLAY 1022    
                            15573 ; 2422 |//$FILENAME string_unknown_year.src
                            15574 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                            15575 ; 2424 |//$FILENAME string_year_width.src
                            15576 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                            15577 ; 2426 |//$FILENAME string_artist.src
                            15578 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                            15579 ; 2428 |//$FILENAME string_songs.src
                            15580 ; 2429 |#define RSRC_STRING_SONGS 1026    
                            15581 ; 2430 |//$FILENAME string_on_the_fly.src
                            15582 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                            15583 ; 2432 |//$FILENAME string_new_music.src
                            15584 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 263

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15585 ; 2434 |//$FILENAME string_genre.src
                            15586 ; 2435 |#define RSRC_STRING_GENRE 1029    
                            15587 ; 2436 |//$FILENAME string_year.src
                            15588 ; 2437 |#define RSRC_STRING_YEAR 1030    
                            15589 ; 2438 |//$FILENAME string_playlist.src
                            15590 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                            15591 ; 2440 |//$FILENAME string_fm_rec.src
                            15592 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                            15593 ; 2442 |//$FILENAME string_linein_rec.src
                            15594 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                            15595 ; 2444 |//$FILENAME string_play_music.src
                            15596 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                            15597 ; 2446 |//$FILENAME highlight_back.src
                            15598 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                            15599 ; 2448 |//$FILENAME newmusicmenu.src
                            15600 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                            15601 ; 2450 |//$FILENAME string_1_day.src
                            15602 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                            15603 ; 2452 |//$FILENAME string_1_week.src
                            15604 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                            15605 ; 2454 |//$FILENAME string_1_month.src
                            15606 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                            15607 ; 2456 |//$FILENAME on_the_fly_full.src
                            15608 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                            15609 ; 2458 |//$FILENAME on_the_fly_free1.src
                            15610 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                            15611 ; 2460 |//$FILENAME on_the_fly_free2.src
                            15612 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                            15613 ; 2462 |//$FILENAME on_the_fly_delete1.src
                            15614 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                            15615 ; 2464 |//$FILENAME on_the_fly_delete2.src
                            15616 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                            15617 ; 2466 |//$FILENAME empty_favourite.src
                            15618 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                            15619 ; 2468 |//$FILENAME sd_remove.src
                            15620 ; 2469 |#define RSRC_SD_REMOVE 1046    
                            15621 ; 2470 |//$FILENAME sd_insert.src
                            15622 ; 2471 |#define RSRC_SD_INSERT 1047    
                            15623 ; 2472 |//$FILENAME check_disk_1.src
                            15624 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                            15625 ; 2474 |//$FILENAME check_disk_2.src
                            15626 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                            15627 ; 2476 |//$FILENAME check_disk_3.src
                            15628 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                            15629 ; 2478 |//$FILENAME flash_error.src
                            15630 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                            15631 ; 2480 |
                            15632 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15633 ; 2482 |// STFM1000 Tuner funclet
                            15634 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15635 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                            15636 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                            15637 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                            15638 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                            15639 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                            15640 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                            15641 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                            15642 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                            15643 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                            15644 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                            15645 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                            15646 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 264

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15647 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                            15648 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                            15649 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                            15650 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                            15651 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                            15652 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                            15653 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                            15654 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                            15655 ; 2504 |//$FILENAME decstfmmod.src
                            15656 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                            15657 ; 2506 |//$FILENAME dec_stfmp.src
                            15658 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                            15659 ; 2508 |//$FILENAME dec_stfmx.src
                            15660 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                            15661 ; 2510 |//$FILENAME dec_stfmy.src
                            15662 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                            15663 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                            15664 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                            15665 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                            15666 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                            15667 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                            15668 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                            15669 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                            15670 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                            15671 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                            15672 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                            15673 ; 2522 |//$FILENAME Funclet_I2CReset.src
                            15674 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                            15675 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                            15676 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                            15677 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                            15678 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                            15679 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                            15680 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                            15681 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                            15682 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                            15683 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                            15684 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                            15685 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                            15686 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                            15687 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
                            15688 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
                            15689 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                            15690 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                            15691 ; 2540 |// for RestoreDriveFromBackup
                            15692 ; 2541 |//$FILENAME restoresysdrive.src
                            15693 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                            15694 ; 2543 |
                            15695 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15696 ; 2545 |// Playlist5 sources
                            15697 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15698 ; 2547 |//$FILENAME playlist5_browsemenu.src
                            15699 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                            15700 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                            15701 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                            15702 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                            15703 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                            15704 ; 2553 |//$FILENAME playlist5_playback_module.src
                            15705 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                            15706 ; 2555 |//$FILENAME playlist5_browse_module.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 265

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15707 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                            15708 ; 2557 |
                            15709 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                            15710 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                            15711 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                            15712 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                            15713 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                            15714 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                            15715 ; 2564 |
                            15716 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15717 ; 2566 |// DanhNguyen added bitmaps
                            15718 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            15719 ; 2568 |//$FILENAME icon_folder.src
                            15720 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                            15721 ; 2570 |//$FILENAME icon_song.src
                            15722 ; 2571 |#define RSRC_ICON_SONG 1089    
                            15723 ; 2572 |
                            15724 ; 2573 |//$FILENAME menu_music.src
                            15725 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                            15726 ; 2575 |//$FILENAME vie_menu_music.src
                            15727 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                            15728 ; 2577 |
                            15729 ; 2578 |//$FILENAME menu_voice.src
                            15730 ; 2579 |#define RSRC_MENU_VOICE 1092    
                            15731 ; 2580 |//$FILENAME vie_menu_voice.src
                            15732 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                            15733 ; 2582 |
                            15734 ; 2583 |//$FILENAME menu_fmtuner.src
                            15735 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                            15736 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                            15737 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                            15738 ; 2587 |
                            15739 ; 2588 |//$FILENAME menu_record.src
                            15740 ; 2589 |#define RSRC_MENU_RECORD 1096    
                            15741 ; 2590 |//$FILENAME vie_menu_record.src
                            15742 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                            15743 ; 2592 |
                            15744 ; 2593 |//$FILENAME menu_settings.src
                            15745 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                            15746 ; 2595 |//$FILENAME vie_menu_settings.src
                            15747 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                            15748 ; 2597 |
                            15749 ; 2598 |//$FILENAME menu_shutdown.src
                            15750 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                            15751 ; 2600 |//$FILENAME vie_menu_shutdown.src
                            15752 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                            15753 ; 2602 |
                            15754 ; 2603 |//$FILENAME menu_clock.src
                            15755 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                            15756 ; 2605 |//$FILENAME vie_menu_clock.src
                            15757 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                            15758 ; 2607 |
                            15759 ; 2608 |//$FILENAME menu_ab.src
                            15760 ; 2609 |#define RSRC_MENU_AB 1104    
                            15761 ; 2610 |//$FILENAME vie_menu_ab.src
                            15762 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                            15763 ; 2612 |
                            15764 ; 2613 |//$FILENAME menu_delete.src
                            15765 ; 2614 |#define RSRC_MENU_DELETE 1106    
                            15766 ; 2615 |//$FILENAME vie_menu_delete.src
                            15767 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                            15768 ; 2617 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 266

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15769 ; 2618 |//$FILENAME menu_about.src
                            15770 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                            15771 ; 2620 |//$FILENAME vie_menu_about.src
                            15772 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                            15773 ; 2622 |
                            15774 ; 2623 |//$FILENAME menu_exit.src
                            15775 ; 2624 |#define RSRC_MENU_EXIT 1110    
                            15776 ; 2625 |//$FILENAME vie_menu_exit.src
                            15777 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                            15778 ; 2627 |
                            15779 ; 2628 |//$FILENAME music_play_all.src
                            15780 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                            15781 ; 2630 |//$FILENAME vie_music_play_all.src
                            15782 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                            15783 ; 2632 |
                            15784 ; 2633 |//$FILENAME music_folder_internal.src
                            15785 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                            15786 ; 2635 |//$FILENAME vie_music_folder_internal.src
                            15787 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                            15788 ; 2637 |
                            15789 ; 2638 |//$FILENAME music_folder_external.src
                            15790 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                            15791 ; 2640 |//$FILENAME vie_music_folder_external.src
                            15792 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                            15793 ; 2642 |
                            15794 ; 2643 |//$FILENAME music_songs.src
                            15795 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                            15796 ; 2645 |//$FILENAME vie_music_songs.src
                            15797 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                            15798 ; 2647 |
                            15799 ; 2648 |//$FILENAME music_favorites.src
                            15800 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                            15801 ; 2650 |//$FILENAME vie_music_favorites.src
                            15802 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                            15803 ; 2652 |
                            15804 ; 2653 |//$FILENAME music_fm_record.src
                            15805 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                            15806 ; 2655 |//$FILENAME vie_music_fm_record.src
                            15807 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                            15808 ; 2657 |
                            15809 ; 2658 |//$FILENAME music_exit.src
                            15810 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                            15811 ; 2660 |//$FILENAME vie_music_exit.src
                            15812 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                            15813 ; 2662 |
                            15814 ; 2663 |//$FILENAME browse_music_folder_internal.src
                            15815 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                            15816 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                            15817 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                            15818 ; 2667 |
                            15819 ; 2668 |//$FILENAME browse_music_folder_external.src
                            15820 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                            15821 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                            15822 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                            15823 ; 2672 |
                            15824 ; 2673 |//$FILENAME browse_music_list_songs.src
                            15825 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                            15826 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                            15827 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                            15828 ; 2677 |
                            15829 ; 2678 |//$FILENAME browse_music_favourites.src
                            15830 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 267

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15831 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                            15832 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                            15833 ; 2682 |
                            15834 ; 2683 |//$FILENAME browse_music_fm_files.src
                            15835 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                            15836 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                            15837 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                            15838 ; 2687 |
                            15839 ; 2688 |//$FILENAME browse_voice.src
                            15840 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                            15841 ; 2690 |//$FILENAME vie_browse_voice.src
                            15842 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                            15843 ; 2692 |
                            15844 ; 2693 |//$FILENAME favourites_list_add.src
                            15845 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                            15846 ; 2695 |//$FILENAME vie_favourites_list_add.src
                            15847 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                            15848 ; 2697 |
                            15849 ; 2698 |//$FILENAME favourites_list_remove.src
                            15850 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                            15851 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                            15852 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                            15853 ; 2702 |
                            15854 ; 2703 |//$FILENAME favourites_list_is_full.src
                            15855 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                            15856 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                            15857 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                            15858 ; 2707 |
                            15859 ; 2708 |//$FILENAME about_screen_1.src
                            15860 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                            15861 ; 2710 |//$FILENAME vie_about_screen_1.src
                            15862 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                            15863 ; 2712 |
                            15864 ; 2713 |//$FILENAME about_screen_2.src
                            15865 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                            15866 ; 2715 |//$FILENAME vie_about_screen_2.src
                            15867 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                            15868 ; 2717 |
                            15869 ; 2718 |//$FILENAME about_screen_3.src
                            15870 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                            15871 ; 2720 |//$FILENAME vie_about_screen_3.src
                            15872 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                            15873 ; 2722 |
                            15874 ; 2723 |//$FILENAME about_screen_4.src
                            15875 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                            15876 ; 2725 |//$FILENAME vie_about_screen_4.src
                            15877 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                            15878 ; 2727 |
                            15879 ; 2728 |//$FILENAME time_date_exit_title.src
                            15880 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                            15881 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                            15882 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                            15883 ; 2732 |
                            15884 ; 2733 |//$FILENAME time_clean_desktop.src
                            15885 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                            15886 ; 2735 |//$FILENAME time_dash.src
                            15887 ; 2736 |#define RSRC_TIME_DASH 1155    
                            15888 ; 2737 |
                            15889 ; 2738 |//$FILENAME time_day_7.src
                            15890 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                            15891 ; 2740 |//$FILENAME vie_time_day_7.src
                            15892 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 268

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15893 ; 2742 |//$FILENAME time_day_cn.src
                            15894 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                            15895 ; 2744 |//$FILENAME vie_time_day_cn.src
                            15896 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                            15897 ; 2746 |//$FILENAME time_day_2.src
                            15898 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                            15899 ; 2748 |//$FILENAME vie_time_day_2.src
                            15900 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                            15901 ; 2750 |//$FILENAME time_day_3.src
                            15902 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                            15903 ; 2752 |//$FILENAME vie_time_day_3.src
                            15904 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                            15905 ; 2754 |//$FILENAME time_day_4.src
                            15906 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                            15907 ; 2756 |//$FILENAME vie_time_day_4.src
                            15908 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                            15909 ; 2758 |//$FILENAME time_day_5.src
                            15910 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                            15911 ; 2760 |//$FILENAME vie_time_day_5.src
                            15912 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                            15913 ; 2762 |//$FILENAME time_day_6.src
                            15914 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                            15915 ; 2764 |//$FILENAME vie_time_day_6.src
                            15916 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                            15917 ; 2766 |
                            15918 ; 2767 |//$FILENAME time_month_1.src
                            15919 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                            15920 ; 2769 |//$FILENAME vie_time_month_1.src
                            15921 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                            15922 ; 2771 |//$FILENAME time_month_2.src
                            15923 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                            15924 ; 2773 |//$FILENAME vie_time_month_2.src
                            15925 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                            15926 ; 2775 |//$FILENAME time_month_3.src
                            15927 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                            15928 ; 2777 |//$FILENAME vie_time_month_3.src
                            15929 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                            15930 ; 2779 |//$FILENAME time_month_4.src
                            15931 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                            15932 ; 2781 |//$FILENAME vie_time_month_4.src
                            15933 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                            15934 ; 2783 |//$FILENAME time_month_5.src
                            15935 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                            15936 ; 2785 |//$FILENAME vie_time_month_5.src
                            15937 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                            15938 ; 2787 |//$FILENAME time_month_6.src
                            15939 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                            15940 ; 2789 |//$FILENAME vie_time_month_6.src
                            15941 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                            15942 ; 2791 |//$FILENAME time_month_7.src
                            15943 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                            15944 ; 2793 |//$FILENAME vie_time_month_7.src
                            15945 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                            15946 ; 2795 |//$FILENAME time_month_8.src
                            15947 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                            15948 ; 2797 |//$FILENAME vie_time_month_8.src
                            15949 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                            15950 ; 2799 |//$FILENAME time_month_9.src
                            15951 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                            15952 ; 2801 |//$FILENAME vie_time_month_9.src
                            15953 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                            15954 ; 2803 |//$FILENAME time_month_10.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 269

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15955 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                            15956 ; 2805 |//$FILENAME vie_time_month_10.src
                            15957 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                            15958 ; 2807 |//$FILENAME time_month_11.src
                            15959 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                            15960 ; 2809 |//$FILENAME vie_time_month_11.src
                            15961 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                            15962 ; 2811 |//$FILENAME time_month_12.src
                            15963 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                            15964 ; 2813 |//$FILENAME vie_time_month_12.src
                            15965 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                            15966 ; 2815 |
                            15967 ; 2816 |//$FILENAME time_num_am.src
                            15968 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                            15969 ; 2818 |//$FILENAME time_num_am.src
                            15970 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                            15971 ; 2820 |//$FILENAME settime_format_12h.src
                            15972 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                            15973 ; 2822 |//$FILENAME settime_format_24h.src
                            15974 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                            15975 ; 2824 |//$FILENAME setdate_format_dmy.src
                            15976 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                            15977 ; 2826 |//$FILENAME setdate_format_mdy.src
                            15978 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                            15979 ; 2828 |//$FILENAME setdate_format_ymd.src
                            15980 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                            15981 ; 2830 |
                            15982 ; 2831 |//$FILENAME time_num_large_0.src
                            15983 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                            15984 ; 2833 |//$FILENAME time_num_large_1.src
                            15985 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                            15986 ; 2835 |//$FILENAME time_num_large_2.src
                            15987 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                            15988 ; 2837 |//$FILENAME time_num_large_3.src
                            15989 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                            15990 ; 2839 |//$FILENAME time_num_large_4.src
                            15991 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                            15992 ; 2841 |//$FILENAME time_num_large_5.src
                            15993 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                            15994 ; 2843 |//$FILENAME time_num_large_6.src
                            15995 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                            15996 ; 2845 |//$FILENAME time_num_large_7.src
                            15997 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                            15998 ; 2847 |//$FILENAME time_num_large_8.src
                            15999 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                            16000 ; 2849 |//$FILENAME time_num_large_9.src
                            16001 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                            16002 ; 2851 |
                            16003 ; 2852 |//$FILENAME time_num_medium_0.src
                            16004 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                            16005 ; 2854 |//$FILENAME time_num_medium_1.src
                            16006 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                            16007 ; 2856 |//$FILENAME time_num_medium_2.src
                            16008 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                            16009 ; 2858 |//$FILENAME time_num_medium_3.src
                            16010 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                            16011 ; 2860 |//$FILENAME time_num_medium_4.src
                            16012 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                            16013 ; 2862 |//$FILENAME time_num_medium_5.src
                            16014 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                            16015 ; 2864 |//$FILENAME time_num_medium_6.src
                            16016 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 270

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16017 ; 2866 |//$FILENAME time_num_medium_7.src
                            16018 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                            16019 ; 2868 |//$FILENAME time_num_medium_8.src
                            16020 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                            16021 ; 2870 |//$FILENAME time_num_medium_9.src
                            16022 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                            16023 ; 2872 |
                            16024 ; 2873 |//$FILENAME time_colon.src
                            16025 ; 2874 |#define RSRC_TIME_COLON 1221    
                            16026 ; 2875 |
                            16027 ; 2876 |//$FILENAME settings_backlight_title.src
                            16028 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                            16029 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                            16030 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                            16031 ; 2880 |//$FILENAME settings_playmode_title.src
                            16032 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                            16033 ; 2882 |
                            16034 ; 2883 |//$FILENAME settings_contrast_title.src
                            16035 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                            16036 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                            16037 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                            16038 ; 2887 |
                            16039 ; 2888 |//$FILENAME settings_eq_title.src
                            16040 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                            16041 ; 2890 |//$FILENAME vie_settings_eq_title.src
                            16042 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                            16043 ; 2892 |
                            16044 ; 2893 |//$FILENAME settings_exit_title.src
                            16045 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                            16046 ; 2895 |//$FILENAME vie_settings_exit_title.src
                            16047 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                            16048 ; 2897 |
                            16049 ; 2898 |//$FILENAME settings_set_date_title.src
                            16050 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                            16051 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                            16052 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                            16053 ; 2902 |
                            16054 ; 2903 |//$FILENAME settings_set_time_title.src
                            16055 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                            16056 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                            16057 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                            16058 ; 2907 |
                            16059 ; 2908 |//$FILENAME settings_playmode_normal.src
                            16060 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                            16061 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                            16062 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                            16063 ; 2912 |
                            16064 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                            16065 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                            16066 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                            16067 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                            16068 ; 2917 |
                            16069 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                            16070 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                            16071 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                            16072 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                            16073 ; 2922 |
                            16074 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                            16075 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                            16076 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                            16077 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                            16078 ; 2927 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 271

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16079 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                            16080 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                            16081 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                            16082 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                            16083 ; 2932 |
                            16084 ; 2933 |//$FILENAME settings_backlight_on.src
                            16085 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                            16086 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                            16087 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                            16088 ; 2937 |
                            16089 ; 2938 |//$FILENAME settings_backlight_10s.src
                            16090 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                            16091 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                            16092 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                            16093 ; 2942 |
                            16094 ; 2943 |//$FILENAME settings_backlight_20s.src
                            16095 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                            16096 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                            16097 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                            16098 ; 2947 |
                            16099 ; 2948 |//$FILENAME settings_backlight_30s.src
                            16100 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                            16101 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                            16102 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                            16103 ; 2952 |
                            16104 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                            16105 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                            16106 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                            16107 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                            16108 ; 2957 |
                            16109 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                            16110 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                            16111 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                            16112 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                            16113 ; 2962 |
                            16114 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                            16115 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                            16116 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                            16117 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                            16118 ; 2967 |
                            16119 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                            16120 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                            16121 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                            16122 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                            16123 ; 2972 |
                            16124 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                            16125 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                            16126 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                            16127 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                            16128 ; 2977 |
                            16129 ; 2978 |//$FILENAME settings_languages_eng.src
                            16130 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                            16131 ; 2980 |//$FILENAME settings_languages_vie.src
                            16132 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                            16133 ; 2982 |
                            16134 ; 2983 |//$FILENAME fraction_dot.src
                            16135 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                            16136 ; 2985 |
                            16137 ; 2986 |//$FILENAME fm_background.src
                            16138 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                            16139 ; 2988 |//$FILENAME vie_fm_background.src
                            16140 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 272

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16141 ; 2990 |
                            16142 ; 2991 |//$FILENAME searching_please_wait.src
                            16143 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                            16144 ; 2993 |//$FILENAME vie_searching_please_wait.src
                            16145 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                            16146 ; 2995 |
                            16147 ; 2996 |//$FILENAME fm_auto_search.src
                            16148 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                            16149 ; 2998 |//$FILENAME vie_fm_auto_search.src
                            16150 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                            16151 ; 3000 |
                            16152 ; 3001 |//$FILENAME jvj_shutdown_player.src
                            16153 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                            16154 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                            16155 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                            16156 ; 3005 |
                            16157 ; 3006 |#endif //IF (!@def(resources))
                            16158 ; 3007 |
                            16159 
                            16161 
                            16162 ; 5    |#include "FileSystem.h"
                            16163 
                            16165 
                            16166 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16167 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            16168 ; 3    |//
                            16169 ; 4    |//  File        : FileSystem.h
                            16170 ; 5    |//  Description : Header File for File System
                            16171 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16172 ; 7    |
                            16173 ; 8    |#ifndef _FILESYSTEM_H
                            16174 ; 9    |#define _FILESYSTEM_H
                            16175 ; 10   |
                            16176 ; 11   |#include "types.h"
                            16177 
                            16179 
                            16180 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16181 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16182 ; 3    |//
                            16183 ; 4    |// Filename: types.h
                            16184 ; 5    |// Description: Standard data types
                            16185 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16186 ; 7    |
                            16187 ; 8    |#ifndef _TYPES_H
                            16188 ; 9    |#define _TYPES_H
                            16189 ; 10   |
                            16190 ; 11   |// TODO:  move this outta here!
                            16191 ; 12   |#if !defined(NOERROR)
                            16192 ; 13   |#define NOERROR 0
                            16193 ; 14   |#define SUCCESS 0
                            16194 ; 15   |#endif 
                            16195 ; 16   |#if !defined(SUCCESS)
                            16196 ; 17   |#define SUCCESS  0
                            16197 ; 18   |#endif
                            16198 ; 19   |#if !defined(ERROR)
                            16199 ; 20   |#define ERROR   -1
                            16200 ; 21   |#endif
                            16201 ; 22   |#if !defined(FALSE)
                            16202 ; 23   |#define FALSE 0
                            16203 ; 24   |#endif
                            16204 ; 25   |#if !defined(TRUE)
                            16205 ; 26   |#define TRUE  1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 273

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16206 ; 27   |#endif
                            16207 ; 28   |
                            16208 ; 29   |#if !defined(NULL)
                            16209 ; 30   |#define NULL 0
                            16210 ; 31   |#endif
                            16211 ; 32   |
                            16212 ; 33   |#define MAX_INT     0x7FFFFF
                            16213 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16214 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16215 ; 36   |#define MAX_ULONG   (-1) 
                            16216 ; 37   |
                            16217 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16218 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16219 ; 40   |
                            16220 ; 41   |
                            16221 ; 42   |#define BYTE    unsigned char       // btVarName
                            16222 ; 43   |#define CHAR    signed char         // cVarName
                            16223 ; 44   |#define USHORT  unsigned short      // usVarName
                            16224 ; 45   |#define SHORT   unsigned short      // sVarName
                            16225 ; 46   |#define WORD    unsigned int        // wVarName
                            16226 ; 47   |#define INT     signed int          // iVarName
                            16227 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16228 ; 49   |#define LONG    signed long         // lVarName
                            16229 ; 50   |#define BOOL    unsigned int        // bVarName
                            16230 ; 51   |#define FRACT   _fract              // frVarName
                            16231 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            16232 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            16233 ; 54   |#define FLOAT   float               // fVarName
                            16234 ; 55   |#define DBL     double              // dVarName
                            16235 ; 56   |#define ENUM    enum                // eVarName
                            16236 ; 57   |#define CMX     _complex            // cmxVarName
                            16237 ; 58   |typedef WORD UCS3;                   // 
                            16238 ; 59   |
                            16239 ; 60   |#define UINT16  unsigned short
                            16240 ; 61   |#define UINT8   unsigned char   
                            16241 ; 62   |#define UINT32  unsigned long
                            16242 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16243 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            16244 ; 65   |#define WCHAR   UINT16
                            16245 ; 66   |
                            16246 ; 67   |//UINT128 is 16 bytes or 6 words
                            16247 ; 68   |typedef struct UINT128_3500 {   
                            16248 ; 69   |    int val[6];     
                            16249 ; 70   |} UINT128_3500;
                            16250 ; 71   |
                            16251 ; 72   |#define UINT128   UINT128_3500
                            16252 ; 73   |
                            16253 ; 74   |// Little endian word packed byte strings:   
                            16254 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16255 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16256 ; 77   |// Little endian word packed byte strings:   
                            16257 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            16258 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            16259 ; 80   |
                            16260 ; 81   |// Declare Memory Spaces To Use When Coding
                            16261 ; 82   |// A. Sector Buffers
                            16262 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            16263 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            16264 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            16265 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 274

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16266 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            16267 ; 88   |// B. Media DDI Memory
                            16268 ; 89   |#define MEDIA_DDI_MEM _Y
                            16269 ; 90   |
                            16270 ; 91   |
                            16271 ; 92   |
                            16272 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            16273 ; 94   |// Examples of circular pointers:
                            16274 ; 95   |//    INT CIRC cpiVarName
                            16275 ; 96   |//    DWORD CIRC cpdwVarName
                            16276 ; 97   |
                            16277 ; 98   |#define RETCODE INT                 // rcVarName
                            16278 ; 99   |
                            16279 ; 100  |// generic bitfield structure
                            16280 ; 101  |struct Bitfield {
                            16281 ; 102  |    unsigned int B0  :1;
                            16282 ; 103  |    unsigned int B1  :1;
                            16283 ; 104  |    unsigned int B2  :1;
                            16284 ; 105  |    unsigned int B3  :1;
                            16285 ; 106  |    unsigned int B4  :1;
                            16286 ; 107  |    unsigned int B5  :1;
                            16287 ; 108  |    unsigned int B6  :1;
                            16288 ; 109  |    unsigned int B7  :1;
                            16289 ; 110  |    unsigned int B8  :1;
                            16290 ; 111  |    unsigned int B9  :1;
                            16291 ; 112  |    unsigned int B10 :1;
                            16292 ; 113  |    unsigned int B11 :1;
                            16293 ; 114  |    unsigned int B12 :1;
                            16294 ; 115  |    unsigned int B13 :1;
                            16295 ; 116  |    unsigned int B14 :1;
                            16296 ; 117  |    unsigned int B15 :1;
                            16297 ; 118  |    unsigned int B16 :1;
                            16298 ; 119  |    unsigned int B17 :1;
                            16299 ; 120  |    unsigned int B18 :1;
                            16300 ; 121  |    unsigned int B19 :1;
                            16301 ; 122  |    unsigned int B20 :1;
                            16302 ; 123  |    unsigned int B21 :1;
                            16303 ; 124  |    unsigned int B22 :1;
                            16304 ; 125  |    unsigned int B23 :1;
                            16305 ; 126  |};
                            16306 ; 127  |
                            16307 ; 128  |union BitInt {
                            16308 ; 129  |        struct Bitfield B;
                            16309 ; 130  |        int        I;
                            16310 ; 131  |};
                            16311 ; 132  |
                            16312 ; 133  |#define MAX_MSG_LENGTH 10
                            16313 ; 134  |struct CMessage
                            16314 ; 135  |{
                            16315 ; 136  |        unsigned int m_uLength;
                            16316 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            16317 ; 138  |};
                            16318 ; 139  |
                            16319 ; 140  |typedef struct {
                            16320 ; 141  |    WORD m_wLength;
                            16321 ; 142  |    WORD m_wMessage;
                            16322 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            16323 ; 144  |} Message;
                            16324 ; 145  |
                            16325 ; 146  |struct MessageQueueDescriptor
                            16326 ; 147  |{
                            16327 ; 148  |        int *m_pBase;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 275

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16328 ; 149  |        int m_iModulo;
                            16329 ; 150  |        int m_iSize;
                            16330 ; 151  |        int *m_pHead;
                            16331 ; 152  |        int *m_pTail;
                            16332 ; 153  |};
                            16333 ; 154  |
                            16334 ; 155  |struct ModuleEntry
                            16335 ; 156  |{
                            16336 ; 157  |    int m_iSignaledEventMask;
                            16337 ; 158  |    int m_iWaitEventMask;
                            16338 ; 159  |    int m_iResourceOfCode;
                            16339 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            16340 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            16341 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            16342 ; 163  |    int m_uTimeOutHigh;
                            16343 ; 164  |    int m_uTimeOutLow;
                            16344 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            16345 ; 166  |};
                            16346 ; 167  |
                            16347 ; 168  |union WaitMask{
                            16348 ; 169  |    struct B{
                            16349 ; 170  |        unsigned int m_bNone     :1;
                            16350 ; 171  |        unsigned int m_bMessage  :1;
                            16351 ; 172  |        unsigned int m_bTimer    :1;
                            16352 ; 173  |        unsigned int m_bButton   :1;
                            16353 ; 174  |    } B;
                            16354 ; 175  |    int I;
                            16355 ; 176  |} ;
                            16356 ; 177  |
                            16357 ; 178  |
                            16358 ; 179  |struct Button {
                            16359 ; 180  |        WORD wButtonEvent;
                            16360 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            16361 ; 182  |};
                            16362 ; 183  |
                            16363 ; 184  |struct Message {
                            16364 ; 185  |        WORD wMsgLength;
                            16365 ; 186  |        WORD wMsgCommand;
                            16366 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            16367 ; 188  |};
                            16368 ; 189  |
                            16369 ; 190  |union EventTypes {
                            16370 ; 191  |        struct CMessage msg;
                            16371 ; 192  |        struct Button Button ;
                            16372 ; 193  |        struct Message Message;
                            16373 ; 194  |};
                            16374 ; 195  |
                            16375 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            16376 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            16377 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            16378 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            16379 ; 200  |
                            16380 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            16381 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            16382 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            16383 ; 204  |
                            16384 ; 205  |#if DEBUG
                            16385 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            16386 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            16387 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 276

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16388 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            16389 ; 210  |#define DebugBuildAssert(x)    
                            16390 ; 211  |#endif
                            16391 ; 212  |
                            16392 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            16393 ; 214  |//  #pragma asm
                            16394 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            16395 ; 216  |//  #pragma endasm
                            16396 ; 217  |
                            16397 ; 218  |
                            16398 ; 219  |#ifdef COLOR_262K
                            16399 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            16400 ; 221  |#elif defined(COLOR_65K)
                            16401 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            16402 ; 223  |#else
                            16403 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            16404 ; 225  |#endif
                            16405 ; 226  |    
                            16406 ; 227  |#endif // #ifndef _TYPES_H
                            16407 
                            16409 
                            16410 ; 12   |
                            16411 ; 13   |
                            16412 ; 14   |// File attributes
                            16413 ; 15   |#ifndef _FS_ATTRIBUTES
                            16414 ; 16   |#define _FS_ATTRIBUTES
                            16415 ; 17   |#define READ        1
                            16416 ; 18   |#define WRITE       2
                            16417 ; 19   |#define WRITE_PLUS  3
                            16418 ; 20   |#define APPEND      4
                            16419 ; 21   |#define TRUNCATE    8
                            16420 ; 22   |#define CREATE      16
                            16421 ; 23   |#endif
                            16422 ; 24   |
                            16423 ; 25   |//#ifndef FAT12
                            16424 ; 26   |//#define FAT12   1
                            16425 ; 27   |//#endif
                            16426 ; 28   |//
                            16427 ; 29   |#ifndef FAT16
                            16428 ; 30   |#define FAT16   2
                            16429 ; 31   |#endif
                            16430 ; 32   |
                            16431 ; 33   |#define MEM_SPACE_P 0x100000
                            16432 ; 34   |#define MEM_SPACE_Y 0x400000
                            16433 ; 35   |#define MEM_SPACE_X 0x800000
                            16434 ; 36   |
                            16435 ; 37   |#define FILE_SYS_MODE_READ  0
                            16436 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            16437 ; 39   | 
                            16438 ; 40   |#define ATTR_READ_ONLY      0x01
                            16439 ; 41   |#define ATTR_HIDDEN         0x02
                            16440 ; 42   |#define ATTR_SYSTEM         0x04
                            16441 ; 43   |#define ATTR_VOLUME_ID      0x08
                            16442 ; 44   |#define ATTR_DIRECTORY      0x10
                            16443 ; 45   |#define ATTR_ARCHIVE        0x20
                            16444 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            16445 ; 47   |
                            16446 ; 48   |#define SEEK_SET           -1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 277

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16447 ; 49   |#define SEEK_CUR            0
                            16448 ; 50   |#define SEEK_END            1
                            16449 ; 51   |
                            16450 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            16451 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            16452 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            16453 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            16454 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            16455 ; 57   |
                            16456 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            16457 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            16458 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            16459 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            16460 ; 62   |
                            16461 ; 63   |#define READ_TYPE_NORMAL            0
                            16462 ; 64   |#define READ_TYPE_FAT               1
                            16463 ; 65   |#define READ_TYPE_RAW               2
                            16464 ; 66   |
                            16465 ; 67   |
                            16466 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            16467 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            16468 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            16469 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            16470 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            16471 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            16472 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            16473 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            16474 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            16475 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            16476 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            16477 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            16478 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            16479 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            16480 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            16481 ; 83   |    #endif
                            16482 ; 84   |#else
                            16483 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            16484 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            16485 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            16486 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            16487 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            16488 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            16489 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            16490 ; 92   |    #endif
                            16491 ; 93   |#endif
                            16492 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            16493 ; 95   |
                            16494 ; 96   |
                            16495 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            16496 ; 98   |#define MAX_FILENAME_LENGTH 256
                            16497 ; 99   |#endif
                            16498 ; 100  |
                            16499 ; 101  |typedef struct {
                            16500 ; 102  |    WORD wNumberOfZones;
                            16501 ; 103  |    WORD wSizeInMegaBytes;
                            16502 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            16503 ; 105  |
                            16504 ; 106  |typedef struct {
                            16505 ; 107  |    WORD wBootIdentification;
                            16506 ; 108  |    WORD wStartHeadNumber;
                            16507 ; 109  |    WORD wStartSectorNumber;
                            16508 ; 110  |    WORD wStartCylinderNumber;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 278

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16509 ; 111  |    WORD wSystemIdentification;
                            16510 ; 112  |    WORD wEndHeadNumber;
                            16511 ; 113  |    WORD wEndSectorNumber;
                            16512 ; 114  |    WORD wEndCylinderNumber;
                            16513 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            16514 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            16515 ; 117  |    WORD wPartitionSizeHigh;
                            16516 ; 118  |    WORD wPartitionSizeLow;
                            16517 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            16518 ; 120  |
                            16519 ; 121  |typedef struct {
                            16520 ; 122  |    WORD wWord0;
                            16521 ; 123  |    WORD wWord1;
                            16522 ; 124  |    WORD wWord2;
                            16523 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            16524 ; 126  |
                            16525 ; 127  |typedef struct {
                            16526 ; 128  |    WORD wWord0;
                            16527 ; 129  |    WORD wWord1;
                            16528 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            16529 ; 131  |
                            16530 ; 132  |typedef struct {
                            16531 ; 133  |    WORD wWord0;
                            16532 ; 134  |    WORD wWord1;
                            16533 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            16534 ; 136  |
                            16535 ; 137  |typedef struct {
                            16536 ; 138  |    WORD wWord0;
                            16537 ; 139  |    WORD wWord1;
                            16538 ; 140  |    WORD wWord2;
                            16539 ; 141  |    WORD wWord3;
                            16540 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            16541 ; 143  |
                            16542 ; 144  |typedef struct {
                            16543 ; 145  |    WORD wWord0;
                            16544 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            16545 
                            16568 
                            16569 ; 147  |
                            16570 ; 148  |typedef struct {
                            16571 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
                            16572 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            16573 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            16574 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            16575 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            16576 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            16577 
                            16599 
                            16600 ; 155  |   
                            16601 ; 156  |typedef struct {
                            16602 ; 157  |    WORD wPageSizeInBytes;
                            16603 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            16604 ; 159  |    WORD wNumberOfPagesPerBlock;
                            16605 ; 160  |    WORD wNumberOfBlocksPerZone;
                            16606 ; 161  |    WORD wNumberOfZonesInMedia;
                            16607 ; 162  |    WORD wMediaSizeInMBytes;
                            16608 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            16609 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            16610 ; 165  |    WORD wMediaFlagStatus;
                            16611 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            16612 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            16613 ; 168  |    WORD wNumberOfSystemBlocks;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 279

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16614 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            16615 ; 170  |
                            16616 ; 171  |typedef struct {
                            16617 ; 172  |    WORD wDevice;        
                            16618 ; 173  |    WORD wDirtyBlockFlag;
                            16619 ; 174  |    WORD wCleanTailFlag; 
                            16620 ; 175  |    WORD wLogDOSPage;    
                            16621 ; 176  |    WORD wSrcLogBlock;   
                            16622 ; 177  |    WORD wSrcPhyBlock;   
                            16623 ; 178  |    WORD wDestPhyBlock;  
                            16624 ; 179  |    WORD wStartSrcPage;  
                            16625 ; 180  |    WORD wStartDestPage; 
                            16626 ; 181  |    WORD wPagesToCopy;   
                            16627 ; 182  |    WORD wReplaceBuff;   
                            16628 ; 183  |    WORD wReplaceRdnt;
                            16629 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            16630 ; 185  |        WORD wFirstCount;
                            16631 ; 186  |        WORD wNextCount;
                            16632 ; 187  |        WORD wLastCount;
                            16633 ; 188  |    #endif
                            16634 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            16635 ; 190  |
                            16636 ; 191  |typedef struct {
                            16637 ; 192  |    WORD wWord0;
                            16638 ; 193  |    WORD wWord1;
                            16639 ; 194  |    WORD wWord2;
                            16640 ; 195  |    WORD wWord3;
                            16641 ; 196  |} DIRECTORY_NAME;
                            16642 ; 197  |
                            16643 ; 198  |typedef struct {
                            16644 ; 199  |    WORD wWord0;
                            16645 ; 200  |    WORD wWord1;
                            16646 ; 201  |} DIRECTORY_EXTENSION;
                            16647 ; 202  |
                            16648 ; 203  |typedef struct {
                            16649 ; 204  |    WORD wWord0;
                            16650 ; 205  |    WORD wWord1;
                            16651 ; 206  |} DIRECTORY_SIZE;
                            16652 
                            16667 
                            16668 ; 207  |
                            16669 ; 208  |typedef struct {
                            16670 ; 209  |    DIRECTORY_NAME Name;
                            16671 ; 210  |    DIRECTORY_EXTENSION Extension;
                            16672 ; 211  |    WORD wAttribute;
                            16673 ; 212  |    WORD wReserved[4];
                            16674 ; 213  |    WORD wCreationTime;
                            16675 ; 214  |    WORD wCreationData;
                            16676 ; 215  |    WORD wFirstCluster;
                            16677 ; 216  |    DIRECTORY_SIZE Size;
                            16678 ; 217  |    WORD wCurrentCluster;
                            16679 ; 218  |    WORD wPointer;
                            16680 ; 219  |    WORD wRecord;
                            16681 ; 220  |    WORD wRd;
                            16682 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            16683 ; 222  |
                            16684 ; 223  |// TODO:  clean this up.  There are two versions.
                            16685 ; 224  |struct FCB
                            16686 ; 225  |{
                            16687 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            16688 ; 227  |    int     m_wReserved;                //3
                            16689 ; 228  |    _packed BYTE m_szExt[4];            //4-5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 280

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16690 ; 229  |    int     m_wAttributes;              //6
                            16691 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            16692 ; 231  |    int     m_wTimeofCreation;          //b
                            16693 ; 232  |    int     m_wDateofCreation;          //c
                            16694 ; 233  |    int     m_wFirstCluster;            //d
                            16695 ; 234  |    int     m_wFileSizeHigh;            //e
                            16696 ; 235  |    int     m_wFileSizeLow;             //f
                            16697 ; 236  |};
                            16698 
                            16714 
                            16715 ; 237  |
                            16716 ; 238  |
                            16717 ; 239  |typedef struct {
                            16718 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            16719 ; 241  |    WORD wFirstClusterParentDirectory;
                            16720 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            16721 ; 243  |    WORD wCurrentRelativeSector;
                            16722 ; 244  |    WORD wNumberOfSectors;
                            16723 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            16724 ; 246  |    WORD wBufferedRecord;
                            16725 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            16726 ; 248  |    WORD * pwPointerToBuffer;
                            16727 ; 249  |    WORD * pwPointerToPath;
                            16728 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            16729 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            16730 ; 252  |
                            16731 ; 253  |typedef struct {
                            16732 ; 254  |    WORD wWord0;
                            16733 ; 255  |    WORD wWord1;
                            16734 ; 256  |    WORD wWord2;
                            16735 ; 257  |    WORD wWord3;
                            16736 ; 258  |} FILE_NAME;
                            16737 ; 259  |
                            16738 ; 260  |typedef struct {
                            16739 ; 261  |    WORD wWord0;
                            16740 ; 262  |    WORD wWord1;
                            16741 ; 263  |} FILE_EXTENSION;
                            16742 ; 264  |
                            16743 ; 265  |typedef struct {
                            16744 ; 266  |    WORD wWord0;
                            16745 ; 267  |    WORD wWord1;
                            16746 ; 268  |} FILE_SIZE;
                            16747 ; 269  |
                            16748 ; 270  |typedef union {
                            16749 ; 271  |    struct {
                            16750 ; 272  |        int Read        :1;
                            16751 ; 273  |        int Write       :1;
                            16752 ; 274  |        int Append      :1;
                            16753 ; 275  |        int Truncate    :1;
                            16754 ; 276  |        int Create      :1;
                            16755 ; 277  |        int Rsrv        :3;
                            16756 ; 278  |        int Mode        :8;
                            16757 ; 279  |        int Device      :8;
                            16758 ; 280  |    } B;
                            16759 ; 281  |    int I;
                            16760 ; 282  |} FILE_FLAGS;
                            16761 ; 283  |
                            16762 ; 284  |typedef struct {
                            16763 ; 285  |    WORD wWord0;
                            16764 ; 286  |    WORD wWord1;
                            16765 ; 287  |} FILE_BYTE_CURRENT;
                            16766 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 281

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16806 
                            16807 ; 288  |
                            16808 ; 289  |typedef struct {
                            16809 ; 290  |    FILE_NAME Name;
                            16810 ; 291  |    FILE_EXTENSION Extension;
                            16811 ; 292  |    WORD wAttributes;
                            16812 ; 293  |    WORD wReserved[4];
                            16813 ; 294  |    WORD wCreationTime;
                            16814 ; 295  |    WORD wCreationData;
                            16815 ; 296  |    WORD wFirstCluster;
                            16816 ; 297  |    FILE_SIZE Size;
                            16817 ; 298  |    WORD wCurrentCluster;
                            16818 ; 299  |    WORD wPointer;
                            16819 ; 300  |    WORD wRecord;
                            16820 ; 301  |    WORD wRd;
                            16821 ; 302  |    FILE_FLAGS Flags;
                            16822 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            16823 ; 304  |    WORD wFcbFlagEndOfCx;
                            16824 ; 305  |} FILE_CONTROL_BLOCK;    
                            16825 ; 306  |
                            16826 ; 307  |typedef struct {
                            16827 ; 308  |    WORD wWord0;
                            16828 ; 309  |    WORD wWord1;
                            16829 ; 310  |    WORD wWord2;
                            16830 ; 311  |    WORD wWord3;
                            16831 ; 312  |} VOLUME_LABEL;
                            16832 ; 313  |
                            16833 ; 314  |typedef struct {
                            16834 ; 315  |    WORD wFATPhysicalBlock1;
                            16835 ; 316  |    WORD wFATPhysicalBlock2;
                            16836 ; 317  |    WORD wFATPhysicalBlock3;
                            16837 ; 318  |    WORD wFATPhysicalBlock4;
                            16838 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            16839 
                            16846 
                            16847 ; 320  |
                            16848 ; 321  |typedef struct {
                            16849 ; 322  |    WORD wFATSectorInCache;
                            16850 ; 323  |    WORD wLastClusterFree;
                            16851 ; 324  |    WORD wNumberOfUsedClusters;
                            16852 ; 325  |    WORD wNumberOfFreeClusters;
                            16853 ; 326  |    WORD wNumberOfBadClusters;
                            16854 ; 327  |    WORD wNumberOfReservedClusters;
                            16855 ; 328  |    WORD wControl;
                            16856 ; 329  |    WORD * pwSectorCache;
                            16857 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            16858 ; 331  |} FAT_TABLE;
                            16859 
                            16866 
                            16867 ; 332  |
                            16868 ; 333  |typedef struct {
                            16869 ; 334  |    WORD wStateMediaTable;
                            16870 ; 335  |    WORD wTypeFs;
                            16871 ; 336  |    WORD wBytesPerSector;
                            16872 ; 337  |    WORD wSectorsPerCluster;
                            16873 ; 338  |    WORD wNumberOfReservedSectors;
                            16874 ; 339  |    WORD wMaximumNumberOfFATs;
                            16875 ; 340  |    WORD wMaxRootDirectoryEntries;
                            16876 ; 341  |    WORD wTotalSectors;
                            16877 ; 342  |    WORD wNumberOfFATSectors;
                            16878 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            16879 ; 344  |    WORD wNumberOfHeads;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 282

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16880 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            16881 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            16882 ; 347  |    WORD wTotalSectors32MSB;
                            16883 ; 348  |    WORD wTotalSectors32LSB;
                            16884 ; 349  |    WORD wDriverNumber;
                            16885 ; 350  |    WORD wExtendedBootSignature;
                            16886 ; 351  |    WORD wVolumeIDMSB;
                            16887 ; 352  |    WORD wVolumeIDLSB;
                            16888 ; 353  |    VOLUME_LABEL VolumeLabel;
                            16889 ; 354  |    WORD * pwWriteBuffer;
                            16890 ; 355  |    WORD wPrimaryFATRelativeSector;
                            16891 ; 356  |    WORD wSecondaryFATRelativeSector;
                            16892 ; 357  |    WORD wRootDirectoryRelativeSector;
                            16893 ; 358  |    WORD wFirstSectorNumberDataZone;
                            16894 ; 359  |    WORD wMaxNumberOfFATEntries;
                            16895 ; 360  |    WORD wRootDirectorySizeInSectors;
                            16896 ; 361  |    WORD wDataAreaSizeInSectors;
                            16897 ; 362  |} MEDIA_TABLE;
                            16898 
                            16957 
                            16958 ; 363  |
                            16959 ; 364  |typedef struct {
                            16960 ; 365  |    MEDIA_TABLE * pMediaTable;
                            16961 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            16962 ; 367  |    FAT_TABLE * pFATTable;
                            16963 ; 368  |} DEVICE_CONTROL_TABLE;
                            16964 ; 369  |    
                            16965 ; 370  |typedef struct {
                            16966 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            16967 ; 372  |                                        //  to 2-bytes for compatibility with
                            16968 ; 373  |                                        //  older host drivers.
                            16969 ; 374  |    DWORD dwTotalNumberOfSectors;
                            16970 ; 375  |    DWORD dwTotalNumberOfBytes;
                            16971 ; 376  |    WORD wSectorSizeInBytes;
                            16972 ; 377  |} MEDIA_SIZE;
                            16973 ; 378  |
                            16974 ; 379  |typedef struct {
                            16975 ; 380  |    BOOL    bInstalled;
                            16976 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            16977 ; 382  |    DWORD   dwSize;
                            16978 ; 383  |} DATA_DRIVE_PBS_LOC;
                            16979 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            16980 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            16981 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            16982 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            16983 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            16984 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            16985 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            16986 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            16987 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
                            16988 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            16989 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            16990 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
                            16991 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            16992 ; 397  |extern  INT FSFreeClusters(INT Device);
                            16993 ; 398  |extern  INT BytesPerCluster(INT Device);
                            16994 ; 399  |
                            16995 ; 400  |
                            16996 ; 401  |
                            16997 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 283

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16998 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            16999 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            17000 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
                            17001 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            17002 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            17003 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            17004 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
                            17005 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            17006 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            17007 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            17008 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
                            17009 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            17010 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            17011 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            17012 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            17013 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            17014 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            17015 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            17016 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            17017 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            17018 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            17019 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            17020 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            17021 ; 426  |
                            17022 ; 427  |#endif
                            17023 
                            17025 
                            17026 ; 6    |#include "menumanager.h"
                            17027 
                            17029 
                            17030 ; 1    |#ifndef _EXEC_H
                            17031 ; 2    |#define _EXEC_H
                            17032 ; 3    |
                            17033 ; 4    |#include "types.h"
                            17034 
                            17036 
                            17037 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17038 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17039 ; 3    |//
                            17040 ; 4    |// Filename: types.h
                            17041 ; 5    |// Description: Standard data types
                            17042 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17043 ; 7    |
                            17044 ; 8    |#ifndef _TYPES_H
                            17045 ; 9    |#define _TYPES_H
                            17046 ; 10   |
                            17047 ; 11   |// TODO:  move this outta here!
                            17048 ; 12   |#if !defined(NOERROR)
                            17049 ; 13   |#define NOERROR 0
                            17050 ; 14   |#define SUCCESS 0
                            17051 ; 15   |#endif 
                            17052 ; 16   |#if !defined(SUCCESS)
                            17053 ; 17   |#define SUCCESS  0
                            17054 ; 18   |#endif
                            17055 ; 19   |#if !defined(ERROR)
                            17056 ; 20   |#define ERROR   -1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 284

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17057 ; 21   |#endif
                            17058 ; 22   |#if !defined(FALSE)
                            17059 ; 23   |#define FALSE 0
                            17060 ; 24   |#endif
                            17061 ; 25   |#if !defined(TRUE)
                            17062 ; 26   |#define TRUE  1
                            17063 ; 27   |#endif
                            17064 ; 28   |
                            17065 ; 29   |#if !defined(NULL)
                            17066 ; 30   |#define NULL 0
                            17067 ; 31   |#endif
                            17068 ; 32   |
                            17069 ; 33   |#define MAX_INT     0x7FFFFF
                            17070 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17071 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17072 ; 36   |#define MAX_ULONG   (-1) 
                            17073 ; 37   |
                            17074 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17075 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17076 ; 40   |
                            17077 ; 41   |
                            17078 ; 42   |#define BYTE    unsigned char       // btVarName
                            17079 ; 43   |#define CHAR    signed char         // cVarName
                            17080 ; 44   |#define USHORT  unsigned short      // usVarName
                            17081 ; 45   |#define SHORT   unsigned short      // sVarName
                            17082 ; 46   |#define WORD    unsigned int        // wVarName
                            17083 ; 47   |#define INT     signed int          // iVarName
                            17084 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17085 ; 49   |#define LONG    signed long         // lVarName
                            17086 ; 50   |#define BOOL    unsigned int        // bVarName
                            17087 ; 51   |#define FRACT   _fract              // frVarName
                            17088 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17089 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17090 ; 54   |#define FLOAT   float               // fVarName
                            17091 ; 55   |#define DBL     double              // dVarName
                            17092 ; 56   |#define ENUM    enum                // eVarName
                            17093 ; 57   |#define CMX     _complex            // cmxVarName
                            17094 ; 58   |typedef WORD UCS3;                   // 
                            17095 ; 59   |
                            17096 ; 60   |#define UINT16  unsigned short
                            17097 ; 61   |#define UINT8   unsigned char   
                            17098 ; 62   |#define UINT32  unsigned long
                            17099 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17100 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17101 ; 65   |#define WCHAR   UINT16
                            17102 ; 66   |
                            17103 ; 67   |//UINT128 is 16 bytes or 6 words
                            17104 ; 68   |typedef struct UINT128_3500 {   
                            17105 ; 69   |    int val[6];     
                            17106 ; 70   |} UINT128_3500;
                            17107 ; 71   |
                            17108 ; 72   |#define UINT128   UINT128_3500
                            17109 ; 73   |
                            17110 ; 74   |// Little endian word packed byte strings:   
                            17111 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17112 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17113 ; 77   |// Little endian word packed byte strings:   
                            17114 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17115 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17116 ; 80   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 285

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17117 ; 81   |// Declare Memory Spaces To Use When Coding
                            17118 ; 82   |// A. Sector Buffers
                            17119 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17120 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17121 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17122 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17123 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17124 ; 88   |// B. Media DDI Memory
                            17125 ; 89   |#define MEDIA_DDI_MEM _Y
                            17126 ; 90   |
                            17127 ; 91   |
                            17128 ; 92   |
                            17129 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17130 ; 94   |// Examples of circular pointers:
                            17131 ; 95   |//    INT CIRC cpiVarName
                            17132 ; 96   |//    DWORD CIRC cpdwVarName
                            17133 ; 97   |
                            17134 ; 98   |#define RETCODE INT                 // rcVarName
                            17135 ; 99   |
                            17136 ; 100  |// generic bitfield structure
                            17137 ; 101  |struct Bitfield {
                            17138 ; 102  |    unsigned int B0  :1;
                            17139 ; 103  |    unsigned int B1  :1;
                            17140 ; 104  |    unsigned int B2  :1;
                            17141 ; 105  |    unsigned int B3  :1;
                            17142 ; 106  |    unsigned int B4  :1;
                            17143 ; 107  |    unsigned int B5  :1;
                            17144 ; 108  |    unsigned int B6  :1;
                            17145 ; 109  |    unsigned int B7  :1;
                            17146 ; 110  |    unsigned int B8  :1;
                            17147 ; 111  |    unsigned int B9  :1;
                            17148 ; 112  |    unsigned int B10 :1;
                            17149 ; 113  |    unsigned int B11 :1;
                            17150 ; 114  |    unsigned int B12 :1;
                            17151 ; 115  |    unsigned int B13 :1;
                            17152 ; 116  |    unsigned int B14 :1;
                            17153 ; 117  |    unsigned int B15 :1;
                            17154 ; 118  |    unsigned int B16 :1;
                            17155 ; 119  |    unsigned int B17 :1;
                            17156 ; 120  |    unsigned int B18 :1;
                            17157 ; 121  |    unsigned int B19 :1;
                            17158 ; 122  |    unsigned int B20 :1;
                            17159 ; 123  |    unsigned int B21 :1;
                            17160 ; 124  |    unsigned int B22 :1;
                            17161 ; 125  |    unsigned int B23 :1;
                            17162 ; 126  |};
                            17163 ; 127  |
                            17164 ; 128  |union BitInt {
                            17165 ; 129  |        struct Bitfield B;
                            17166 ; 130  |        int        I;
                            17167 ; 131  |};
                            17168 ; 132  |
                            17169 ; 133  |#define MAX_MSG_LENGTH 10
                            17170 ; 134  |struct CMessage
                            17171 ; 135  |{
                            17172 ; 136  |        unsigned int m_uLength;
                            17173 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17174 ; 138  |};
                            17175 ; 139  |
                            17176 ; 140  |typedef struct {
                            17177 ; 141  |    WORD m_wLength;
                            17178 ; 142  |    WORD m_wMessage;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 286

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17179 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17180 ; 144  |} Message;
                            17181 ; 145  |
                            17182 ; 146  |struct MessageQueueDescriptor
                            17183 ; 147  |{
                            17184 ; 148  |        int *m_pBase;
                            17185 ; 149  |        int m_iModulo;
                            17186 ; 150  |        int m_iSize;
                            17187 ; 151  |        int *m_pHead;
                            17188 ; 152  |        int *m_pTail;
                            17189 ; 153  |};
                            17190 ; 154  |
                            17191 ; 155  |struct ModuleEntry
                            17192 ; 156  |{
                            17193 ; 157  |    int m_iSignaledEventMask;
                            17194 ; 158  |    int m_iWaitEventMask;
                            17195 ; 159  |    int m_iResourceOfCode;
                            17196 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17197 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17198 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17199 ; 163  |    int m_uTimeOutHigh;
                            17200 ; 164  |    int m_uTimeOutLow;
                            17201 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17202 ; 166  |};
                            17203 ; 167  |
                            17204 ; 168  |union WaitMask{
                            17205 ; 169  |    struct B{
                            17206 ; 170  |        unsigned int m_bNone     :1;
                            17207 ; 171  |        unsigned int m_bMessage  :1;
                            17208 ; 172  |        unsigned int m_bTimer    :1;
                            17209 ; 173  |        unsigned int m_bButton   :1;
                            17210 ; 174  |    } B;
                            17211 ; 175  |    int I;
                            17212 ; 176  |} ;
                            17213 ; 177  |
                            17214 ; 178  |
                            17215 ; 179  |struct Button {
                            17216 ; 180  |        WORD wButtonEvent;
                            17217 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17218 ; 182  |};
                            17219 ; 183  |
                            17220 ; 184  |struct Message {
                            17221 ; 185  |        WORD wMsgLength;
                            17222 ; 186  |        WORD wMsgCommand;
                            17223 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17224 ; 188  |};
                            17225 ; 189  |
                            17226 ; 190  |union EventTypes {
                            17227 ; 191  |        struct CMessage msg;
                            17228 ; 192  |        struct Button Button ;
                            17229 ; 193  |        struct Message Message;
                            17230 ; 194  |};
                            17231 ; 195  |
                            17232 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17233 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17234 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17235 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17236 ; 200  |
                            17237 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17238 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17239 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 287

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17240 ; 204  |
                            17241 ; 205  |#if DEBUG
                            17242 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17243 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17244 ; 208  |#else 
                            17245 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17246 ; 210  |#define DebugBuildAssert(x)    
                            17247 ; 211  |#endif
                            17248 ; 212  |
                            17249 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17250 ; 214  |//  #pragma asm
                            17251 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17252 ; 216  |//  #pragma endasm
                            17253 ; 217  |
                            17254 ; 218  |
                            17255 ; 219  |#ifdef COLOR_262K
                            17256 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17257 ; 221  |#elif defined(COLOR_65K)
                            17258 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17259 ; 223  |#else
                            17260 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17261 ; 225  |#endif
                            17262 ; 226  |    
                            17263 ; 227  |#endif // #ifndef _TYPES_H
                            17264 
                            17266 
                            17267 ; 5    |
                            17268 ; 6    |int _asmfunc SysWaitOnEvent(unsigned int uEvent,struct CMessage *,int uLength);
                            17269 ; 7    |int _asmfunc SysCallFunction(unsigned int RESOURCE,int _reentrant (int,int,int*),  int, in
                                  t, int *);
                            17270 ; 8    |
                            17271 ; 9    |#if !defined(NULL)
                            17272 ; 10   |#define NULL 0
                            17273 ; 11   |#endif 
                            17274 ; 12   |
                            17275 ; 13   |#if !defined(FALSE)
                            17276 ; 14   |#define FALSE 0
                            17277 ; 15   |#endif
                            17278 ; 16   |#if !defined(TRUE)
                            17279 ; 17   |#define TRUE  !FALSE
                            17280 ; 18   |#endif
                            17281 ; 19   |
                            17282 ; 20   |// The same memory location contains either a menu message or button event. 
                            17283 ; 21   |// The button info is stored in the first word or the entire message is stored.
                            17284 ; 22   |
                            17285 ; 23   |// CMessage is kept for backards compatibility.
                            17286 ; 24   |// The union and 2 new structures are added to aid in readability.
                            17287 ; 25   |
                            17288 ; 26   |
                            17289 ; 27   |#include "messages.h"
                            17290 
                            17292 
                            17293 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            17294 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            17295 ; 3    |// Message defs
                            17296 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            17297 ; 5    |
                            17298 ; 6    |#if (!defined(MSGEQU_INC))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 288

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17299 ; 7    |#define MSGEQU_INC 1
                            17300 ; 8    |
                            17301 ; 9    |
                            17302 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            17303 ; 11   |
                            17304 ; 12   |
                            17305 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            17306 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            17307 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            17308 ; 16   |#define MSG_TYPE_LCD 0x030000
                            17309 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            17310 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            17311 ; 19   |#define MSG_TYPE_MENU 0x060000
                            17312 ; 20   |#define MSG_TYPE_LED 0x070000
                            17313 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            17314 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                            17315 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            17316 ; 24   |// Equalizer and other effects
                            17317 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            17318 ; 26   |#if (defined(USE_PLAYLIST3))
                            17319 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            17320 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            17321 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            17322 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            17323 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            17324 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            17325 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            17326 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            17327 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            17328 ; 36   |#if defined(USE_PLAYLIST5)
                            17329 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            17330 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            17331 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            17332 ; 40   |
                            17333 ; 41   |// Message Structure Offsets
                            17334 ; 42   |#define MSG_Length 0
                            17335 ; 43   |#define MSG_ID 1
                            17336 ; 44   |#define MSG_Argument1 2
                            17337 ; 45   |#define MSG_Argument2 3
                            17338 ; 46   |#define MSG_Argument3 4
                            17339 ; 47   |#define MSG_Argument4 5
                            17340 ; 48   |#define MSG_Argument5 6
                            17341 ; 49   |#define MSG_Argument6 7
                            17342 ; 50   |
                            17343 ; 51   |
                            17344 ; 52   |
                            17345 ; 53   |// LCD Message IDs
                            17346 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            17347 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            17348 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            17349 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            17350 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            17351 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            17352 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            17353 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                            17354 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            17355 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                            17356 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            17357 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            17358 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            17359 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            17360 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 289

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17361 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            17362 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            17363 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            17364 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            17365 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            17366 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            17367 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            17368 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            17369 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            17370 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            17371 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            17372 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            17373 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            17374 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            17375 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            17376 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                            17377 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            17378 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            17379 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            17380 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            17381 ; 89   |//Param1 = left
                            17382 ; 90   |//Param2 = top
                            17383 ; 91   |//Param3 = right
                            17384 ; 92   |//Param4 = bottom
                            17385 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            17386 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            17387 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            17388 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            17389 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            17390 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            17391 ; 99   |
                            17392 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            17393 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            17394 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            17395 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            17396 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            17397 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            17398 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            17399 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            17400 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            17401 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            17402 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            17403 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            17404 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            17405 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            17406 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            17407 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            17408 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            17409 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            17410 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            17411 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            17412 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            17413 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            17414 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            17415 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                            17416 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            17417 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                            17418 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            17419 ; 127  |
                            17420 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            17421 ; 129  |
                            17422 ; 130  |#if defined(CLCD_16BIT)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 290

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17423 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            17424 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            17425 ; 133  |
                            17426 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            17427 ; 135  |#else 
                            17428 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            17429 ; 137  |#endif
                            17430 ; 138  |
                            17431 ; 139  |// If you change the LCD message ID's then you must
                            17432 ; 140  |// also change the jump table in lcdapi.asm
                            17433 ; 141  |
                            17434 ; 142  |// Character LCD Message IDs
                            17435 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            17436 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            17437 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            17438 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                            17439 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            17440 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            17441 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            17442 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            17443 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            17444 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            17445 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            17446 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            17447 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            17448 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            17449 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            17450 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            17451 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            17452 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            17453 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            17454 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            17455 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            17456 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            17457 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            17458 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            17459 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            17460 ; 168  |// also change the jump table in lcdapi.asm
                            17461 ; 169  |
                            17462 ; 170  |// Decoder Message IDs
                            17463 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            17464 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            17465 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            17466 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            17467 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            17468 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            17469 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            17470 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            17471 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            17472 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            17473 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            17474 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            17475 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            17476 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            17477 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                            17478 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            17479 ; 187  |// If you change the Decoder message ID's, then you must
                            17480 ; 188  |// also change the jump table in decoder_overlay.asm
                            17481 ; 189  |// and in dec_adpcm_overlay.asm.
                            17482 ; 190  |
                            17483 ; 191  |// Encoder Message IDs
                            17484 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 291

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17485 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            17486 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            17487 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            17488 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            17489 ; 197  |// If you change the Encoder message ID's, then you must
                            17490 ; 198  |// also change the jump table in all encoder overlay modules.
                            17491 ; 199  |
                            17492 ; 200  |// Parser Message IDs
                            17493 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            17494 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            17495 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            17496 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            17497 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            17498 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            17499 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            17500 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                            17501 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            17502 ; 210  |// If you change the Parser message ID's, then you must
                            17503 ; 211  |// also change the jump table in parser.asm
                            17504 ; 212  |
                            17505 ; 213  |// Button Message IDs
                            17506 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            17507 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            17508 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            17509 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            17510 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            17511 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            17512 ; 220  |
                            17513 ; 221  |// Mixer Message IDs
                            17514 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            17515 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            17516 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            17517 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            17518 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            17519 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            17520 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            17521 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            17522 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            17523 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            17524 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            17525 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            17526 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            17527 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            17528 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            17529 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            17530 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            17531 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            17532 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            17533 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            17534 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            17535 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            17536 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            17537 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            17538 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            17539 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                            17540 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            17541 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                            17542 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            17543 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            17544 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            17545 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            17546 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 292

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17547 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            17548 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            17549 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            17550 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            17551 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            17552 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            17553 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            17554 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            17555 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            17556 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            17557 ; 265  |// If you change the mixer message ID's then you must
                            17558 ; 266  |// also change the jump table in mixer.asm
                            17559 ; 267  |#define MIXER_ON 0
                            17560 ; 268  |#define MIXER_OFF 1
                            17561 ; 269  |
                            17562 ; 270  |
                            17563 ; 271  |// System Message IDs
                            17564 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            17565 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            17566 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            17567 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            17568 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            17569 ; 277  |// If you change the system message ID's then you must
                            17570 ; 278  |// also change the jump table in systemapi.asm
                            17571 ; 279  |
                            17572 ; 280  |// Menu IDs
                            17573 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            17574 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            17575 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            17576 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            17577 ; 285  |//sub parameters for this message:
                            17578 ; 286  |#define RECORDER_START 0
                            17579 ; 287  |#define RECORDER_PAUSE 0x2000
                            17580 ; 288  |#define RECORDER_RESUME 0x4000
                            17581 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            17582 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            17583 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            17584 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            17585 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            17586 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            17587 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            17588 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            17589 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            17590 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            17591 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            17592 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            17593 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            17594 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            17595 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            17596 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            17597 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            17598 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            17599 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            17600 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            17601 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                            17602 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            17603 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                            17604 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            17605 ; 313  |
                            17606 ; 314  |// Note that other versions of this file have different msg equates.
                            17607 ; 315  |// If you change the system message ID's then you must
                            17608 ; 316  |// also change the jump table in all menu *.asm
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 293

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17609 ; 317  |
                            17610 ; 318  |// LED Message IDs
                            17611 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            17612 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            17613 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            17614 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            17615 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            17616 ; 324  |// If you change the LeD message ID's then you must
                            17617 ; 325  |// also change the jump table in ledapi.asm
                            17618 ; 326  |
                            17619 ; 327  |#if (!defined(REMOVE_FM))
                            17620 ; 328  |// FM Tuner Message IDs
                            17621 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            17622 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            17623 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            17624 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                            17625 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            17626 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            17627 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            17628 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            17629 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            17630 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            17631 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            17632 ; 340  |//one parameter--the sensitivity in uV
                            17633 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            17634 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            17635 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            17636 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            17637 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            17638 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            17639 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            17640 ; 348  |#endif
                            17641 ; 349  |
                            17642 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            17643 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            17644 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            17645 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            17646 ; 354  |
                            17647 ; 355  |
                            17648 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            17649 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            17650 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            17651 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            17652 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            17653 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            17654 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            17655 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            17656 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            17657 ; 365  |
                            17658 ; 366  |#if (defined(USE_PLAYLIST3))
                            17659 ; 367  |// Music Library
                            17660 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            17661 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            17662 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            17663 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                            17664 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            17665 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                            17666 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            17667 ; 375  |
                            17668 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            17669 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            17670 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 294

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17671 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            17672 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            17673 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            17674 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            17675 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            17676 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            17677 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            17678 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            17679 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            17680 ; 388  |
                            17681 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            17682 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            17683 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            17684 ; 392  |
                            17685 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            17686 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            17687 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            17688 ; 396  |
                            17689 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            17690 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            17691 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            17692 ; 400  |
                            17693 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            17694 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            17695 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            17696 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            17697 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            17698 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            17699 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            17700 ; 408  |
                            17701 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            17702 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            17703 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            17704 ; 412  |
                            17705 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            17706 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            17707 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            17708 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            17709 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            17710 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            17711 ; 419  |
                            17712 ; 420  |#if defined(USE_PLAYLIST5)
                            17713 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            17714 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            17715 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            17716 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            17717 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            17718 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            17719 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            17720 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            17721 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            17722 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            17723 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            17724 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            17725 ; 433  |
                            17726 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            17727 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                            17728 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            17729 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            17730 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            17731 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            17732 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 295

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17733 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            17734 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            17735 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            17736 ; 444  |// Events
                            17737 ; 445  |// No event
                            17738 ; 446  |#define EVENT_NONE 0x000001   
                            17739 ; 447  |// A message has been posted
                            17740 ; 448  |#define EVENT_MESSAGE 0x000002   
                            17741 ; 449  |// Run if wait time elapsed
                            17742 ; 450  |#define EVENT_TIMER 0x000004   
                            17743 ; 451  |// Run if a button event occured
                            17744 ; 452  |#define EVENT_BUTTON 0x000008   
                            17745 ; 453  |// Run if a background event occured
                            17746 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            17747 ; 455  |// The executive should immediately repeat this module
                            17748 ; 456  |#define EVENT_REPEAT 0x000020   
                            17749 ; 457  |// Run the module's init routine
                            17750 ; 458  |#define EVENT_INIT 0x800000   
                            17751 ; 459  |
                            17752 ; 460  |#define EVENT_NONE_BITPOS 0
                            17753 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            17754 ; 462  |#define EVENT_TIMER_BITPOS 2
                            17755 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            17756 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            17757 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            17758 ; 466  |#define EVENT_INIT_BITPOS 23
                            17759 ; 467  |
                            17760 ; 468  |// Parser Message Buffers
                            17761 ; 469  |#define ParserPlayBit 0
                            17762 ; 470  |#define ButtonPressBit 1
                            17763 ; 471  |#define ParserRwndBit 1
                            17764 ; 472  |#define ParserFfwdBit 2
                            17765 ; 473  |
                            17766 ; 474  |//NextSong Message Parameters
                            17767 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            17768 ; 476  |#define NEXT_SONG 2             
                            17769 ; 477  |// ButtonPressBit1 cleared
                            17770 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            17771 ; 479  |// ButtonPressBit1 set
                            17772 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            17773 ; 481  |// NextSong + Ffwd
                            17774 ; 482  |#define NEXT_SONG_FFWD 4          
                            17775 ; 483  |
                            17776 ; 484  |//PrevSong Message Parameters
                            17777 ; 485  |// PrevSong + Stopped
                            17778 ; 486  |#define PREV_SONG 0          
                            17779 ; 487  |// PrevSong + Play
                            17780 ; 488  |#define PREV_SONG_PLAY 1          
                            17781 ; 489  |// PrevSong + Rwnd
                            17782 ; 490  |#define PREV_SONG_RWND 2          
                            17783 ; 491  |
                            17784 ; 492  |
                            17785 ; 493  |
                            17786 ; 494  |
                            17787 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                            17788 ; 496  |
                            17789 ; 497  |
                            17790 
                            17792 
                            17793 ; 28   |
                            17794 ; 29   |#endif 
                            17795 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 296

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17797 
                            17798 ; 7    |#ifdef   USE_PLAYLIST1
                            17799 ; 8    |#include "playlist1.h"
                            17800 ; 9    |#include "playlist1internal.h"
                            17801 ; 10   |#else
                            17802 ; 11   |#ifdef   USE_PLAYLIST2
                            17803 ; 12   |#include  "playlist2.h"
                            17804 ; 13   |#include  "playlist2internal.h"
                            17805 ; 14   |#else
                            17806 ; 15   |#ifdef   USE_PLAYLIST3
                            17807 ; 16   |#include  "playlist3.h"
                            17808 
                            17810 
                            17811 ; 1    |#ifndef _PLAYLIST3_H
                            17812 ; 2    |#define _PLAYLIST3_H
                            17813 ; 3    |#include "playlist.h"
                            17814 
                            17816 
                            17817 ; 1    |#ifndef PLAYLIST_H
                            17818 ; 2    |#define PLAYLIST_H
                            17819 ; 3    |
                            17820 ; 4    |#include "types.h"
                            17821 
                            17823 
                            17824 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17825 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17826 ; 3    |//
                            17827 ; 4    |// Filename: types.h
                            17828 ; 5    |// Description: Standard data types
                            17829 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17830 ; 7    |
                            17831 ; 8    |#ifndef _TYPES_H
                            17832 ; 9    |#define _TYPES_H
                            17833 ; 10   |
                            17834 ; 11   |// TODO:  move this outta here!
                            17835 ; 12   |#if !defined(NOERROR)
                            17836 ; 13   |#define NOERROR 0
                            17837 ; 14   |#define SUCCESS 0
                            17838 ; 15   |#endif 
                            17839 ; 16   |#if !defined(SUCCESS)
                            17840 ; 17   |#define SUCCESS  0
                            17841 ; 18   |#endif
                            17842 ; 19   |#if !defined(ERROR)
                            17843 ; 20   |#define ERROR   -1
                            17844 ; 21   |#endif
                            17845 ; 22   |#if !defined(FALSE)
                            17846 ; 23   |#define FALSE 0
                            17847 ; 24   |#endif
                            17848 ; 25   |#if !defined(TRUE)
                            17849 ; 26   |#define TRUE  1
                            17850 ; 27   |#endif
                            17851 ; 28   |
                            17852 ; 29   |#if !defined(NULL)
                            17853 ; 30   |#define NULL 0
                            17854 ; 31   |#endif
                            17855 ; 32   |
                            17856 ; 33   |#define MAX_INT     0x7FFFFF
                            17857 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17858 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17859 ; 36   |#define MAX_ULONG   (-1) 
                            17860 ; 37   |
                            17861 ; 38   |#define WORD_SIZE   24              // word size in bits
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 297

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17862 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17863 ; 40   |
                            17864 ; 41   |
                            17865 ; 42   |#define BYTE    unsigned char       // btVarName
                            17866 ; 43   |#define CHAR    signed char         // cVarName
                            17867 ; 44   |#define USHORT  unsigned short      // usVarName
                            17868 ; 45   |#define SHORT   unsigned short      // sVarName
                            17869 ; 46   |#define WORD    unsigned int        // wVarName
                            17870 ; 47   |#define INT     signed int          // iVarName
                            17871 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17872 ; 49   |#define LONG    signed long         // lVarName
                            17873 ; 50   |#define BOOL    unsigned int        // bVarName
                            17874 ; 51   |#define FRACT   _fract              // frVarName
                            17875 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17876 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17877 ; 54   |#define FLOAT   float               // fVarName
                            17878 ; 55   |#define DBL     double              // dVarName
                            17879 ; 56   |#define ENUM    enum                // eVarName
                            17880 ; 57   |#define CMX     _complex            // cmxVarName
                            17881 ; 58   |typedef WORD UCS3;                   // 
                            17882 ; 59   |
                            17883 ; 60   |#define UINT16  unsigned short
                            17884 ; 61   |#define UINT8   unsigned char   
                            17885 ; 62   |#define UINT32  unsigned long
                            17886 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17887 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17888 ; 65   |#define WCHAR   UINT16
                            17889 ; 66   |
                            17890 ; 67   |//UINT128 is 16 bytes or 6 words
                            17891 ; 68   |typedef struct UINT128_3500 {   
                            17892 ; 69   |    int val[6];     
                            17893 ; 70   |} UINT128_3500;
                            17894 ; 71   |
                            17895 ; 72   |#define UINT128   UINT128_3500
                            17896 ; 73   |
                            17897 ; 74   |// Little endian word packed byte strings:   
                            17898 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17899 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17900 ; 77   |// Little endian word packed byte strings:   
                            17901 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17902 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17903 ; 80   |
                            17904 ; 81   |// Declare Memory Spaces To Use When Coding
                            17905 ; 82   |// A. Sector Buffers
                            17906 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17907 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17908 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17909 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17910 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17911 ; 88   |// B. Media DDI Memory
                            17912 ; 89   |#define MEDIA_DDI_MEM _Y
                            17913 ; 90   |
                            17914 ; 91   |
                            17915 ; 92   |
                            17916 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17917 ; 94   |// Examples of circular pointers:
                            17918 ; 95   |//    INT CIRC cpiVarName
                            17919 ; 96   |//    DWORD CIRC cpdwVarName
                            17920 ; 97   |
                            17921 ; 98   |#define RETCODE INT                 // rcVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 298

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17922 ; 99   |
                            17923 ; 100  |// generic bitfield structure
                            17924 ; 101  |struct Bitfield {
                            17925 ; 102  |    unsigned int B0  :1;
                            17926 ; 103  |    unsigned int B1  :1;
                            17927 ; 104  |    unsigned int B2  :1;
                            17928 ; 105  |    unsigned int B3  :1;
                            17929 ; 106  |    unsigned int B4  :1;
                            17930 ; 107  |    unsigned int B5  :1;
                            17931 ; 108  |    unsigned int B6  :1;
                            17932 ; 109  |    unsigned int B7  :1;
                            17933 ; 110  |    unsigned int B8  :1;
                            17934 ; 111  |    unsigned int B9  :1;
                            17935 ; 112  |    unsigned int B10 :1;
                            17936 ; 113  |    unsigned int B11 :1;
                            17937 ; 114  |    unsigned int B12 :1;
                            17938 ; 115  |    unsigned int B13 :1;
                            17939 ; 116  |    unsigned int B14 :1;
                            17940 ; 117  |    unsigned int B15 :1;
                            17941 ; 118  |    unsigned int B16 :1;
                            17942 ; 119  |    unsigned int B17 :1;
                            17943 ; 120  |    unsigned int B18 :1;
                            17944 ; 121  |    unsigned int B19 :1;
                            17945 ; 122  |    unsigned int B20 :1;
                            17946 ; 123  |    unsigned int B21 :1;
                            17947 ; 124  |    unsigned int B22 :1;
                            17948 ; 125  |    unsigned int B23 :1;
                            17949 ; 126  |};
                            17950 ; 127  |
                            17951 ; 128  |union BitInt {
                            17952 ; 129  |        struct Bitfield B;
                            17953 ; 130  |        int        I;
                            17954 ; 131  |};
                            17955 ; 132  |
                            17956 ; 133  |#define MAX_MSG_LENGTH 10
                            17957 ; 134  |struct CMessage
                            17958 ; 135  |{
                            17959 ; 136  |        unsigned int m_uLength;
                            17960 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17961 ; 138  |};
                            17962 ; 139  |
                            17963 ; 140  |typedef struct {
                            17964 ; 141  |    WORD m_wLength;
                            17965 ; 142  |    WORD m_wMessage;
                            17966 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17967 ; 144  |} Message;
                            17968 ; 145  |
                            17969 ; 146  |struct MessageQueueDescriptor
                            17970 ; 147  |{
                            17971 ; 148  |        int *m_pBase;
                            17972 ; 149  |        int m_iModulo;
                            17973 ; 150  |        int m_iSize;
                            17974 ; 151  |        int *m_pHead;
                            17975 ; 152  |        int *m_pTail;
                            17976 ; 153  |};
                            17977 ; 154  |
                            17978 ; 155  |struct ModuleEntry
                            17979 ; 156  |{
                            17980 ; 157  |    int m_iSignaledEventMask;
                            17981 ; 158  |    int m_iWaitEventMask;
                            17982 ; 159  |    int m_iResourceOfCode;
                            17983 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 299

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17984 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17985 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17986 ; 163  |    int m_uTimeOutHigh;
                            17987 ; 164  |    int m_uTimeOutLow;
                            17988 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17989 ; 166  |};
                            17990 ; 167  |
                            17991 ; 168  |union WaitMask{
                            17992 ; 169  |    struct B{
                            17993 ; 170  |        unsigned int m_bNone     :1;
                            17994 ; 171  |        unsigned int m_bMessage  :1;
                            17995 ; 172  |        unsigned int m_bTimer    :1;
                            17996 ; 173  |        unsigned int m_bButton   :1;
                            17997 ; 174  |    } B;
                            17998 ; 175  |    int I;
                            17999 ; 176  |} ;
                            18000 ; 177  |
                            18001 ; 178  |
                            18002 ; 179  |struct Button {
                            18003 ; 180  |        WORD wButtonEvent;
                            18004 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            18005 ; 182  |};
                            18006 ; 183  |
                            18007 ; 184  |struct Message {
                            18008 ; 185  |        WORD wMsgLength;
                            18009 ; 186  |        WORD wMsgCommand;
                            18010 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            18011 ; 188  |};
                            18012 ; 189  |
                            18013 ; 190  |union EventTypes {
                            18014 ; 191  |        struct CMessage msg;
                            18015 ; 192  |        struct Button Button ;
                            18016 ; 193  |        struct Message Message;
                            18017 ; 194  |};
                            18018 ; 195  |
                            18019 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            18020 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            18021 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            18022 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            18023 ; 200  |
                            18024 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            18025 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            18026 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            18027 ; 204  |
                            18028 ; 205  |#if DEBUG
                            18029 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            18030 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            18031 ; 208  |#else 
                            18032 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            18033 ; 210  |#define DebugBuildAssert(x)    
                            18034 ; 211  |#endif
                            18035 ; 212  |
                            18036 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            18037 ; 214  |//  #pragma asm
                            18038 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            18039 ; 216  |//  #pragma endasm
                            18040 ; 217  |
                            18041 ; 218  |
                            18042 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 300

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18043 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            18044 ; 221  |#elif defined(COLOR_65K)
                            18045 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            18046 ; 223  |#else
                            18047 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            18048 ; 225  |#endif
                            18049 ; 226  |    
                            18050 ; 227  |#endif // #ifndef _TYPES_H
                            18051 
                            18053 
                            18054 ; 5    |
                            18055 ; 6    |typedef struct {
                            18056 ; 7    |    WORD    m_wTrack;                       
                            18057 ; 8    |    WORD    m_wDeviceID;
                            18058 ; 9    |    WORD    m_wBufferLength;            //this is in BYTES, not WORDS!
                            18059 ; 10   |    _packed BYTE *m_pFilename;
                            18060 ; 11   |} SONGFILEINFO;
                            18061 ; 12   |
                            18062 ; 13   |#define PLAYLIST_SUCCESS                                0
                            18063 ; 14   |#define PLAYLIST_FILE_ERROR                             1
                            18064 ; 15   |#define PLAYLIST_END_OF_LIST                    2
                            18065 ; 16   |#define PLAYLIST_TRACK_NOT_FOUND                3
                            18066 ; 17   |#define PLAYLIST_DIR_NOT_EMPTY          4 
                            18067 ; 18   |#define PLAYLIST_REBUILD                5
                            18068 ; 19   |#define PLAYLIST_LAST_RETCODE                   5               //The value should always 
                                  be the same as the last RETCODE
                            18069 ; 20   |
                            18070 ; 21   |
                            18071 ; 22   |#ifdef  USE_PLAYLIST1
                            18072 ; 23   |RETCODE ChangeDIRtoFileEntryDir(struct FileEntry *pCurrentEntry, _packed BYTE * buffer);
                            18073 ; 24   |#endif
                            18074 ; 25   |RETCODE _reentrant Playlist_LFNGetFileName(int,int,UCS3*);                      //UCS3 is 
                                  actually typdef WORD
                            18075 
                            18077 
                            18078 ; 26   |RETCODE _reentrant Playlist_MarkCurrentSongPlayed(int,int,int*);
                            18079 ; 27   |RETCODE _reentrant Playlist_GetCurrentSongFileInfo(int, int, int*);
                            18080 ; 28   |RETCODE _reentrant Playlist_GetNextSongFileInfo(int, int , int*);
                            18081 ; 29   |RETCODE _reentrant Playlist_GetPreviousSongFileInfo(int,int,int*);
                            18082 ; 30   |#ifdef USE_PLAYLIST1
                            18083 ; 31   |_reentrant INT Playlist_LocateEntryFromName(INT,INT,INT*);
                            18084 ; 32   |#endif
                            18085 ; 33   |
                            18086 ; 34   |#endif 
                            18087 
                            18089 
                            18090 ; 4    |#include "playlist3internal.h"
                            18091 
                            18093 
                            18094 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            18095 ; 2    |#define __PLAYLIST3INTERNAL_H
                            18096 ; 3    |
                            18097 ; 4    |#include "project.h"
                            18098 
                            18100 
                            18101 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            18102 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            18103 ; 3    |//  Filename: project.inc
                            18104 ; 4    |//  Description: 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 301

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18105 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            18106 ; 6    |
                            18107 ; 7    |#if (!defined(_PROJECT_INC))
                            18108 ; 8    |#define _PROJECT_INC 1
                            18109 ; 9    |
                            18110 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            18111 ; 11   |#include "hwequ.h"
                            18112 ; 12   |#else 
                            18113 ; 13   |//include "regscodec.inc"
                            18114 ; 14   |#endif
                            18115 ; 15   |
                            18116 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            18117 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            18118 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            18119 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            18120 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            18121 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            18122 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            18123 ; 23   |
                            18124 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            18125 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            18126 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            18127 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            18128 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            18129 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            18130 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            18131 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            18132 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            18133 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            18134 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            18135 ; 35   |
                            18136 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            18137 ; 37   |// MEDIA DEFINITIONS
                            18138 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            18139 ; 39   |
                            18140 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            18141 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            18142 ; 42   |#if defined(NAND1)
                            18143 ; 43   |#define SM_INTERNAL_CHIPS 1
                            18144 ; 44   |#else 
                            18145 ; 45   |#if defined(NAND2)
                            18146 ; 46   |#define SM_INTERNAL_CHIPS 2
                            18147 ; 47   |#else 
                            18148 ; 48   |#if defined(NAND3)
                            18149 ; 49   |#define SM_INTERNAL_CHIPS 3
                            18150 ; 50   |#else 
                            18151 ; 51   |#if defined(NAND4)
                            18152 ; 52   |#define SM_INTERNAL_CHIPS 4
                            18153 ; 53   |#else 
                            18154 ; 54   |#define SM_INTERNAL_CHIPS 1
                            18155 ; 55   |#endif
                            18156 ; 56   |#endif
                            18157 ; 57   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 302

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18158 ; 58   |#endif
                            18159 ; 59   |
                            18160 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            18161 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            18162 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            18163 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            18164 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            18165 ; 65   |//*** comment out if active high ****
                            18166 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            18167 ; 67   |
                            18168 ; 68   |#if defined(SMEDIA)
                            18169 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            18170 ; 70   |#define NUM_SM_EXTERNAL 1
                            18171 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            18172 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            18173 ; 73   |#else 
                            18174 ; 74   |#if defined(MMC)
                            18175 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            18176 ; 76   |#define NUM_SM_EXTERNAL 0
                            18177 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            18178 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            18179 ; 79   |#else 
                            18180 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            18181 ; 81   |#define NUM_SM_EXTERNAL 0
                            18182 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            18183 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            18184 ; 84   |#endif
                            18185 ; 85   |#endif
                            18186 ; 86   |
                            18187 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            18188 ; 88   |// Mass Storage Class definitions
                            18189 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            18190 ; 90   |// Set to 0 if Composite Device build is desired.    
                            18191 ; 91   |#define MULTI_LUN_BUILD 1   
                            18192 ; 92   |
                            18193 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            18194 ; 94   |//  SCSI
                            18195 ; 95   |#if (MULTI_LUN_BUILD==0)
                            18196 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            18197 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            18198 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            18199 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            18200 ; 100  |  #else
                            18201 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            18202 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            18203 ; 103  |  #endif
                            18204 ; 104  |#else
                            18205 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            18206 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            18207 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            18208 ; 108  |  #else
                            18209 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            18210 ; 110  |  #endif
                            18211 ; 111  |#endif
                            18212 ; 112  |
                            18213 ; 113  |
                            18214 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            18215 ; 115  |
                            18216 ; 116  |
                            18217 ; 117  |////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 303

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18218 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            18219 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            18220 ; 120  |#ifdef MMC
                            18221 ; 121  |#ifdef MTP_BUILD
                            18222 ; 122  |// --------------------
                            18223 ; 123  |// MTP and MMC
                            18224 ; 124  |// --------------------
                            18225 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            18226 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            18227 ; 127  |#else  // ifndef MTP_BUILD
                            18228 ; 128  |#ifdef STMP_BUILD_PLAYER
                            18229 ; 129  |// --------------------
                            18230 ; 130  |// Player and MMC
                            18231 ; 131  |// --------------------
                            18232 ; 132  |#else
                            18233 ; 133  |// --------------------
                            18234 ; 134  |// USBMSC and MMC
                            18235 ; 135  |// --------------------
                            18236 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            18237 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            18238 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            18239 ; 139  |#endif // ifdef MTP_BUILD
                            18240 ; 140  |#else  // ifndef MMC
                            18241 ; 141  |#ifdef MTP_BUILD
                            18242 ; 142  |// --------------------
                            18243 ; 143  |// MTP and NAND only
                            18244 ; 144  |// --------------------
                            18245 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            18246 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            18247 ; 147  |#else  // ifndef MTP_BUILD
                            18248 ; 148  |#ifdef STMP_BUILD_PLAYER
                            18249 ; 149  |// --------------------
                            18250 ; 150  |// Player and NAND only
                            18251 ; 151  |// --------------------
                            18252 ; 152  |#else
                            18253 ; 153  |// --------------------
                            18254 ; 154  |// USBMSC and NAND only
                            18255 ; 155  |// --------------------
                            18256 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            18257 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            18258 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            18259 ; 159  |#endif // ifdef MTP_BUILD
                            18260 ; 160  |#endif // ifdef MMC 
                            18261 ; 161  |
                            18262 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            18263 ; 163  |#if (defined(MTP_BUILD))
                            18264 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            18265 ; 165  |
                            18266 ; 166  |////!
                            18267 ; 167  |////! This varible holds the watchdog count for the store flush.
                            18268 ; 168  |////!
                            18269 ; 169  |///
                            18270 ; 170  |#include <types.h>
                            18271 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            18272 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            18273 ; 173  |#endif
                            18274 ; 174  |
                            18275 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            18276 ; 176  |// These are needed here for Mass Storage Class
                            18277 ; 177  |// Needs to be cleaned up
                            18278 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            18279 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 304

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18280 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            18281 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            18282 ; 182  |
                            18283 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            18284 ; 184  |
                            18285 ; 185  |#endif
                            18286 ; 186  |
                            18287 ; 187  |
                            18288 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            18289 ; 189  |// SmartMedia/NAND defs
                            18290 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            18291 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            18292 ; 192  |
                            18293 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            18294 ; 194  |// Sysloadresources defs
                            18295 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            18296 ; 196  |
                            18297 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            18298 ; 198  |// MMC defs
                            18299 ; 199  |#define MMC_MAX_PARTITIONS 1
                            18300 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            18301 ; 201  |
                            18302 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            18303 ; 203  |// SPI defs
                            18304 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            18305 ; 205  |
                            18306 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            18307 ; 207  |// Global media defs
                            18308 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            18309 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            18310 ; 210  |
                            18311 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            18312 ; 212  |// DO NOT CHANGE THESE!!!
                            18313 ; 213  |#define SM_MAX_PARTITIONS 4
                            18314 ; 214  |#define MAX_HANDLES 2
                            18315 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            18316 ; 216  |
                            18317 ; 217  |
                            18318 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            18319 ; 219  |// Battery LRADC Values 
                            18320 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            18321 ; 221  |// brownout trip point in mV (moved by RS)
                            18322 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            18323 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            18324 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            18325 ; 225  |//     audio recording to media.
                            18326 ; 226  |#define BATT_SAFETY_MARGIN 10
                            18327 ; 227  |
                            18328 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            18329 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            18330 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            18331 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            18332 ; 232  |
                            18333 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            18334 ; 234  |
                            18335 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            18336 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            18337 ; 237  |#if (!defined(CLCD))
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 305

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18338 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            18339 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            18340 ; 240  |#else 
                            18341 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            18342 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            18343 ; 243  |#endif
                            18344 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            18345 ; 245  |
                            18346 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            18347 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            18348 ; 248  |// See mp3 encoder overlay.
                            18349 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            18350 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            18351 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            18352 ; 252  |
                            18353 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            18354 ; 254  |// Voice recording filenames
                            18355 ; 255  |// number of digits in filename Vxxx.wav
                            18356 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            18357 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            18358 ; 258  |
                            18359 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            18360 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            18361 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            18362 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            18363 ; 263  |#if defined(DEVICE_3500)
                            18364 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            18365 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            18366 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            18367 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            18368 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            18369 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            18370 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            18371 ; 271  |
                            18372 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            18373 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            18374 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            18375 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            18376 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            18377 ; 277  |
                            18378 ; 278  |#else 
                            18379 ; 279  |// STMP3410
                            18380 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            18381 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            18382 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            18383 ; 283  |#endif
                            18384 ; 284  |
                            18385 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            18386 ; 286  |// Number of available soft timers
                            18387 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            18388 ; 288  |#if defined(SYNC_LYRICS)
                            18389 ; 289  |#define SOFT_TIMERS 10
                            18390 ; 290  |#else 
                            18391 ; 291  |#if defined(JPEG_DECODER)
                            18392 ; 292  |#define SOFT_TIMERS 10
                            18393 ; 293  |#else 
                            18394 ; 294  |#define SOFT_TIMERS 9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 306

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18395 ; 295  |#endif
                            18396 ; 296  |#endif
                            18397 ; 297  |
                            18398 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            18399 ; 299  |//  sizes
                            18400 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            18401 ; 301  |#if defined(MMC)
                            18402 ; 302  |#if defined(USE_PLAYLIST5)
                            18403 ; 303  |#define MENU_STACK_SIZE 1500
                            18404 ; 304  |#else 
                            18405 ; 305  |#define MENU_STACK_SIZE 1250
                            18406 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            18407 ; 307  |#else 
                            18408 ; 308  |#if defined(USE_PLAYLIST5)
                            18409 ; 309  |#define MENU_STACK_SIZE 1500
                            18410 ; 310  |#else 
                            18411 ; 311  |#define MENU_STACK_SIZE 1250
                            18412 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            18413 ; 313  |#endif //if @def('MMC')
                            18414 ; 314  |
                            18415 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            18416 ; 316  |// 
                            18417 ; 317  |#define STACK_L1_SIZE 750
                            18418 ; 318  |#define STACK_L2_SIZE 100
                            18419 ; 319  |#define STACK_L3_SIZE 160
                            18420 ; 320  |
                            18421 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            18422 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            18423 ; 323  |// is ok with switching code.
                            18424 ; 324  |#if defined(MTP_BUILD)
                            18425 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            18426 ; 326  |#endif
                            18427 ; 327  |
                            18428 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            18429 ; 329  |// maximum number of nested funclets 
                            18430 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            18431 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            18432 ; 332  |
                            18433 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            18434 ; 334  |//    LCD DEFINITIONS
                            18435 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            18436 ; 336  |
                            18437 ; 337  |#define SPACE_CHAR 0x000020          
                            18438 ; 338  |#define ZERO_CHAR 0x000030
                            18439 ; 339  |#define COLON_CHAR 0x00003A
                            18440 ; 340  |#define PERIOD_CHAR 0x00002E
                            18441 ; 341  |
                            18442 ; 342  |#if (defined(S6B33B0A_LCD))
                            18443 ; 343  |#define LCD_X_SIZE 128
                            18444 ; 344  |#define LCD_Y_SIZE 159
                            18445 ; 345  |#endif
                            18446 ; 346  |
                            18447 ; 347  |#if (defined(SED15XX_LCD))
                            18448 ; 348  |#define LCD_X_SIZE 128
                            18449 ; 349  |#define LCD_Y_SIZE 64
                            18450 ; 350  |#endif
                            18451 ; 351  |
                            18452 ; 352  |
                            18453 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            18454 ; 354  |//   Details on Customizing Contrast
                            18455 ; 355  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 307

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18456 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            18457 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            18458 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            18459 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            18460 ; 360  |//   unless the ezact sequence is remembered.
                            18461 ; 361  |//   To find out what range your player supports: 
                            18462 ; 362  |//   change these equs to full range or comment out (full range is default)
                            18463 ; 363  |//;;;;;;
                            18464 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            18465 ; 365  |// recommended calibration using player -- uncomment 
                            18466 ; 366  |//;;;;;;
                            18467 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            18468 ; 368  |////////////////////////////
                            18469 ; 369  |#if (defined(DEMO_HW))
                            18470 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            18471 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            18472 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            18473 ; 373  |#else 
                            18474 ; 374  |
                            18475 ; 375  |#if (defined(S6B33B0A_LCD))
                            18476 ; 376  |#define LCD_MAX_CONTRAST 210
                            18477 ; 377  |#define LCD_MIN_CONTRAST 160    
                            18478 ; 378  |#endif
                            18479 ; 379  |
                            18480 ; 380  |#if (defined(SED15XX_LCD))
                            18481 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            18482 ; 382  |// Engineering board regs support range [17-37].
                            18483 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            18484 ; 384  |//   One default contrast range [24-42] works for both.
                            18485 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            18486 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            18487 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            18488 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            18489 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            18490 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            18491 ; 391  |
                            18492 ; 392  |#if (defined(NEWSHINGYIH))
                            18493 ; 393  |#define LCD_MAX_CONTRAST 250
                            18494 ; 394  |#define LCD_MIN_CONTRAST 0
                            18495 ; 395  |#else 
                            18496 ; 396  |//-----
                            18497 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            18498 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            18499 ; 399  |#define LCD_MAX_CONTRAST 250
                            18500 ; 400  |#define LCD_MIN_CONTRAST 0
                            18501 ; 401  |
                            18502 ; 402  |//=====
                            18503 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            18504 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            18505 ; 405  |//LCD_MAX_CONTRAST equ 42
                            18506 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            18507 ; 407  |
                            18508 ; 408  |#endif
                            18509 ; 409  |#endif
                            18510 ; 410  |
                            18511 ; 411  |#endif
                            18512 ; 412  |
                            18513 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            18514 ; 414  |// The default value of the lcd contrast in % of range
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 308

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18515 ; 415  |//   the default value is used when no settings.dat is available
                            18516 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            18517 ; 417  |
                            18518 ; 418  |#if (defined(S6B33B0A_LCD))
                            18519 ; 419  |// 60% of range is default value
                            18520 ; 420  |#define DEFAULT_CONTRAST 50 
                            18521 ; 421  |#endif
                            18522 ; 422  |
                            18523 ; 423  |#if (defined(SED15XX_LCD))
                            18524 ; 424  |// % of range is default value (was 60%)
                            18525 ; 425  |#define DEFAULT_CONTRAST 50 
                            18526 ; 426  |#endif
                            18527 ; 427  |
                            18528 ; 428  |
                            18529 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            18530 ; 430  |// make lower when doing calibration
                            18531 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            18532 ; 432  |
                            18533 ; 433  |
                            18534 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            18535 ; 435  |// For FFWD and RWND
                            18536 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            18537 ; 437  |#define SECONDS_TO_SKIP 1
                            18538 ; 438  |#define SECONDS_TO_SKIP1 3
                            18539 ; 439  |#define SECONDS_TO_SKIP2 6
                            18540 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            18541 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            18542 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18543 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            18544 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18545 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            18546 ; 446  |
                            18547 ; 447  |// For audible FFW/RWD
                            18548 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            18549 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            18550 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            18551 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            18552 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18553 ; 453  |#define LEVEL1_BOUNDARY 17 
                            18554 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18555 ; 455  |#define LEVEL2_BOUNDARY 33 
                            18556 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            18557 ; 457  |#define LEVEL3_BOUNDARY 50 
                            18558 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            18559 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            18560 ; 460  |// Short Song Time, songs too short to play.
                            18561 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            18562 ; 462  |
                            18563 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            18564 ; 464  |// MP3 Sync Values
                            18565 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            18566 ; 466  |// # bytes to look for sync before marking it bad
                            18567 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            18568 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            18569 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            18570 ; 470  |// once we have sync'd, the isr should be called this frequently
                            18571 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            18572 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            18573 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            18574 ; 474  |
                            18575 ; 475  |
                            18576 ; 476  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 309

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18577 ; 477  |//// Multi-Stage Volume Control Definitions
                            18578 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            18579 ; 479  |//// Use Multi-Stage Volume
                            18580 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            18581 ; 481  |
                            18582 ; 482  |//// Master Volume definitions
                            18583 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            18584 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            18585 ; 485  |
                            18586 ; 486  |//// DAC-Mode definitions
                            18587 ; 487  |//// Adjusts 0dB point
                            18588 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            18589 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            18590 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            18591 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            18592 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            18593 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            18594 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            18595 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            18596 ; 496  |
                            18597 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            18598 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            18599 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            18600 ; 500  |
                            18601 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            18602 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            18603 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            18604 ; 504  |
                            18605 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            18606 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            18607 ; 507  |
                            18608 ; 508  |
                            18609 ; 509  |//// Line In definitions (used for Line-In 1)
                            18610 ; 510  |//// 0dB point of the Line In
                            18611 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            18612 ; 512  |//// Minimum volume of Line In
                            18613 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            18614 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            18615 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            18616 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            18617 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            18618 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            18619 ; 519  |
                            18620 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            18621 ; 521  |//// 0dB point of the Line In
                            18622 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            18623 ; 523  |//// Minimum volume of Line In
                            18624 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            18625 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            18626 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            18627 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            18628 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            18629 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            18630 ; 530  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 310

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18631 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            18632 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            18633 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            18634 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            18635 ; 535  |
                            18636 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            18637 ; 537  |////
                            18638 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            18639 ; 539  |////
                            18640 ; 540  |///
                            18641 ; 541  |#include <types.h>
                            18642 ; 542  |extern volatile WORD g_wActivityState;
                            18643 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            18644 ; 544  |
                            18645 ; 545  |void _reentrant Init5VSense(void);
                            18646 ; 546  |void _reentrant ServiceDCDC(void);
                            18647 ; 547  |
                            18648 ; 548  |////////////////////////////////////////////////////////////////////////////
                            18649 ; 549  |//// JPEG Thumbnail Mode Setting
                            18650 ; 550  |//// number of column in thumbnail mode
                            18651 ; 551  |#define THUMBNAIL_X 2           
                            18652 ; 552  |//// number of row in  thumbnail mode
                            18653 ; 553  |#define THUMBNAIL_Y 2           
                            18654 ; 554  |//// thumbnail boundary offset x
                            18655 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            18656 ; 556  |//// thumbnail boundary offset y
                            18657 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            18658 ; 558  |
                            18659 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            18660 ; 560  |
                            18661 
                            18663 
                            18664 ; 5    |
                            18665 ; 6    |#include "filesystem.h"
                            18666 
                            18668 
                            18669 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            18670 ; 2    |//  Copyright(C) SigmaTel, Inc. 2001
                            18671 ; 3    |//
                            18672 ; 4    |//  File        : FileSystem.h
                            18673 ; 5    |//  Description : Header File for File System
                            18674 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            18675 ; 7    |
                            18676 ; 8    |#ifndef _FILESYSTEM_H
                            18677 ; 9    |#define _FILESYSTEM_H
                            18678 ; 10   |
                            18679 ; 11   |#include "types.h"
                            18680 ; 12   |
                            18681 ; 13   |
                            18682 ; 14   |// File attributes
                            18683 ; 15   |#ifndef _FS_ATTRIBUTES
                            18684 ; 16   |#define _FS_ATTRIBUTES
                            18685 ; 17   |#define READ        1
                            18686 ; 18   |#define WRITE       2
                            18687 ; 19   |#define WRITE_PLUS  3
                            18688 ; 20   |#define APPEND      4
                            18689 ; 21   |#define TRUNCATE    8
                            18690 ; 22   |#define CREATE      16
                            18691 ; 23   |#endif
                            18692 ; 24   |
                            18693 ; 25   |//#ifndef FAT12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 311

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18694 ; 26   |//#define FAT12   1
                            18695 ; 27   |//#endif
                            18696 ; 28   |//
                            18697 ; 29   |#ifndef FAT16
                            18698 ; 30   |#define FAT16   2
                            18699 ; 31   |#endif
                            18700 ; 32   |
                            18701 ; 33   |#define MEM_SPACE_P 0x100000
                            18702 ; 34   |#define MEM_SPACE_Y 0x400000
                            18703 ; 35   |#define MEM_SPACE_X 0x800000
                            18704 ; 36   |
                            18705 ; 37   |#define FILE_SYS_MODE_READ  0
                            18706 ; 38   |#define FILE_SYS_MODE_WRITE 1
                            18707 ; 39   | 
                            18708 ; 40   |#define ATTR_READ_ONLY      0x01
                            18709 ; 41   |#define ATTR_HIDDEN         0x02
                            18710 ; 42   |#define ATTR_SYSTEM         0x04
                            18711 ; 43   |#define ATTR_VOLUME_ID      0x08
                            18712 ; 44   |#define ATTR_DIRECTORY      0x10
                            18713 ; 45   |#define ATTR_ARCHIVE        0x20
                            18714 ; 46   |#define ATTR_LONG_NAME      ATTR_READ_ONLY|ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID
                            18715 ; 47   |
                            18716 ; 48   |#define SEEK_SET           -1
                            18717 ; 49   |#define SEEK_CUR            0
                            18718 ; 50   |#define SEEK_END            1
                            18719 ; 51   |
                            18720 ; 52   |#define DEVICE_INSTALLED              (WORD)(0)
                            18721 ; 53   |#define DEVICE_NOT_FOUND              (WORD)(2)
                            18722 ; 54   |#define INVALID_FILESYSTEM                        (WORD)(3)
                            18723 ; 55   |#define DEVICE_INVALID                (WORD)(-1)
                            18724 ; 56   |#define DEVICE_ERROR_WRITE_PROTECTED  (WORD)(-2)
                            18725 ; 57   |
                            18726 ; 58   |#define MEDIA_SIZE_TOTAL_SECTORS    0
                            18727 ; 59   |#define MEDIA_SIZE_TOTAL_BYTES      1
                            18728 ; 60   |#define MEDIA_SIZE_BYTES_PER_SECTOR 2
                            18729 ; 61   |#define MEDIA_SIZE_IN_MEGABYTES     3     
                            18730 ; 62   |
                            18731 ; 63   |#define READ_TYPE_NORMAL            0
                            18732 ; 64   |#define READ_TYPE_FAT               1
                            18733 ; 65   |#define READ_TYPE_RAW               2
                            18734 ; 66   |
                            18735 ; 67   |
                            18736 ; 68   |#ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            18737 ; 69   |    #define WRITE_TYPE_RANDOM                   0
                            18738 ; 70   |    #define WRITE_TYPE_SEQ_FIRST                1
                            18739 ; 71   |    #define WRITE_TYPE_SEQ_NEXT                 2
                            18740 ; 72   |    #define WRITE_TYPE_RESET_CLEAN_UP           3
                            18741 ; 73   |    #define WRITE_TYPE_PARTIAL_SEQ_FIRST        4
                            18742 ; 74   |    #define WRITE_TYPE_PARTIAL_SEQ_NEXT         5
                            18743 ; 75   |    #define WRITE_TYPE_PARTIAL_SEQ_LAST         6
                            18744 ; 76   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            18745 ; 77   |        #define WRITE_TYPE_RANDOM_RAW               7
                            18746 ; 78   |        #define WRITE_TYPE_SEQ_FIRST_RAW            8
                            18747 ; 79   |        #define WRITE_TYPE_SEQ_NEXT_RAW             9
                            18748 ; 80   |        #define WRITE_TYPE_PARTIAL_SEQ_FIRST_RAW    10
                            18749 ; 81   |        #define WRITE_TYPE_PARTIAL_SEQ_NEXT_RAW     11
                            18750 ; 82   |        #define WRITE_TYPE_PARTIAL_SEQ_LAST_RAW     12
                            18751 ; 83   |    #endif
                            18752 ; 84   |#else
                            18753 ; 85   |    #define WRITE_TYPE_RANDOM                   0
                            18754 ; 86   |    #define WRITE_TYPE_SEQ_FIRST                1
                            18755 ; 87   |    #define WRITE_TYPE_SEQ_NEXT                 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 312

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18756 ; 88   |    #ifdef MEDIA_DDI_RAW_SECTOR_SERVER_ENABLE
                            18757 ; 89   |        #define WRITE_TYPE_RANDOM_RAW               3
                            18758 ; 90   |        #define WRITE_TYPE_SEQ_FIRST_RAW            4
                            18759 ; 91   |        #define WRITE_TYPE_SEQ_NEXT_RAW             5
                            18760 ; 92   |    #endif
                            18761 ; 93   |#endif
                            18762 ; 94   |    #define WRITE_TYPE_UNDEFINED 0xFFFFFF
                            18763 ; 95   |
                            18764 ; 96   |
                            18765 ; 97   |#ifndef MAX_FILENAME_LENGTH
                            18766 ; 98   |#define MAX_FILENAME_LENGTH 256
                            18767 ; 99   |#endif
                            18768 ; 100  |
                            18769 ; 101  |typedef struct {
                            18770 ; 102  |    WORD wNumberOfZones;
                            18771 ; 103  |    WORD wSizeInMegaBytes;
                            18772 ; 104  |} SMARTMEDIA_CHIP_INFO;
                            18773 ; 105  |
                            18774 ; 106  |typedef struct {
                            18775 ; 107  |    WORD wBootIdentification;
                            18776 ; 108  |    WORD wStartHeadNumber;
                            18777 ; 109  |    WORD wStartSectorNumber;
                            18778 ; 110  |    WORD wStartCylinderNumber;
                            18779 ; 111  |    WORD wSystemIdentification;
                            18780 ; 112  |    WORD wEndHeadNumber;
                            18781 ; 113  |    WORD wEndSectorNumber;
                            18782 ; 114  |    WORD wEndCylinderNumber;
                            18783 ; 115  |    WORD wStartLogicalSectorNumberHigh;
                            18784 ; 116  |    WORD wStartLogicalSectorNumberLow;
                            18785 ; 117  |    WORD wPartitionSizeHigh;
                            18786 ; 118  |    WORD wPartitionSizeLow;
                            18787 ; 119  |} SMARTMEDIA_PARTITION_TABLE;
                            18788 ; 120  |
                            18789 ; 121  |typedef struct {
                            18790 ; 122  |    WORD wWord0;
                            18791 ; 123  |    WORD wWord1;
                            18792 ; 124  |    WORD wWord2;
                            18793 ; 125  |} SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME;
                            18794 ; 126  |
                            18795 ; 127  |typedef struct {
                            18796 ; 128  |    WORD wWord0;
                            18797 ; 129  |    WORD wWord1;
                            18798 ; 130  |} SMARTMEDIA_CIS_IDI_PRODUCT_NAME;
                            18799 ; 131  |
                            18800 ; 132  |typedef struct {
                            18801 ; 133  |    WORD wWord0;
                            18802 ; 134  |    WORD wWord1;
                            18803 ; 135  |} SMARTMEDIA_CIS_IDI_PRODUCT_VERSION;
                            18804 ; 136  |
                            18805 ; 137  |typedef struct {
                            18806 ; 138  |    WORD wWord0;
                            18807 ; 139  |    WORD wWord1;
                            18808 ; 140  |    WORD wWord2;
                            18809 ; 141  |    WORD wWord3;
                            18810 ; 142  |} SMARTMEDIA_CIS_IDI_SERIAL_NUMBER;
                            18811 ; 143  |
                            18812 ; 144  |typedef struct {
                            18813 ; 145  |    WORD wWord0;
                            18814 ; 146  |} SMARTMEDIA_CIS_IDI_MODEL_NUMBER;
                            18815 ; 147  |
                            18816 ; 148  |typedef struct {
                            18817 ; 149  |    SMARTMEDIA_CIS_IDI_MANUFACTURER_NAME ManufacturerName;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 313

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18818 ; 150  |    SMARTMEDIA_CIS_IDI_PRODUCT_NAME ProductName;
                            18819 ; 151  |    SMARTMEDIA_CIS_IDI_PRODUCT_VERSION ProductVersion;
                            18820 ; 152  |    SMARTMEDIA_CIS_IDI_SERIAL_NUMBER SerialNumber;
                            18821 ; 153  |    SMARTMEDIA_CIS_IDI_MODEL_NUMBER ModelNumber;
                            18822 ; 154  |} SMARTMEDIA_CIS_IDI_TABLE;
                            18823 ; 155  |   
                            18824 ; 156  |typedef struct {
                            18825 ; 157  |    WORD wPageSizeInBytes;
                            18826 ; 158  |    WORD wRedundantAreaSizeInBytes;
                            18827 ; 159  |    WORD wNumberOfPagesPerBlock;
                            18828 ; 160  |    WORD wNumberOfBlocksPerZone;
                            18829 ; 161  |    WORD wNumberOfZonesInMedia;
                            18830 ; 162  |    WORD wMediaSizeInMBytes;
                            18831 ; 163  |    SMARTMEDIA_PARTITION_TABLE * pPartitionTable;
                            18832 ; 164  |    SMARTMEDIA_CIS_IDI_TABLE * pCisIdiTable;
                            18833 ; 165  |    WORD wMediaFlagStatus;
                            18834 ; 166  |    WORD wNumberOfBlocksToTheCisIdiBlock;
                            18835 ; 167  |    WORD wTotalNumberOfPhysicalBlocks;
                            18836 ; 168  |    WORD wNumberOfSystemBlocks;
                            18837 ; 169  |} SMARTMEDIA_ENTRY_TABLE;
                            18838 ; 170  |
                            18839 ; 171  |typedef struct {
                            18840 ; 172  |    WORD wDevice;        
                            18841 ; 173  |    WORD wDirtyBlockFlag;
                            18842 ; 174  |    WORD wCleanTailFlag; 
                            18843 ; 175  |    WORD wLogDOSPage;    
                            18844 ; 176  |    WORD wSrcLogBlock;   
                            18845 ; 177  |    WORD wSrcPhyBlock;   
                            18846 ; 178  |    WORD wDestPhyBlock;  
                            18847 ; 179  |    WORD wStartSrcPage;  
                            18848 ; 180  |    WORD wStartDestPage; 
                            18849 ; 181  |    WORD wPagesToCopy;   
                            18850 ; 182  |    WORD wReplaceBuff;   
                            18851 ; 183  |    WORD wReplaceRdnt;
                            18852 ; 184  |    #ifdef MEDIA_DDI_PARTIAL_SEQ_ENABLE
                            18853 ; 185  |        WORD wFirstCount;
                            18854 ; 186  |        WORD wNextCount;
                            18855 ; 187  |        WORD wLastCount;
                            18856 ; 188  |    #endif
                            18857 ; 189  |} SMARTMEDIA_FWPPS_TABLE;
                            18858 ; 190  |
                            18859 ; 191  |typedef struct {
                            18860 ; 192  |    WORD wWord0;
                            18861 ; 193  |    WORD wWord1;
                            18862 ; 194  |    WORD wWord2;
                            18863 ; 195  |    WORD wWord3;
                            18864 ; 196  |} DIRECTORY_NAME;
                            18865 ; 197  |
                            18866 ; 198  |typedef struct {
                            18867 ; 199  |    WORD wWord0;
                            18868 ; 200  |    WORD wWord1;
                            18869 ; 201  |} DIRECTORY_EXTENSION;
                            18870 ; 202  |
                            18871 ; 203  |typedef struct {
                            18872 ; 204  |    WORD wWord0;
                            18873 ; 205  |    WORD wWord1;
                            18874 ; 206  |} DIRECTORY_SIZE;
                            18875 ; 207  |
                            18876 ; 208  |typedef struct {
                            18877 ; 209  |    DIRECTORY_NAME Name;
                            18878 ; 210  |    DIRECTORY_EXTENSION Extension;
                            18879 ; 211  |    WORD wAttribute;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 314

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18880 ; 212  |    WORD wReserved[4];
                            18881 ; 213  |    WORD wCreationTime;
                            18882 ; 214  |    WORD wCreationData;
                            18883 ; 215  |    WORD wFirstCluster;
                            18884 ; 216  |    DIRECTORY_SIZE Size;
                            18885 ; 217  |    WORD wCurrentCluster;
                            18886 ; 218  |    WORD wPointer;
                            18887 ; 219  |    WORD wRecord;
                            18888 ; 220  |    WORD wRd;
                            18889 ; 221  |} DIRECTORY_FILE_CONTROL_BLOCK;
                            18890 ; 222  |
                            18891 ; 223  |// TODO:  clean this up.  There are two versions.
                            18892 ; 224  |struct FCB
                            18893 ; 225  |{
                            18894 ; 226  |    _packed BYTE m_szFileName[9];       //0-2
                            18895 ; 227  |    int     m_wReserved;                //3
                            18896 ; 228  |    _packed BYTE m_szExt[4];            //4-5
                            18897 ; 229  |    int     m_wAttributes;              //6
                            18898 ; 230  |    int     m_wReserved2[4];            //7,8,9,a
                            18899 ; 231  |    int     m_wTimeofCreation;          //b
                            18900 ; 232  |    int     m_wDateofCreation;          //c
                            18901 ; 233  |    int     m_wFirstCluster;            //d
                            18902 ; 234  |    int     m_wFileSizeHigh;            //e
                            18903 ; 235  |    int     m_wFileSizeLow;             //f
                            18904 ; 236  |};
                            18905 ; 237  |
                            18906 ; 238  |
                            18907 ; 239  |typedef struct {
                            18908 ; 240  |    WORD wFirstClusterCurrentDirectory;
                            18909 ; 241  |    WORD wFirstClusterParentDirectory;
                            18910 ; 242  |    WORD wAbsSectorCurrentlyCached;
                            18911 ; 243  |    WORD wCurrentRelativeSector;
                            18912 ; 244  |    WORD wNumberOfSectors;
                            18913 ; 245  |    WORD wCurrentRecordLoadedInDcb;
                            18914 ; 246  |    WORD wBufferedRecord;
                            18915 ; 247  |    WORD wMaxNumberRecordsCurrentDirectory;
                            18916 ; 248  |    WORD * pwPointerToBuffer;
                            18917 ; 249  |    WORD * pwPointerToPath;
                            18918 ; 250  |    DIRECTORY_FILE_CONTROL_BLOCK * pDirFcb;
                            18919 ; 251  |} DIRECTORY_CONTROL_BLOCK;
                            18920 ; 252  |
                            18921 ; 253  |typedef struct {
                            18922 ; 254  |    WORD wWord0;
                            18923 ; 255  |    WORD wWord1;
                            18924 ; 256  |    WORD wWord2;
                            18925 ; 257  |    WORD wWord3;
                            18926 ; 258  |} FILE_NAME;
                            18927 ; 259  |
                            18928 ; 260  |typedef struct {
                            18929 ; 261  |    WORD wWord0;
                            18930 ; 262  |    WORD wWord1;
                            18931 ; 263  |} FILE_EXTENSION;
                            18932 ; 264  |
                            18933 ; 265  |typedef struct {
                            18934 ; 266  |    WORD wWord0;
                            18935 ; 267  |    WORD wWord1;
                            18936 ; 268  |} FILE_SIZE;
                            18937 ; 269  |
                            18938 ; 270  |typedef union {
                            18939 ; 271  |    struct {
                            18940 ; 272  |        int Read        :1;
                            18941 ; 273  |        int Write       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 315

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18942 ; 274  |        int Append      :1;
                            18943 ; 275  |        int Truncate    :1;
                            18944 ; 276  |        int Create      :1;
                            18945 ; 277  |        int Rsrv        :3;
                            18946 ; 278  |        int Mode        :8;
                            18947 ; 279  |        int Device      :8;
                            18948 ; 280  |    } B;
                            18949 ; 281  |    int I;
                            18950 ; 282  |} FILE_FLAGS;
                            18951 ; 283  |
                            18952 ; 284  |typedef struct {
                            18953 ; 285  |    WORD wWord0;
                            18954 ; 286  |    WORD wWord1;
                            18955 ; 287  |} FILE_BYTE_CURRENT;
                            18956 ; 288  |
                            18957 ; 289  |typedef struct {
                            18958 ; 290  |    FILE_NAME Name;
                            18959 ; 291  |    FILE_EXTENSION Extension;
                            18960 ; 292  |    WORD wAttributes;
                            18961 ; 293  |    WORD wReserved[4];
                            18962 ; 294  |    WORD wCreationTime;
                            18963 ; 295  |    WORD wCreationData;
                            18964 ; 296  |    WORD wFirstCluster;
                            18965 ; 297  |    FILE_SIZE Size;
                            18966 ; 298  |    WORD wCurrentCluster;
                            18967 ; 299  |    WORD wPointer;
                            18968 ; 300  |    WORD wRecord;
                            18969 ; 301  |    WORD wRd;
                            18970 ; 302  |    FILE_FLAGS Flags;
                            18971 ; 303  |    FILE_BYTE_CURRENT FcbByteCurrent;
                            18972 ; 304  |    WORD wFcbFlagEndOfCx;
                            18973 ; 305  |} FILE_CONTROL_BLOCK;    
                            18974 ; 306  |
                            18975 ; 307  |typedef struct {
                            18976 ; 308  |    WORD wWord0;
                            18977 ; 309  |    WORD wWord1;
                            18978 ; 310  |    WORD wWord2;
                            18979 ; 311  |    WORD wWord3;
                            18980 ; 312  |} VOLUME_LABEL;
                            18981 ; 313  |
                            18982 ; 314  |typedef struct {
                            18983 ; 315  |    WORD wFATPhysicalBlock1;
                            18984 ; 316  |    WORD wFATPhysicalBlock2;
                            18985 ; 317  |    WORD wFATPhysicalBlock3;
                            18986 ; 318  |    WORD wFATPhysicalBlock4;
                            18987 ; 319  |} FAT_PHYSICAL_BLOCK_LIST;
                            18988 ; 320  |
                            18989 ; 321  |typedef struct {
                            18990 ; 322  |    WORD wFATSectorInCache;
                            18991 ; 323  |    WORD wLastClusterFree;
                            18992 ; 324  |    WORD wNumberOfUsedClusters;
                            18993 ; 325  |    WORD wNumberOfFreeClusters;
                            18994 ; 326  |    WORD wNumberOfBadClusters;
                            18995 ; 327  |    WORD wNumberOfReservedClusters;
                            18996 ; 328  |    WORD wControl;
                            18997 ; 329  |    WORD * pwSectorCache;
                            18998 ; 330  |    FAT_PHYSICAL_BLOCK_LIST FATPhysicalLocationList;
                            18999 ; 331  |} FAT_TABLE;
                            19000 ; 332  |
                            19001 ; 333  |typedef struct {
                            19002 ; 334  |    WORD wStateMediaTable;
                            19003 ; 335  |    WORD wTypeFs;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 316

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19004 ; 336  |    WORD wBytesPerSector;
                            19005 ; 337  |    WORD wSectorsPerCluster;
                            19006 ; 338  |    WORD wNumberOfReservedSectors;
                            19007 ; 339  |    WORD wMaximumNumberOfFATs;
                            19008 ; 340  |    WORD wMaxRootDirectoryEntries;
                            19009 ; 341  |    WORD wTotalSectors;
                            19010 ; 342  |    WORD wNumberOfFATSectors;
                            19011 ; 343  |    WORD wNumberOfSectorsPerTrack;
                            19012 ; 344  |    WORD wNumberOfHeads;
                            19013 ; 345  |    WORD wNumberOfHiddenSectorsMSB;
                            19014 ; 346  |    WORD wNumberOfHiddenSectorsLSB;
                            19015 ; 347  |    WORD wTotalSectors32MSB;
                            19016 ; 348  |    WORD wTotalSectors32LSB;
                            19017 ; 349  |    WORD wDriverNumber;
                            19018 ; 350  |    WORD wExtendedBootSignature;
                            19019 ; 351  |    WORD wVolumeIDMSB;
                            19020 ; 352  |    WORD wVolumeIDLSB;
                            19021 ; 353  |    VOLUME_LABEL VolumeLabel;
                            19022 ; 354  |    WORD * pwWriteBuffer;
                            19023 ; 355  |    WORD wPrimaryFATRelativeSector;
                            19024 ; 356  |    WORD wSecondaryFATRelativeSector;
                            19025 ; 357  |    WORD wRootDirectoryRelativeSector;
                            19026 ; 358  |    WORD wFirstSectorNumberDataZone;
                            19027 ; 359  |    WORD wMaxNumberOfFATEntries;
                            19028 ; 360  |    WORD wRootDirectorySizeInSectors;
                            19029 ; 361  |    WORD wDataAreaSizeInSectors;
                            19030 ; 362  |} MEDIA_TABLE;
                            19031 ; 363  |
                            19032 ; 364  |typedef struct {
                            19033 ; 365  |    MEDIA_TABLE * pMediaTable;
                            19034 ; 366  |    DIRECTORY_CONTROL_BLOCK * pDirectoryControlBlock;
                            19035 ; 367  |    FAT_TABLE * pFATTable;
                            19036 ; 368  |} DEVICE_CONTROL_TABLE;
                            19037 ; 369  |    
                            19038 ; 370  |typedef struct {
                            19039 ; 371  |    WORD dwTotalSizeInMegaBytes;        // dwTotalSizeInMegaBytes is limited
                            19040 ; 372  |                                        //  to 2-bytes for compatibility with
                            19041 ; 373  |                                        //  older host drivers.
                            19042 ; 374  |    DWORD dwTotalNumberOfSectors;
                            19043 ; 375  |    DWORD dwTotalNumberOfBytes;
                            19044 ; 376  |    WORD wSectorSizeInBytes;
                            19045 ; 377  |} MEDIA_SIZE;
                            19046 ; 378  |
                            19047 ; 379  |typedef struct {
                            19048 ; 380  |    BOOL    bInstalled;
                            19049 ; 381  |    INT     iPbsSectorOffset;   // from the beginning of the data drive 
                            19050 ; 382  |    DWORD   dwSize;
                            19051 ; 383  |} DATA_DRIVE_PBS_LOC;
                            19052 ; 384  |extern  INT _reentrant FSFileOpen(_packed BYTE *fname,INT attribute, INT DeviceNumber);
                            19053 ; 385  |extern  INT _reentrant FSFastOpen(DWORD Key, INT attribute);
                            19054 ; 386  |extern  INT FSFileDelete(_packed BYTE *fname,INT DeviceNumber);
                            19055 ; 387  |extern  INT FSFileCreate(_packed BYTE *fname,INT DeviceNumber);
                            19056 ; 388  |extern  INT _reentrant FSChangeDir(_packed BYTE *dirname,INT DeviceNumber);
                            19057 ; 389  |extern  INT _reentrant FSCreateDir(_packed BYTE *dirname,INT DeviceNumber);
                            19058 ; 390  |extern  INT _reentrant FSDeleteDir(_packed BYTE *dirname,INT DeviceNumber);
                            19059 ; 391  |extern  INT _reentrant FSFileAppend(_packed BYTE *fname,INT DeviceNumber);
                            19060 ; 392  |extern  INT _reentrant FSFileRead(INT BytestoRead, INT Handle, INT memory_type, INT modulo
                                  , WORD *buffer);
                            19061 ; 393  |extern  INT _reentrant FSFileWrite(INT wNumberBytes, INT Handle, INT memory_type, INT iMod
                                  ulo, WORD *buffer);
                            19062 ; 394  |extern  INT _reentrant FSFileClose(INT Handle);
                            19063 ; 395  |extern  LONG _reentrant FSFileSize(INT HandleNumber);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 317

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19064 ; 396  |extern  LONG  FSSize(INT DeviceNum, INT TYPE);   
                            19065 ; 397  |extern  INT FSFreeClusters(INT Device);
                            19066 ; 398  |extern  INT BytesPerCluster(INT Device);
                            19067 ; 399  |
                            19068 ; 400  |
                            19069 ; 401  |
                            19070 ; 402  |//extern  INT FSFileCreate(_packed BYTE *pbFileName, BYTE bDevice);
                            19071 ; 403  |//extern  INT FSFileDelete(_packed BYTE *pbFileName, BYTE bDevice);
                            19072 ; 404  |extern  INT FSFileRename(_packed BYTE *pbCurFilename, _packed BYTE *pbNewFilename, BYTE bD
                                  evice);
                            19073 ; 405  |//extern  INT _reentrant FSFileAttribute(_packed BYTE *pbFilename, WORD wAttributes, BYTE 
                                  bDevice);
                            19074 ; 406  |//extern  INT FSFileAppend(_packed BYTE *pbFileName, BYTE bDevice);
                            19075 ; 407  |//extern  INT FSFileOpen(_packed BYTE *pbFileName, WORD wAttributes, BYTE bDevice);
                            19076 ; 408  |//extern  INT FSFileClose(INT bHandle);
                            19077 ; 409  |//extern  INT FSFileRead(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WOR
                                  D *pwBuffer);
                            19078 ; 410  |//extern  INT FSFileWrite(WORD wNumberBytes, BYTE bHandle, WORD wMemSpace, INT iModulo, WO
                                  RD *pwBuffer);
                            19079 ; 411  |extern  INT _reentrant fseek( INT handle , LONG offset, INT iOrigin );
                            19080 ; 412  |extern  INT _reentrant FSFileEof(INT Handle);
                            19081 ; 413  |extern INT _reentrant FSFileAttribute(INT Attributes, _packed BYTE *fname, INT DeviceNumbe
                                  r);
                            19082 ; 414  |extern INT _reentrant FSFileAttributeClear(INT Attributes, _packed BYTE *fname, INT Device
                                  Number);
                            19083 ; 415  |//extern  LONG FSFileSize(INT bHandle);
                            19084 ; 416  |extern _asmfunc INT FSPresent(BYTE bDevice);
                            19085 ; 417  |extern _asmfunc INT FSType(BYTE bDevice);
                            19086 ; 418  |//extern LONG FSSize(WORD wDevice, WORD wReturnType);
                            19087 ; 419  |//extern INT FSChangeDir(_packed BYTE *pbDirName, BYTE bDevice);
                            19088 ; 420  |//extern INT FSCreateDir(_packed BYTE *pbDirName, BYTE bDevice);
                            19089 ; 421  |//extern INT FSDeleteDir(_packed BYTE *pbDirName, BYTE bDevice);
                            19090 ; 422  |extern _asmfunc void SysLoadFATWrite(void);
                            19091 ; 423  |extern _asmfunc INT SysUnLoadFATWrite(void);
                            19092 ; 424  |extern LONG _reentrant ftell(INT iHandle);
                            19093 ; 425  |extern _asmfunc struct FCB * ReadDirectory(int iDevice, int iEntry);
                            19094 ; 426  |
                            19095 ; 427  |#endif
                            19096 
                            19098 
                            19099 ; 7    |#include "metadata.h"
                            19100 
                            19102 
                            19103 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19104 ; 2    |// Copyright(C) SigmaTel, Inc. 2002
                            19105 ; 3    |//
                            19106 ; 4    |// Filename: metadata.h
                            19107 ; 5    |// Description:
                            19108 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19109 ; 7    |
                            19110 ; 8    |#ifndef _METADATA_H
                            19111 ; 9    |#define _METADATA_H
                            19112 ; 10   |
                            19113 ; 11   |///////////////////////////////////////////////////////////////////////////////
                            19114 ; 12   |// MetaData definitions
                            19115 ; 13   |///////////////////////////////////////////////////////////////////////////////
                            19116 ; 14   |
                            19117 ; 15   |//#define MMC_CMD59       0x40|59
                            19118 ; 16   |
                            19119 ; 17   |///////////////////////////////////////////////////////////////////////////////
                            19120 ; 18   |// Meta Data structure definitions
                            19121 ; 19   |///////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 318

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19122 ; 20   |
                            19123 ; 21   |///////////////////////////////////////////////////////////////////////////////
                            19124 ; 22   |// MetaData definitions
                            19125 ; 23   |
                            19126 ; 24   |#define META_DATA_FOUND                     (WORD)(0)
                            19127 ; 25   |#define META_DATA_NOT_FOUND                 (WORD)(0x100)
                            19128 ; 26   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            19129 ; 27   |#define META_DATA_FILEOPEN_ERROR            (WORD)(0x200)
                            19130 ; 28   |#define META_DATA_FILEREAD_ERROR            (WORD)(0x201)
                            19131 ; 29   |#define META_DATA_FILECLOSE_ERROR           (WORD)(0x202)
                            19132 ; 30   |#define META_DATA_FILESEEK_ERROR            (WORD)(0x203)
                            19133 ; 31   |#define META_DATA_FILEWRITE_ERROR           (WORD)(0x204)
                            19134 ; 32   |#define META_DATA_SUCCESS                               (WORD)(0x205)
                            19135 ; 33   |
                            19136 ; 34   |#define META_DATA_NOT_VBR_FORMAT            (WORD)(0x102)
                            19137 ; 35   |
                            19138 ; 36   |// VBR
                            19139 ; 37   |#define VBR_NOT_DETERMINED 0
                            19140 ; 38   |#define VBR_TRUE 1
                            19141 ; 39   |
                            19142 ; 40   |#ifndef TITLE_SIZE
                            19143 ; 41   |//#define TITLE_SIZE 30
                            19144 ; 42   |#ifndef USE_PLAYLIST3
                            19145 ; 43   |#define TITLE_SIZE 256          //was 30 but LFNs require up to 256!
                            19146 ; 44   |#else
                            19147 ; 45   |#define TITLE_SIZE 80           //was 256 but music library only store up to 129!
                            19148 ; 46   |#endif
                            19149 ; 47   |#endif
                            19150 ; 48   |
                            19151 ; 49   |#ifndef ARTIST_SIZE
                            19152 ; 50   |#ifndef USE_PLAYLIST3
                            19153 ; 51   |//#define ARTIST_SIZE 30
                            19154 ; 52   |#define ARTIST_SIZE 100         // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            19155 ; 53   |#else
                            19156 ; 54   |#define ARTIST_SIZE 48          // increase artist size for use with ID3V2 tags (Stmp00003
                                  110)
                            19157 ; 55   |#endif
                            19158 ; 56   |#endif
                            19159 ; 57   |
                            19160 ; 58   |#ifndef ALBUM_SIZE
                            19161 ; 59   |#ifndef USE_PLAYLIST3
                            19162 ; 60   |//#define ALBUM_SIZE 30
                            19163 ; 61   |#define ALBUM_SIZE 50           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            19164 ; 62   |#else
                            19165 ; 63   |#define ALBUM_SIZE 48           // increase album size (not as much) for use with ID3V2 ta
                                  gs (Stmp00003110)
                            19166 ; 64   |#endif
                            19167 ; 65   |#endif
                            19168 ; 66   |
                            19169 ; 67   |#ifdef USE_PLAYLIST3
                            19170 ; 68   |#ifndef GENRE_SIZE
                            19171 ; 69   |#define GENRE_SIZE 20
                            19172 ; 70   |#endif
                            19173 ; 71   |
                            19174 ; 72   |#ifndef YEAR_SIZE
                            19175 ; 73   |#define YEAR_SIZE 8
                            19176 ; 74   |#endif
                            19177 ; 75   |
                            19178 ; 76   |#ifndef TRACKNUM_SIZE
                            19179 ; 77   |#define TRACKNUM_SIZE 5 // assume track number is smaller than 0xfff (12bit or 4095)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 319

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19180 ; 78   |#endif
                            19181 ; 79   |
                            19182 ; 80   |#define MAX_TRACK_NUMBER 0x000fff
                            19183 ; 81   |#define UNKNOWN_TRACK_NUMBER MAX_TRACK_NUMBER
                            19184 ; 82   |#endif
                            19185 ; 83   |
                            19186 ; 84   |#define XING_TOC_SIZE   100
                            19187 ; 85   |#if MTP_BUILD
                            19188 ; 86   |// This size is used to build table for FF/RW for vbr songs,
                            19189 ; 87   |// and as there is no such function in mtp mode, it is reduced to release y-memory.
                            19190 ; 88   |#define VBR_TOC_SIZE    2
                            19191 ; 89   |#else
                            19192 ; 90   |#define VBR_TOC_SIZE    200
                            19193 ; 91   |#endif
                            19194 ; 92   |
                            19195 ; 93   |extern UCS3 g_wSongTitle[TITLE_SIZE];
                            19196 ; 94   |extern UCS3 g_wSongArtist[ARTIST_SIZE];
                            19197 ; 95   |extern UCS3 g_wSongAlbum[ALBUM_SIZE];
                            19198 ; 96   |#ifdef USE_PLAYLIST3
                            19199 ; 97   |extern UCS3 g_wSongGenre[GENRE_SIZE];
                            19200 ; 98   |extern UCS3 g_wSongYear[YEAR_SIZE];
                            19201 ; 99   |extern WORD g_wSongTrackNum;
                            19202 ; 100  |#endif
                            19203 ; 101  |
                            19204 ; 102  |extern WORD g_wVBRTOCTable[VBR_TOC_SIZE];
                            19205 ; 103  |
                            19206 ; 104  |typedef struct {
                            19207 ; 105  |    WORD        iTitleBufferLength;
                            19208 ; 106  |        UCS3       *wTitle;        // Title of Song
                            19209 ; 107  |    WORD        iArtistBufferLength;
                            19210 ; 108  |    UCS3       *wArtist;
                            19211 ; 109  |    WORD        iAlbumBufferLength;
                            19212 ; 110  |    UCS3       *wAlbum;
                            19213 ; 111  |#ifdef USE_PLAYLIST3
                            19214 ; 112  |    WORD        iGenreBufferLength;
                            19215 ; 113  |    UCS3       *wGenre;
                            19216 ; 114  |    WORD        iYearBufferLength;
                            19217 ; 115  |    UCS3       *wYear;
                            19218 ; 116  |    WORD        wTrackNum;
                            19219 ; 117  |#endif
                            19220 ; 118  |    BYTE       btGenre;       // Genre of audio file -- if MP3, use the ID3v1 tag byte
                            19221 ; 119  |        WORD       wSampRate;     // Sample Rate of song (Hz)
                            19222 ; 120  |        WORD       wNumChannels;
                            19223 ; 121  |        WORD       wBitRate;      // Bitrate of song (for MP3 VBR, this will be first bitr
                                  ate found)
                            19224 ; 122  |        LONG       iTime;                 // Length of song in seconds
                            19225 ; 123  |        DWORD      dwStartPos;    // Position where audio starts. (if required by the deco
                                  der)
                            19226 ; 124  |        DWORD      dwNumBytes;    // Total Bytes in audio part of song
                            19227 ; 125  |    DWORD      dwDataBytes;   // for wma; (total bytes - header bytes)
                            19228 ; 126  |        DWORD      dwNumFrames;   // See note below on frames
                            19229 ; 127  |        BOOL       bVBR;                  // 0 = CBR or does not apply , 1 = VBR (**see qu
                                  estion below**)
                            19230 ; 128  |        INT                iFileType;     // 0 = unknown, 1 = MP3, 2 = WMA, 4 = AAC, 8 = I
                                  MA ADPCM, etc (use defines below)
                            19231 ; 129  |        INT                iResourceNum;  // Resource number of the decoder that needed fo
                                  r this file
                            19232 ; 130  |} FILE_META_DATA;
                            19233 ; 131  |
                            19234 ; 132  |// File Type Defines (use for iFileType) -- matches bit defines in sysequ.inc
                            19235 ; 133  |#define UNKNOWN_TYPE   0
                            19236 ; 134  |#define MP3_TYPE       1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 320

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19237 ; 135  |#define WMA_TYPE       2
                            19238 ; 136  |#define AAC_TYPE       4
                            19239 ; 137  |#define IMA_ADPCM_TYPE 8
                            19240 ; 138  |#define MS_ADPCM_TYPE  16
                            19241 ; 139  |#define PCM_WAV_TYPE   32
                            19242 ; 140  |#define ASF_TYPE       64
                            19243 ; 141  |#define AUDIBLE_ACELP_TYPE 128
                            19244 ; 142  |#define AUDIBLE_MP3_TYPE   256          // 9/28/04 mmiu
                            19245 ; 143  |
                            19246 ; 144  |#define SMV_ADPCM_TYPE 512
                            19247 ; 145  |
                            19248 ; 146  |
                            19249 ; 147  |//////SRS WOW DEFS/////////////////////////////////////////////////////////////
                            19250 ; 148  |// Sample rates
                            19251 ; 149  |#ifdef WOW
                            19252 ; 150  |#define SR_48KHZ        48000
                            19253 ; 151  |#define SR_44KHZ        44100
                            19254 ; 152  |#define SR_32KHZ        32000
                            19255 ; 153  |#define SR_24KHZ        24000
                            19256 ; 154  |#define SR_22KHZ        22050
                            19257 ; 155  |#define SR_16KHZ        16000
                            19258 ; 156  |#define SR_12KHZ        12000
                            19259 ; 157  |#define SR_11KHZ        11025
                            19260 ; 158  |#define SR_8KHZ          8000
                            19261 ; 159  |#endif
                            19262 ; 160  |
                            19263 ; 161  |
                            19264 ; 162  |///////////////////////////////////////////////////////////////////////////////
                            19265 ; 163  |// MetaData prototypes
                            19266 ; 164  |///////////////////////////////////////////////////////////////////////////////
                            19267 ; 165  |
                            19268 ; 166  |RETCODE _reentrant GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FILE_ME
                                  TA_DATA *MetaData);
                            19269 
                            19297 
                            19298 ; 167  |#ifdef USE_PLAYLIST3
                            19299 ; 168  |INT _reentrant GetRelativePath(int highlight_index, int browse_type, INT* PackedPathNameAd
                                  dress);
                            19300 ; 169  |INT _reentrant RetrieveSongInfo(INT a, INT b, INT *p_path);
                            19301 ; 170  |#endif
                            19302 ; 171  |
                            19303 ; 172  |#endif // #ifndef _METADATA_H
                            19304 
                            19306 
                            19307 ; 8    |
                            19308 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            19309 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            19310 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            19311 ; 12   |
                            19312 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecor
                                  dNum field in the following data structures.
                            19313 ; 14   |                                                                                        //
                                  An entry can have multiple records in the FAT for LFNs.
                            19314 ; 15   |                                                                                        //
                                  Records more than this number will not be included in the playlist content
                            19315 ; 16   |
                            19316 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            19317 ; 18   |
                            19318 ; 19   |#define  _MAX_DIR_DEPTH 8
                            19319 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
                            19320 ; 21   |
                            19321 ; 22   |struct Bookmark{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 321

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19322 ; 23   |        INT       m_iTracknum;
                            19323 ; 24   |        DWORD m_dwTrackPosBytes;
                            19324 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            19325 ; 26   |
                            19326 ; 27   |
                            19327 ; 28   |typedef struct{
                            19328 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            19329 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            19330 ; 31   |    unsigned int    m_iDevice:1;
                            19331 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            19332 ; 33   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            19333 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            19334 ; 35   |//////////////////////////////////////////////////////////////////////////////////////////
                                  /
                            19335 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file cont
                                  ents for this directory begin.
                            19336 ; 37   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            19337 ; 38   |        unsigned int    m_iDirSector1:21;
                            19338 ; 39   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            19339 ; 40   |        unsigned int    m_iDirOffset:12;
                            19340 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (L
                                  FN use).
                            19341 ; 42   |
                            19342 ; 43   |        unsigned int    m_iDirSector2:11;
                            19343 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memor
                                  y !!!
                            19344 ; 45   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //      
                            19345 ; 46   |#ifdef DEBUG_SFN
                            19346 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            19347 ; 48   |#endif
                            19348 ; 49   |}DirEntry;
                            19349 ; 50   |
                            19350 ; 51   |typedef struct{
                            19351 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            19352 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
                            19353 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was playe
                                  d atleast once. Currently not used.
                            19354 ; 55   |        unsigned int    m_iDirSector1:21;
                            19355 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            19356 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the curre
                                  nt playset.
                            19357 ; 58   |        unsigned int    m_iDirOffset:12;
                            19358 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            19359 ; 60   |        unsigned int    m_iDevice:1;
                            19360 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN us
                                  e).
                            19361 ; 62   |        unsigned int    m_iDirSector2:11;
                            19362 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            19363 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            19364 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            19365 ; 66   |#ifdef DEBUG_SFN
                            19366 ; 67   |        _packed BYTE name[SFN_LENGTH];
                            19367 ; 68   |#endif
                            19368 ; 69   |}FileEntry;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 322

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19369 
                            19414 
                            19415 ; 70   |
                            19416 ; 71   |typedef struct{
                            19417 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            19418 ; 73   |        unsigned int    iReason;
                            19419 ; 74   |        unsigned int iDevice;
                            19420 ; 75   |        unsigned int iPlayset;
                            19421 ; 76   |        unsigned int iDepth;
                            19422 ; 77   |        unsigned int iTrackOrder;
                            19423 ; 78   |        unsigned int iTrackNum;
                            19424 ; 79   |        FileEntry* pFileEntry;
                            19425 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory li
                                  nks within the recursion
                            19426 ; 81   |        unsigned int    iTotalLinks;
                            19427 ; 82   |}TraverseTreeParams;
                            19428 ; 83   |
                            19429 ; 84   |typedef struct{
                            19430 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            19431 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            19432 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            19433 ; 88   |        unsigned int iTrackNum;
                            19434 ; 89   |        unsigned int iTrackOrder;
                            19435 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            19436 ; 91   |        unsigned int iTotalLinks;
                            19437 ; 92   |}EntryAccessInfo;
                            19438 ; 93   |
                            19439 ; 94   |typedef struct{
                            19440 ; 95   |        void* pEntry;
                            19441 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            19442 ; 97   |}SFNStorage;
                            19443 ; 98   |
                            19444 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            19445 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not cont
                                  ain files.
                            19446 ; 101  |extern FileEntry g_FileEntryPool[];
                            19447 
                            19462 
                            19463 ; 102  |extern EntryAccessInfo g_CurrentTrack;
                            19464 ; 103  |extern int g_iPlaylistRepeat;
                            19465 ; 104  |extern int g_bPlaylistShuffle;
                            19466 
                            19474 
                            19475 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            19476 ; 106  |extern int g_iTotalTracks;
                            19477 ; 107  |
                            19478 ; 108  |extern int g_iPlaySet;
                            19479 ; 109  |
                            19480 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            19481 ; 111  |extern int g_iTotalDir;
                            19482 ; 112  |extern int g_iTotalFiles;
                            19483 ; 113  |
                            19484 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            19485 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            19486 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            19487 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            19488 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FI
                                  LE_META_DATA *MetaData);
                            19489 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
                            19490 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
                            19491 ; 121  |
                            19492 ; 122  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 323

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19493 
                            19495 
                            19496 ; 5    |#include "musiclib_ghdr.h"
                            19497 
                            19499 
                            19500 ; 1    |#ifndef MUSICLIB_GHDR_H
                            19501 ; 2    |#define MUSICLIB_GHDR_H
                            19502 ; 3    |
                            19503 ; 4    |#ifdef __cplusplus
                            19504 ; 5    |extern "C" {
                            19505 ; 6    |#endif
                            19506 ; 7    |
                            19507 ; 8    |/*========================================================================================
                                  ==========
                            19508 ; 9    |
                            19509 ; 10   |                                        General Description
                            19510 ; 11   |
                            19511 ; 12   |==========================================================================================
                                  ==========
                            19512 ; 13   |
                            19513 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            19514 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            19515 ; 16   |
                            19516 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            19517 ; 18   |
                            19518 ; 19   |PRODUCT NAMES: All
                            19519 ; 20   |
                            19520 ; 21   |GENERAL DESCRIPTION:
                            19521 ; 22   |
                            19522 ; 23   |    General description of this grouping of functions.
                            19523 ; 24   |
                            19524 ; 25   |Portability: All
                            19525 ; 26   |
                            19526 ; 27   |
                            19527 ; 28   |Revision History:
                            19528 ; 29   |
                            19529 ; 30   |                         Modification        Tracking
                            19530 ; 31   |Author                       Date             Number           Description of Changes
                            19531 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            19532 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            19533 ; 34   |
                            19534 ; 35   |
                            19535 ; 36   |==========================================================================================
                                  ==========
                            19536 ; 37   |                                            DESCRIPTION
                            19537 ; 38   |==========================================================================================
                                  ==========
                            19538 ; 39   |
                            19539 ; 40   |GLOBAL FUNCTIONS:
                            19540 ; 41   |    MF_global_func_name()
                            19541 ; 42   |
                            19542 ; 43   |TRACEABILITY MATRIX:
                            19543 ; 44   |    None
                            19544 ; 45   |
                            19545 ; 46   |==========================================================================================
                                  ========*/
                            19546 ; 47   |
                            19547 ; 48   |/*========================================================================================
                                  ==========
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 324

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19548 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            19549 ; 50   |==========================================================================================
                                  ========*/
                            19550 ; 51   |#ifdef WIN32
                            19551 ; 52   |#define _PC_SIMULATION_
                            19552 ; 53   |#else
                            19553 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            19554 ; 55   |#endif  // WIN32
                            19555 ; 56   |
                            19556 ; 57   |#if 1
                            19557 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            19558 ; 59   |#endif
                            19559 ; 60   |
                            19560 ; 61   |#if 1
                            19561 ; 62   |#define _AUDIBLE_       /* install audible list */
                            19562 ; 63   |#endif
                            19563 ; 64   |
                            19564 ; 65   |#if 1
                            19565 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            19566 ; 67   |#endif
                            19567 ; 68   |
                            19568 ; 69   |#ifdef PL3_FB
                            19569 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            19570 ; 71   |#endif
                            19571 ; 72   |
                            19572 ; 73   |#if 1
                            19573 ; 74   |#define _SUPPORT_2000_SONGS_
                            19574 ; 75   |#endif
                            19575 ; 76   |
                            19576 ; 77   |/*========================================================================================
                                  ==========
                            19577 ; 78   |                                           INCLUDE FILES
                            19578 ; 79   |==========================================================================================
                                  ========*/
                            19579 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            19580 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            19581 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            19582 ; 83   |#define OEM_SEEK_END    SEEK_END
                            19583 ; 84   |#else
                            19584 ; 85   |#define _X
                            19585 ; 86   |#define _Y
                            19586 ; 87   |#define _packed
                            19587 ; 88   |
                            19588 ; 89   |#define _asmfunc
                            19589 ; 90   |#define _reentrant
                            19590 ; 91   |
                            19591 ; 92   |#define OEM_SEEK_CUR    1
                            19592 ; 93   |#define OEM_SEEK_SET    0
                            19593 ; 94   |#define OEM_SEEK_END    2
                            19594 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            19595 ; 96   |
                            19596 ; 97   |#include "types.h"
                            19597 
                            19599 
                            19600 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            19601 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            19602 ; 3    |//
                            19603 ; 4    |// Filename: types.h
                            19604 ; 5    |// Description: Standard data types
                            19605 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            19606 ; 7    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 325

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19607 ; 8    |#ifndef _TYPES_H
                            19608 ; 9    |#define _TYPES_H
                            19609 ; 10   |
                            19610 ; 11   |// TODO:  move this outta here!
                            19611 ; 12   |#if !defined(NOERROR)
                            19612 ; 13   |#define NOERROR 0
                            19613 ; 14   |#define SUCCESS 0
                            19614 ; 15   |#endif 
                            19615 ; 16   |#if !defined(SUCCESS)
                            19616 ; 17   |#define SUCCESS  0
                            19617 ; 18   |#endif
                            19618 ; 19   |#if !defined(ERROR)
                            19619 ; 20   |#define ERROR   -1
                            19620 ; 21   |#endif
                            19621 ; 22   |#if !defined(FALSE)
                            19622 ; 23   |#define FALSE 0
                            19623 ; 24   |#endif
                            19624 ; 25   |#if !defined(TRUE)
                            19625 ; 26   |#define TRUE  1
                            19626 ; 27   |#endif
                            19627 ; 28   |
                            19628 ; 29   |#if !defined(NULL)
                            19629 ; 30   |#define NULL 0
                            19630 ; 31   |#endif
                            19631 ; 32   |
                            19632 ; 33   |#define MAX_INT     0x7FFFFF
                            19633 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            19634 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            19635 ; 36   |#define MAX_ULONG   (-1) 
                            19636 ; 37   |
                            19637 ; 38   |#define WORD_SIZE   24              // word size in bits
                            19638 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            19639 ; 40   |
                            19640 ; 41   |
                            19641 ; 42   |#define BYTE    unsigned char       // btVarName
                            19642 ; 43   |#define CHAR    signed char         // cVarName
                            19643 ; 44   |#define USHORT  unsigned short      // usVarName
                            19644 ; 45   |#define SHORT   unsigned short      // sVarName
                            19645 ; 46   |#define WORD    unsigned int        // wVarName
                            19646 ; 47   |#define INT     signed int          // iVarName
                            19647 ; 48   |#define DWORD   unsigned long       // dwVarName
                            19648 ; 49   |#define LONG    signed long         // lVarName
                            19649 ; 50   |#define BOOL    unsigned int        // bVarName
                            19650 ; 51   |#define FRACT   _fract              // frVarName
                            19651 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            19652 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            19653 ; 54   |#define FLOAT   float               // fVarName
                            19654 ; 55   |#define DBL     double              // dVarName
                            19655 ; 56   |#define ENUM    enum                // eVarName
                            19656 ; 57   |#define CMX     _complex            // cmxVarName
                            19657 ; 58   |typedef WORD UCS3;                   // 
                            19658 ; 59   |
                            19659 ; 60   |#define UINT16  unsigned short
                            19660 ; 61   |#define UINT8   unsigned char   
                            19661 ; 62   |#define UINT32  unsigned long
                            19662 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19663 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            19664 ; 65   |#define WCHAR   UINT16
                            19665 ; 66   |
                            19666 ; 67   |//UINT128 is 16 bytes or 6 words
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 326

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19667 ; 68   |typedef struct UINT128_3500 {   
                            19668 ; 69   |    int val[6];     
                            19669 ; 70   |} UINT128_3500;
                            19670 ; 71   |
                            19671 ; 72   |#define UINT128   UINT128_3500
                            19672 ; 73   |
                            19673 ; 74   |// Little endian word packed byte strings:   
                            19674 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19675 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19676 ; 77   |// Little endian word packed byte strings:   
                            19677 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            19678 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            19679 ; 80   |
                            19680 ; 81   |// Declare Memory Spaces To Use When Coding
                            19681 ; 82   |// A. Sector Buffers
                            19682 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            19683 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            19684 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            19685 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            19686 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            19687 ; 88   |// B. Media DDI Memory
                            19688 ; 89   |#define MEDIA_DDI_MEM _Y
                            19689 ; 90   |
                            19690 ; 91   |
                            19691 ; 92   |
                            19692 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            19693 ; 94   |// Examples of circular pointers:
                            19694 ; 95   |//    INT CIRC cpiVarName
                            19695 ; 96   |//    DWORD CIRC cpdwVarName
                            19696 ; 97   |
                            19697 ; 98   |#define RETCODE INT                 // rcVarName
                            19698 ; 99   |
                            19699 ; 100  |// generic bitfield structure
                            19700 ; 101  |struct Bitfield {
                            19701 ; 102  |    unsigned int B0  :1;
                            19702 ; 103  |    unsigned int B1  :1;
                            19703 ; 104  |    unsigned int B2  :1;
                            19704 ; 105  |    unsigned int B3  :1;
                            19705 ; 106  |    unsigned int B4  :1;
                            19706 ; 107  |    unsigned int B5  :1;
                            19707 ; 108  |    unsigned int B6  :1;
                            19708 ; 109  |    unsigned int B7  :1;
                            19709 ; 110  |    unsigned int B8  :1;
                            19710 ; 111  |    unsigned int B9  :1;
                            19711 ; 112  |    unsigned int B10 :1;
                            19712 ; 113  |    unsigned int B11 :1;
                            19713 ; 114  |    unsigned int B12 :1;
                            19714 ; 115  |    unsigned int B13 :1;
                            19715 ; 116  |    unsigned int B14 :1;
                            19716 ; 117  |    unsigned int B15 :1;
                            19717 ; 118  |    unsigned int B16 :1;
                            19718 ; 119  |    unsigned int B17 :1;
                            19719 ; 120  |    unsigned int B18 :1;
                            19720 ; 121  |    unsigned int B19 :1;
                            19721 ; 122  |    unsigned int B20 :1;
                            19722 ; 123  |    unsigned int B21 :1;
                            19723 ; 124  |    unsigned int B22 :1;
                            19724 ; 125  |    unsigned int B23 :1;
                            19725 ; 126  |};
                            19726 ; 127  |
                            19727 ; 128  |union BitInt {
                            19728 ; 129  |        struct Bitfield B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 327

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19729 ; 130  |        int        I;
                            19730 ; 131  |};
                            19731 ; 132  |
                            19732 ; 133  |#define MAX_MSG_LENGTH 10
                            19733 ; 134  |struct CMessage
                            19734 ; 135  |{
                            19735 ; 136  |        unsigned int m_uLength;
                            19736 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            19737 ; 138  |};
                            19738 ; 139  |
                            19739 ; 140  |typedef struct {
                            19740 ; 141  |    WORD m_wLength;
                            19741 ; 142  |    WORD m_wMessage;
                            19742 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            19743 ; 144  |} Message;
                            19744 ; 145  |
                            19745 ; 146  |struct MessageQueueDescriptor
                            19746 ; 147  |{
                            19747 ; 148  |        int *m_pBase;
                            19748 ; 149  |        int m_iModulo;
                            19749 ; 150  |        int m_iSize;
                            19750 ; 151  |        int *m_pHead;
                            19751 ; 152  |        int *m_pTail;
                            19752 ; 153  |};
                            19753 ; 154  |
                            19754 ; 155  |struct ModuleEntry
                            19755 ; 156  |{
                            19756 ; 157  |    int m_iSignaledEventMask;
                            19757 ; 158  |    int m_iWaitEventMask;
                            19758 ; 159  |    int m_iResourceOfCode;
                            19759 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            19760 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            19761 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            19762 ; 163  |    int m_uTimeOutHigh;
                            19763 ; 164  |    int m_uTimeOutLow;
                            19764 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            19765 ; 166  |};
                            19766 ; 167  |
                            19767 ; 168  |union WaitMask{
                            19768 ; 169  |    struct B{
                            19769 ; 170  |        unsigned int m_bNone     :1;
                            19770 ; 171  |        unsigned int m_bMessage  :1;
                            19771 ; 172  |        unsigned int m_bTimer    :1;
                            19772 ; 173  |        unsigned int m_bButton   :1;
                            19773 ; 174  |    } B;
                            19774 ; 175  |    int I;
                            19775 ; 176  |} ;
                            19776 ; 177  |
                            19777 ; 178  |
                            19778 ; 179  |struct Button {
                            19779 ; 180  |        WORD wButtonEvent;
                            19780 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            19781 ; 182  |};
                            19782 ; 183  |
                            19783 ; 184  |struct Message {
                            19784 ; 185  |        WORD wMsgLength;
                            19785 ; 186  |        WORD wMsgCommand;
                            19786 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            19787 ; 188  |};
                            19788 ; 189  |
                            19789 ; 190  |union EventTypes {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 328

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19790 ; 191  |        struct CMessage msg;
                            19791 ; 192  |        struct Button Button ;
                            19792 ; 193  |        struct Message Message;
                            19793 ; 194  |};
                            19794 ; 195  |
                            19795 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            19796 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            19797 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            19798 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            19799 ; 200  |
                            19800 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            19801 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            19802 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            19803 ; 204  |
                            19804 ; 205  |#if DEBUG
                            19805 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            19806 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            19807 ; 208  |#else 
                            19808 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            19809 ; 210  |#define DebugBuildAssert(x)    
                            19810 ; 211  |#endif
                            19811 ; 212  |
                            19812 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            19813 ; 214  |//  #pragma asm
                            19814 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            19815 ; 216  |//  #pragma endasm
                            19816 ; 217  |
                            19817 ; 218  |
                            19818 ; 219  |#ifdef COLOR_262K
                            19819 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            19820 ; 221  |#elif defined(COLOR_65K)
                            19821 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            19822 ; 223  |#else
                            19823 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            19824 ; 225  |#endif
                            19825 ; 226  |    
                            19826 ; 227  |#endif // #ifndef _TYPES_H
                            19827 
                            19829 
                            19830 ; 98   |#include "exec.h"
                            19831 
                            19833 
                            19834 ; 1    |#ifndef EXEC_H
                            19835 ; 2    |#define EXEC_H
                            19836 ; 3    |
                            19837 ; 4    |
                            19838 ; 5    |void _reentrant SysPostMessage(int iLength,...);
                            19839 ; 6    |int _asmfunc GetMessage(struct MessageQueueDescriptor*,struct CMessage * );
                            19840 ; 7    |long _asmfunc SysGetCurrentTime(void);
                            19841 ; 8    |
                            19842 ; 9    |
                            19843 ; 10   |#endif
                            19844 
                            19846 
                            19847 ; 99   |#include "messages.h"
                            19848 
                            19850 
                            19851 ; 1    |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 329

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19852 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                            19853 ; 3    |// Message defs
                            19854 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                            19855 ; 5    |
                            19856 ; 6    |#if (!defined(MSGEQU_INC))
                            19857 ; 7    |#define MSGEQU_INC 1
                            19858 ; 8    |
                            19859 ; 9    |
                            19860 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                            19861 ; 11   |
                            19862 ; 12   |
                            19863 ; 13   |#define MSG_TYPE_DECODER 0x000000
                            19864 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                            19865 ; 15   |#define MSG_TYPE_PARSER 0x020000
                            19866 ; 16   |#define MSG_TYPE_LCD 0x030000
                            19867 ; 17   |#define MSG_TYPE_MIXER 0x040000
                            19868 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                            19869 ; 19   |#define MSG_TYPE_MENU 0x060000
                            19870 ; 20   |#define MSG_TYPE_LED 0x070000
                            19871 ; 21   |#define MSG_TYPE_TUNER 0x080000
                            19872 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                            19873 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                            19874 ; 24   |// Equalizer and other effects
                            19875 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                            19876 ; 26   |#if (defined(USE_PLAYLIST3))
                            19877 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                            19878 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                            19879 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                            19880 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                            19881 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                            19882 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                            19883 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                            19884 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                            19885 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                            19886 ; 36   |#if defined(USE_PLAYLIST5)
                            19887 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
                            19888 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                            19889 ; 39   |#endif // if @def('USE_PLAYLIST5')
                            19890 ; 40   |
                            19891 ; 41   |// Message Structure Offsets
                            19892 ; 42   |#define MSG_Length 0
                            19893 ; 43   |#define MSG_ID 1
                            19894 ; 44   |#define MSG_Argument1 2
                            19895 ; 45   |#define MSG_Argument2 3
                            19896 ; 46   |#define MSG_Argument3 4
                            19897 ; 47   |#define MSG_Argument4 5
                            19898 ; 48   |#define MSG_Argument5 6
                            19899 ; 49   |#define MSG_Argument6 7
                            19900 ; 50   |
                            19901 ; 51   |
                            19902 ; 52   |
                            19903 ; 53   |// LCD Message IDs
                            19904 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                            19905 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                            19906 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                            19907 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                            19908 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                            19909 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                            19910 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                            19911 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                            19912 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                            19913 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 330

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19914 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                            19915 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                            19916 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                            19917 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                            19918 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                            19919 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                            19920 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                            19921 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                            19922 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                            19923 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                            19924 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                            19925 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                            19926 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                            19927 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                            19928 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                            19929 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                            19930 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                            19931 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                            19932 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                            19933 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                            19934 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                            19935 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                            19936 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                            19937 ; 87   |//send a NULL as Param1 to return to root frame buffer
                            19938 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                            19939 ; 89   |//Param1 = left
                            19940 ; 90   |//Param2 = top
                            19941 ; 91   |//Param3 = right
                            19942 ; 92   |//Param4 = bottom
                            19943 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                            19944 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                            19945 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                            19946 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                            19947 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                            19948 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                            19949 ; 99   |
                            19950 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                            19951 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                            19952 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                            19953 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                            19954 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                            19955 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                            19956 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                            19957 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                            19958 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                            19959 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                            19960 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                            19961 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                            19962 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                            19963 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                            19964 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                            19965 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                            19966 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                            19967 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                            19968 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                            19969 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                            19970 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                            19971 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                            19972 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                            19973 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                            19974 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                            19975 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 331

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19976 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                            19977 ; 127  |
                            19978 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                            19979 ; 129  |
                            19980 ; 130  |#if defined(CLCD_16BIT)
                            19981 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                            19982 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                            19983 ; 133  |
                            19984 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                            19985 ; 135  |#else 
                            19986 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                            19987 ; 137  |#endif
                            19988 ; 138  |
                            19989 ; 139  |// If you change the LCD message ID's then you must
                            19990 ; 140  |// also change the jump table in lcdapi.asm
                            19991 ; 141  |
                            19992 ; 142  |// Character LCD Message IDs
                            19993 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                            19994 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                            19995 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                            19996 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                            19997 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                            19998 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                            19999 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                            20000 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                            20001 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                            20002 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                            20003 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                            20004 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                            20005 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                            20006 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                            20007 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                            20008 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                            20009 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                            20010 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                            20011 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
                            20012 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                            20013 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                            20014 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                            20015 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                            20016 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                            20017 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                            20018 ; 168  |// also change the jump table in lcdapi.asm
                            20019 ; 169  |
                            20020 ; 170  |// Decoder Message IDs
                            20021 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                            20022 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                            20023 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                            20024 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                            20025 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                            20026 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                            20027 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                            20028 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                            20029 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                            20030 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                            20031 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                            20032 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                            20033 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                            20034 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                            20035 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                            20036 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                            20037 ; 187  |// If you change the Decoder message ID's, then you must
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 332

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20038 ; 188  |// also change the jump table in decoder_overlay.asm
                            20039 ; 189  |// and in dec_adpcm_overlay.asm.
                            20040 ; 190  |
                            20041 ; 191  |// Encoder Message IDs
                            20042 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                            20043 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                            20044 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                            20045 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                            20046 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                            20047 ; 197  |// If you change the Encoder message ID's, then you must
                            20048 ; 198  |// also change the jump table in all encoder overlay modules.
                            20049 ; 199  |
                            20050 ; 200  |// Parser Message IDs
                            20051 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                            20052 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                            20053 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                            20054 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                            20055 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                            20056 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                            20057 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                            20058 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                            20059 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                            20060 ; 210  |// If you change the Parser message ID's, then you must
                            20061 ; 211  |// also change the jump table in parser.asm
                            20062 ; 212  |
                            20063 ; 213  |// Button Message IDs
                            20064 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                            20065 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                            20066 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                            20067 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                            20068 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                            20069 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                            20070 ; 220  |
                            20071 ; 221  |// Mixer Message IDs
                            20072 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                            20073 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
                            20074 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                            20075 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                            20076 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                            20077 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                            20078 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                            20079 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                            20080 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                            20081 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                            20082 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                            20083 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                            20084 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                            20085 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                            20086 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                            20087 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                            20088 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                            20089 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                            20090 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                            20091 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                            20092 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                            20093 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                            20094 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                            20095 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                            20096 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                            20097 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                            20098 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                            20099 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 333

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20100 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                            20101 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                            20102 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                            20103 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                            20104 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                            20105 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                            20106 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                            20107 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                            20108 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                            20109 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                            20110 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                            20111 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                            20112 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                            20113 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                            20114 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                            20115 ; 265  |// If you change the mixer message ID's then you must
                            20116 ; 266  |// also change the jump table in mixer.asm
                            20117 ; 267  |#define MIXER_ON 0
                            20118 ; 268  |#define MIXER_OFF 1
                            20119 ; 269  |
                            20120 ; 270  |
                            20121 ; 271  |// System Message IDs
                            20122 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                            20123 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                            20124 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                            20125 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                            20126 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                            20127 ; 277  |// If you change the system message ID's then you must
                            20128 ; 278  |// also change the jump table in systemapi.asm
                            20129 ; 279  |
                            20130 ; 280  |// Menu IDs
                            20131 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                            20132 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                            20133 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                            20134 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                            20135 ; 285  |//sub parameters for this message:
                            20136 ; 286  |#define RECORDER_START 0
                            20137 ; 287  |#define RECORDER_PAUSE 0x2000
                            20138 ; 288  |#define RECORDER_RESUME 0x4000
                            20139 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                            20140 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                            20141 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                            20142 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                            20143 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                            20144 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                            20145 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                            20146 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                            20147 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                            20148 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                            20149 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                            20150 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                            20151 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                            20152 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                            20153 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                            20154 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                            20155 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                            20156 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                            20157 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                            20158 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                            20159 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                            20160 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                            20161 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 334

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20162 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                            20163 ; 313  |
                            20164 ; 314  |// Note that other versions of this file have different msg equates.
                            20165 ; 315  |// If you change the system message ID's then you must
                            20166 ; 316  |// also change the jump table in all menu *.asm
                            20167 ; 317  |
                            20168 ; 318  |// LED Message IDs
                            20169 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                            20170 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                            20171 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                            20172 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                            20173 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                            20174 ; 324  |// If you change the LeD message ID's then you must
                            20175 ; 325  |// also change the jump table in ledapi.asm
                            20176 ; 326  |
                            20177 ; 327  |#if (!defined(REMOVE_FM))
                            20178 ; 328  |// FM Tuner Message IDs
                            20179 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                            20180 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                            20181 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                            20182 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                            20183 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                            20184 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                            20185 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                            20186 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                            20187 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                            20188 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                            20189 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                            20190 ; 340  |//one parameter--the sensitivity in uV
                            20191 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                            20192 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                            20193 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                            20194 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                            20195 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                            20196 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                            20197 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
                            20198 ; 348  |#endif
                            20199 ; 349  |
                            20200 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                            20201 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                            20202 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                            20203 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                            20204 ; 354  |
                            20205 ; 355  |
                            20206 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                            20207 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                            20208 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                            20209 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                            20210 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                            20211 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                            20212 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                            20213 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                            20214 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                            20215 ; 365  |
                            20216 ; 366  |#if (defined(USE_PLAYLIST3))
                            20217 ; 367  |// Music Library
                            20218 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                            20219 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                            20220 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                            20221 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                            20222 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                            20223 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 335

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20224 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                            20225 ; 375  |
                            20226 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                            20227 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                            20228 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                            20229 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                            20230 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                            20231 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                            20232 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                            20233 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                            20234 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                            20235 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                            20236 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                            20237 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                            20238 ; 388  |
                            20239 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20240 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20241 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                            20242 ; 392  |
                            20243 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20244 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20245 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                            20246 ; 396  |
                            20247 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20248 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20249 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                            20250 ; 400  |
                            20251 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                            20252 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                            20253 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                            20254 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                            20255 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                            20256 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                            20257 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                            20258 ; 408  |
                            20259 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20260 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20261 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                            20262 ; 412  |
                            20263 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                            20264 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                            20265 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                            20266 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                            20267 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                            20268 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                            20269 ; 419  |
                            20270 ; 420  |#if defined(USE_PLAYLIST5)
                            20271 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                            20272 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                            20273 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                            20274 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                            20275 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                            20276 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                            20277 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                            20278 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                            20279 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                            20280 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                            20281 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                            20282 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                            20283 ; 433  |
                            20284 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                            20285 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 336

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20286 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                            20287 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                            20288 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                            20289 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                            20290 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                            20291 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                            20292 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                            20293 ; 443  |#endif // if @def('USE_PLAYLIST5')
                            20294 ; 444  |// Events
                            20295 ; 445  |// No event
                            20296 ; 446  |#define EVENT_NONE 0x000001   
                            20297 ; 447  |// A message has been posted
                            20298 ; 448  |#define EVENT_MESSAGE 0x000002   
                            20299 ; 449  |// Run if wait time elapsed
                            20300 ; 450  |#define EVENT_TIMER 0x000004   
                            20301 ; 451  |// Run if a button event occured
                            20302 ; 452  |#define EVENT_BUTTON 0x000008   
                            20303 ; 453  |// Run if a background event occured
                            20304 ; 454  |#define EVENT_BACKGROUND 0x000010   
                            20305 ; 455  |// The executive should immediately repeat this module
                            20306 ; 456  |#define EVENT_REPEAT 0x000020   
                            20307 ; 457  |// Run the module's init routine
                            20308 ; 458  |#define EVENT_INIT 0x800000   
                            20309 ; 459  |
                            20310 ; 460  |#define EVENT_NONE_BITPOS 0
                            20311 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                            20312 ; 462  |#define EVENT_TIMER_BITPOS 2
                            20313 ; 463  |#define EVENT_BUTTON_BITPOS 3
                            20314 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                            20315 ; 465  |#define EVENT_REPEAT_BITPOS 5
                            20316 ; 466  |#define EVENT_INIT_BITPOS 23
                            20317 ; 467  |
                            20318 ; 468  |// Parser Message Buffers
                            20319 ; 469  |#define ParserPlayBit 0
                            20320 ; 470  |#define ButtonPressBit 1
                            20321 ; 471  |#define ParserRwndBit 1
                            20322 ; 472  |#define ParserFfwdBit 2
                            20323 ; 473  |
                            20324 ; 474  |//NextSong Message Parameters
                            20325 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                            20326 ; 476  |#define NEXT_SONG 2             
                            20327 ; 477  |// ButtonPressBit1 cleared
                            20328 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                            20329 ; 479  |// ButtonPressBit1 set
                            20330 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                            20331 ; 481  |// NextSong + Ffwd
                            20332 ; 482  |#define NEXT_SONG_FFWD 4          
                            20333 ; 483  |
                            20334 ; 484  |//PrevSong Message Parameters
                            20335 ; 485  |// PrevSong + Stopped
                            20336 ; 486  |#define PREV_SONG 0          
                            20337 ; 487  |// PrevSong + Play
                            20338 ; 488  |#define PREV_SONG_PLAY 1          
                            20339 ; 489  |// PrevSong + Rwnd
                            20340 ; 490  |#define PREV_SONG_RWND 2          
                            20341 ; 491  |
                            20342 ; 492  |
                            20343 ; 493  |
                            20344 ; 494  |
                            20345 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                            20346 ; 496  |
                            20347 ; 497  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 337

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20348 
                            20350 
                            20351 ; 100  |#include "project.h"
                            20352 
                            20354 
                            20355 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            20356 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                            20357 ; 3    |//  Filename: project.inc
                            20358 ; 4    |//  Description: 
                            20359 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            20360 ; 6    |
                            20361 ; 7    |#if (!defined(_PROJECT_INC))
                            20362 ; 8    |#define _PROJECT_INC 1
                            20363 ; 9    |
                            20364 ; 10   |#if defined(STMP_BUILD_PLAYER)
                            20365 ; 11   |#include "hwequ.h"
                            20366 ; 12   |#else 
                            20367 ; 13   |//include "regscodec.inc"
                            20368 ; 14   |#endif
                            20369 ; 15   |
                            20370 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            20371 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            20372 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            20373 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            20374 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            20375 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            20376 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            20377 ; 23   |
                            20378 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            20379 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            20380 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            20381 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            20382 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            20383 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            20384 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            20385 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
                            20386 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            20387 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            20388 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            20389 ; 35   |
                            20390 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            20391 ; 37   |// MEDIA DEFINITIONS
                            20392 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            20393 ; 39   |
                            20394 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            20395 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            20396 ; 42   |#if defined(NAND1)
                            20397 ; 43   |#define SM_INTERNAL_CHIPS 1
                            20398 ; 44   |#else 
                            20399 ; 45   |#if defined(NAND2)
                            20400 ; 46   |#define SM_INTERNAL_CHIPS 2
                            20401 ; 47   |#else 
                            20402 ; 48   |#if defined(NAND3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 338

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20403 ; 49   |#define SM_INTERNAL_CHIPS 3
                            20404 ; 50   |#else 
                            20405 ; 51   |#if defined(NAND4)
                            20406 ; 52   |#define SM_INTERNAL_CHIPS 4
                            20407 ; 53   |#else 
                            20408 ; 54   |#define SM_INTERNAL_CHIPS 1
                            20409 ; 55   |#endif
                            20410 ; 56   |#endif
                            20411 ; 57   |#endif
                            20412 ; 58   |#endif
                            20413 ; 59   |
                            20414 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            20415 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            20416 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            20417 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            20418 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            20419 ; 65   |//*** comment out if active high ****
                            20420 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            20421 ; 67   |
                            20422 ; 68   |#if defined(SMEDIA)
                            20423 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            20424 ; 70   |#define NUM_SM_EXTERNAL 1
                            20425 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            20426 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            20427 ; 73   |#else 
                            20428 ; 74   |#if defined(MMC)
                            20429 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            20430 ; 76   |#define NUM_SM_EXTERNAL 0
                            20431 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            20432 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            20433 ; 79   |#else 
                            20434 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            20435 ; 81   |#define NUM_SM_EXTERNAL 0
                            20436 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            20437 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            20438 ; 84   |#endif
                            20439 ; 85   |#endif
                            20440 ; 86   |
                            20441 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            20442 ; 88   |// Mass Storage Class definitions
                            20443 ; 89   |/////////////////////////////////////////////////////////////////////////////////
                            20444 ; 90   |// Set to 0 if Composite Device build is desired.    
                            20445 ; 91   |#define MULTI_LUN_BUILD 1   
                            20446 ; 92   |
                            20447 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            20448 ; 94   |//  SCSI
                            20449 ; 95   |#if (MULTI_LUN_BUILD==0)
                            20450 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            20451 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            20452 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            20453 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            20454 ; 100  |  #else
                            20455 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            20456 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            20457 ; 103  |  #endif
                            20458 ; 104  |#else
                            20459 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            20460 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            20461 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            20462 ; 108  |  #else
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 339

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20463 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            20464 ; 110  |  #endif
                            20465 ; 111  |#endif
                            20466 ; 112  |
                            20467 ; 113  |
                            20468 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            20469 ; 115  |
                            20470 ; 116  |
                            20471 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            20472 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            20473 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            20474 ; 120  |#ifdef MMC
                            20475 ; 121  |#ifdef MTP_BUILD
                            20476 ; 122  |// --------------------
                            20477 ; 123  |// MTP and MMC
                            20478 ; 124  |// --------------------
                            20479 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            20480 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            20481 ; 127  |#else  // ifndef MTP_BUILD
                            20482 ; 128  |#ifdef STMP_BUILD_PLAYER
                            20483 ; 129  |// --------------------
                            20484 ; 130  |// Player and MMC
                            20485 ; 131  |// --------------------
                            20486 ; 132  |#else
                            20487 ; 133  |// --------------------
                            20488 ; 134  |// USBMSC and MMC
                            20489 ; 135  |// --------------------
                            20490 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            20491 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            20492 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            20493 ; 139  |#endif // ifdef MTP_BUILD
                            20494 ; 140  |#else  // ifndef MMC
                            20495 ; 141  |#ifdef MTP_BUILD
                            20496 ; 142  |// --------------------
                            20497 ; 143  |// MTP and NAND only
                            20498 ; 144  |// --------------------
                            20499 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            20500 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            20501 ; 147  |#else  // ifndef MTP_BUILD
                            20502 ; 148  |#ifdef STMP_BUILD_PLAYER
                            20503 ; 149  |// --------------------
                            20504 ; 150  |// Player and NAND only
                            20505 ; 151  |// --------------------
                            20506 ; 152  |#else
                            20507 ; 153  |// --------------------
                            20508 ; 154  |// USBMSC and NAND only
                            20509 ; 155  |// --------------------
                            20510 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            20511 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            20512 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            20513 ; 159  |#endif // ifdef MTP_BUILD
                            20514 ; 160  |#endif // ifdef MMC 
                            20515 ; 161  |
                            20516 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            20517 ; 163  |#if (defined(MTP_BUILD))
                            20518 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            20519 ; 165  |
                            20520 ; 166  |////!
                            20521 ; 167  |////! This varible holds the watchdog count for the store flush.
                            20522 ; 168  |////!
                            20523 ; 169  |///
                            20524 ; 170  |#include <types.h>
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 340

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20525 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            20526 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            20527 ; 173  |#endif
                            20528 ; 174  |
                            20529 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            20530 ; 176  |// These are needed here for Mass Storage Class
                            20531 ; 177  |// Needs to be cleaned up
                            20532 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            20533 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            20534 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            20535 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            20536 ; 182  |
                            20537 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            20538 ; 184  |
                            20539 ; 185  |#endif
                            20540 ; 186  |
                            20541 ; 187  |
                            20542 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            20543 ; 189  |// SmartMedia/NAND defs
                            20544 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20545 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            20546 ; 192  |
                            20547 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            20548 ; 194  |// Sysloadresources defs
                            20549 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            20550 ; 196  |
                            20551 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            20552 ; 198  |// MMC defs
                            20553 ; 199  |#define MMC_MAX_PARTITIONS 1
                            20554 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            20555 ; 201  |
                            20556 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            20557 ; 203  |// SPI defs
                            20558 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            20559 ; 205  |
                            20560 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            20561 ; 207  |// Global media defs
                            20562 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            20563 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            20564 ; 210  |
                            20565 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            20566 ; 212  |// DO NOT CHANGE THESE!!!
                            20567 ; 213  |#define SM_MAX_PARTITIONS 4
                            20568 ; 214  |#define MAX_HANDLES 2
                            20569 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            20570 ; 216  |
                            20571 ; 217  |
                            20572 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            20573 ; 219  |// Battery LRADC Values 
                            20574 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            20575 ; 221  |// brownout trip point in mV (moved by RS)
                            20576 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            20577 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            20578 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            20579 ; 225  |//     audio recording to media.
                            20580 ; 226  |#define BATT_SAFETY_MARGIN 10
                            20581 ; 227  |
                            20582 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            20583 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            20584 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 341

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20585 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            20586 ; 232  |
                            20587 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            20588 ; 234  |
                            20589 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            20590 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            20591 ; 237  |#if (!defined(CLCD))
                            20592 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            20593 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            20594 ; 240  |#else 
                            20595 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            20596 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            20597 ; 243  |#endif
                            20598 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            20599 ; 245  |
                            20600 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            20601 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            20602 ; 248  |// See mp3 encoder overlay.
                            20603 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            20604 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            20605 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            20606 ; 252  |
                            20607 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            20608 ; 254  |// Voice recording filenames
                            20609 ; 255  |// number of digits in filename Vxxx.wav
                            20610 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            20611 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            20612 ; 258  |
                            20613 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            20614 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            20615 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            20616 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            20617 ; 263  |#if defined(DEVICE_3500)
                            20618 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            20619 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            20620 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            20621 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            20622 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20623 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
                            20624 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            20625 ; 271  |
                            20626 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            20627 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            20628 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            20629 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            20630 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            20631 ; 277  |
                            20632 ; 278  |#else 
                            20633 ; 279  |// STMP3410
                            20634 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            20635 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            20636 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            20637 ; 283  |#endif
                            20638 ; 284  |
                            20639 ; 285  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 342

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20640 ; 286  |// Number of available soft timers
                            20641 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            20642 ; 288  |#if defined(SYNC_LYRICS)
                            20643 ; 289  |#define SOFT_TIMERS 10
                            20644 ; 290  |#else 
                            20645 ; 291  |#if defined(JPEG_DECODER)
                            20646 ; 292  |#define SOFT_TIMERS 10
                            20647 ; 293  |#else 
                            20648 ; 294  |#define SOFT_TIMERS 9
                            20649 ; 295  |#endif
                            20650 ; 296  |#endif
                            20651 ; 297  |
                            20652 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            20653 ; 299  |//  sizes
                            20654 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            20655 ; 301  |#if defined(MMC)
                            20656 ; 302  |#if defined(USE_PLAYLIST5)
                            20657 ; 303  |#define MENU_STACK_SIZE 1500
                            20658 ; 304  |#else 
                            20659 ; 305  |#define MENU_STACK_SIZE 1250
                            20660 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            20661 ; 307  |#else 
                            20662 ; 308  |#if defined(USE_PLAYLIST5)
                            20663 ; 309  |#define MENU_STACK_SIZE 1500
                            20664 ; 310  |#else 
                            20665 ; 311  |#define MENU_STACK_SIZE 1250
                            20666 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            20667 ; 313  |#endif //if @def('MMC')
                            20668 ; 314  |
                            20669 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            20670 ; 316  |// 
                            20671 ; 317  |#define STACK_L1_SIZE 750
                            20672 ; 318  |#define STACK_L2_SIZE 100
                            20673 ; 319  |#define STACK_L3_SIZE 160
                            20674 ; 320  |
                            20675 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            20676 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            20677 ; 323  |// is ok with switching code.
                            20678 ; 324  |#if defined(MTP_BUILD)
                            20679 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            20680 ; 326  |#endif
                            20681 ; 327  |
                            20682 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            20683 ; 329  |// maximum number of nested funclets 
                            20684 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            20685 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            20686 ; 332  |
                            20687 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            20688 ; 334  |//    LCD DEFINITIONS
                            20689 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            20690 ; 336  |
                            20691 ; 337  |#define SPACE_CHAR 0x000020          
                            20692 ; 338  |#define ZERO_CHAR 0x000030
                            20693 ; 339  |#define COLON_CHAR 0x00003A
                            20694 ; 340  |#define PERIOD_CHAR 0x00002E
                            20695 ; 341  |
                            20696 ; 342  |#if (defined(S6B33B0A_LCD))
                            20697 ; 343  |#define LCD_X_SIZE 128
                            20698 ; 344  |#define LCD_Y_SIZE 159
                            20699 ; 345  |#endif
                            20700 ; 346  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 343

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20701 ; 347  |#if (defined(SED15XX_LCD))
                            20702 ; 348  |#define LCD_X_SIZE 128
                            20703 ; 349  |#define LCD_Y_SIZE 64
                            20704 ; 350  |#endif
                            20705 ; 351  |
                            20706 ; 352  |
                            20707 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            20708 ; 354  |//   Details on Customizing Contrast
                            20709 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            20710 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            20711 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            20712 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            20713 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            20714 ; 360  |//   unless the ezact sequence is remembered.
                            20715 ; 361  |//   To find out what range your player supports: 
                            20716 ; 362  |//   change these equs to full range or comment out (full range is default)
                            20717 ; 363  |//;;;;;;
                            20718 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            20719 ; 365  |// recommended calibration using player -- uncomment 
                            20720 ; 366  |//;;;;;;
                            20721 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            20722 ; 368  |////////////////////////////
                            20723 ; 369  |#if (defined(DEMO_HW))
                            20724 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            20725 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            20726 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            20727 ; 373  |#else 
                            20728 ; 374  |
                            20729 ; 375  |#if (defined(S6B33B0A_LCD))
                            20730 ; 376  |#define LCD_MAX_CONTRAST 210
                            20731 ; 377  |#define LCD_MIN_CONTRAST 160    
                            20732 ; 378  |#endif
                            20733 ; 379  |
                            20734 ; 380  |#if (defined(SED15XX_LCD))
                            20735 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            20736 ; 382  |// Engineering board regs support range [17-37].
                            20737 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            20738 ; 384  |//   One default contrast range [24-42] works for both.
                            20739 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            20740 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            20741 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            20742 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
                            20743 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            20744 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            20745 ; 391  |
                            20746 ; 392  |#if (defined(NEWSHINGYIH))
                            20747 ; 393  |#define LCD_MAX_CONTRAST 250
                            20748 ; 394  |#define LCD_MIN_CONTRAST 0
                            20749 ; 395  |#else 
                            20750 ; 396  |//-----
                            20751 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            20752 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            20753 ; 399  |#define LCD_MAX_CONTRAST 250
                            20754 ; 400  |#define LCD_MIN_CONTRAST 0
                            20755 ; 401  |
                            20756 ; 402  |//=====
                            20757 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            20758 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            20759 ; 405  |//LCD_MAX_CONTRAST equ 42
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 344

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20760 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            20761 ; 407  |
                            20762 ; 408  |#endif
                            20763 ; 409  |#endif
                            20764 ; 410  |
                            20765 ; 411  |#endif
                            20766 ; 412  |
                            20767 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            20768 ; 414  |// The default value of the lcd contrast in % of range
                            20769 ; 415  |//   the default value is used when no settings.dat is available
                            20770 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            20771 ; 417  |
                            20772 ; 418  |#if (defined(S6B33B0A_LCD))
                            20773 ; 419  |// 60% of range is default value
                            20774 ; 420  |#define DEFAULT_CONTRAST 50 
                            20775 ; 421  |#endif
                            20776 ; 422  |
                            20777 ; 423  |#if (defined(SED15XX_LCD))
                            20778 ; 424  |// % of range is default value (was 60%)
                            20779 ; 425  |#define DEFAULT_CONTRAST 50 
                            20780 ; 426  |#endif
                            20781 ; 427  |
                            20782 ; 428  |
                            20783 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            20784 ; 430  |// make lower when doing calibration
                            20785 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            20786 ; 432  |
                            20787 ; 433  |
                            20788 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            20789 ; 435  |// For FFWD and RWND
                            20790 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            20791 ; 437  |#define SECONDS_TO_SKIP 1
                            20792 ; 438  |#define SECONDS_TO_SKIP1 3
                            20793 ; 439  |#define SECONDS_TO_SKIP2 6
                            20794 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            20795 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            20796 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20797 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            20798 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20799 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            20800 ; 446  |
                            20801 ; 447  |// For audible FFW/RWD
                            20802 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
                            20803 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            20804 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            20805 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            20806 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20807 ; 453  |#define LEVEL1_BOUNDARY 17 
                            20808 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20809 ; 455  |#define LEVEL2_BOUNDARY 33 
                            20810 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            20811 ; 457  |#define LEVEL3_BOUNDARY 50 
                            20812 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            20813 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            20814 ; 460  |// Short Song Time, songs too short to play.
                            20815 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            20816 ; 462  |
                            20817 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            20818 ; 464  |// MP3 Sync Values
                            20819 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            20820 ; 466  |// # bytes to look for sync before marking it bad
                            20821 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 345

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20822 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            20823 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            20824 ; 470  |// once we have sync'd, the isr should be called this frequently
                            20825 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            20826 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            20827 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            20828 ; 474  |
                            20829 ; 475  |
                            20830 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            20831 ; 477  |//// Multi-Stage Volume Control Definitions
                            20832 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            20833 ; 479  |//// Use Multi-Stage Volume
                            20834 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            20835 ; 481  |
                            20836 ; 482  |//// Master Volume definitions
                            20837 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            20838 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            20839 ; 485  |
                            20840 ; 486  |//// DAC-Mode definitions
                            20841 ; 487  |//// Adjusts 0dB point
                            20842 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            20843 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            20844 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            20845 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            20846 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            20847 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            20848 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            20849 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            20850 ; 496  |
                            20851 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            20852 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            20853 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            20854 ; 500  |
                            20855 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            20856 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            20857 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            20858 ; 504  |
                            20859 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            20860 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            20861 ; 507  |
                            20862 ; 508  |
                            20863 ; 509  |//// Line In definitions (used for Line-In 1)
                            20864 ; 510  |//// 0dB point of the Line In
                            20865 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            20866 ; 512  |//// Minimum volume of Line In
                            20867 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            20868 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            20869 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            20870 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            20871 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            20872 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            20873 ; 519  |
                            20874 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            20875 ; 521  |//// 0dB point of the Line In
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 346

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20876 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            20877 ; 523  |//// Minimum volume of Line In
                            20878 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            20879 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            20880 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            20881 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            20882 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            20883 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            20884 ; 530  |
                            20885 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            20886 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            20887 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            20888 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            20889 ; 535  |
                            20890 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            20891 ; 537  |////
                            20892 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            20893 ; 539  |////
                            20894 ; 540  |///
                            20895 ; 541  |#include <types.h>
                            20896 ; 542  |extern volatile WORD g_wActivityState;
                            20897 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            20898 ; 544  |
                            20899 ; 545  |void _reentrant Init5VSense(void);
                            20900 ; 546  |void _reentrant ServiceDCDC(void);
                            20901 ; 547  |
                            20902 ; 548  |////////////////////////////////////////////////////////////////////////////
                            20903 ; 549  |//// JPEG Thumbnail Mode Setting
                            20904 ; 550  |//// number of column in thumbnail mode
                            20905 ; 551  |#define THUMBNAIL_X 2           
                            20906 ; 552  |//// number of row in  thumbnail mode
                            20907 ; 553  |#define THUMBNAIL_Y 2           
                            20908 ; 554  |//// thumbnail boundary offset x
                            20909 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            20910 ; 556  |//// thumbnail boundary offset y
                            20911 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            20912 ; 558  |
                            20913 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            20914 ; 560  |
                            20915 
                            20917 
                            20918 ; 101  |
                            20919 ; 102  |/*========================================================================================
                                  ==========
                            20920 ; 103  |                                             CONSTANTS
                            20921 ; 104  |==========================================================================================
                                  ========*/
                            20922 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            20923 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            20924 ; 107  |Artistname                              1:0
                            20925 ; 108  |Albumname                               3:2
                            20926 ; 109  |Genrename                               5:4
                            20927 ; 110  |Songname                                7:6
                            20928 ; 111  |----------------------------------------------------------
                            20929 ; 112  |    Value (2 bits)                      Meanings
                            20930 ; 113  |    0                                   RAW and All ASCII
                            20931 ; 114  |    1                                   Uni-code
                            20932 ; 115  |    2                                   Mixed, non-unicode
                            20933 ; 116  |
                            20934 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            20935 ; 118  |*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 347

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20936 ; 119  |#define BITMASK_ARTIST  (0x03)
                            20937 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            20938 ; 121  |#define BITMASK_GENRE   (0x30)
                            20939 ; 122  |#define BITMASK_SONG    (0xC0)
                            20940 ; 123  |
                            20941 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            20942 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            20943 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            20944 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            20945 ; 128  |
                            20946 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            20947 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            20948 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            20949 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            20950 ; 133  |
                            20951 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            20952 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            20953 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            20954 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            20955 ; 138  |
                            20956 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            20957 ; 140  |
                            20958 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            20959 ; 142  |
                            20960 ; 143  |#define INDEX_EOF       0xFFF
                            20961 ; 144  |#ifdef _FOLDER_BROWSE_
                            20962 ; 145  |#define INDEX_ROOT  0xffe
                            20963 ; 146  |#define UNKNOWN_RECORD  0xfff
                            20964 ; 147  |#endif  // _FOLDER_BROWSE_
                            20965 ; 148  |
                            20966 ; 149  |/* Constant for item_type */
                            20967 ; 150  |#define         ITEM_ARTIST                     0
                            20968 ; 151  |#define         ITEM_ALBUM                      1
                            20969 ; 152  |#define         ITEM_GENRE                      2
                            20970 ; 153  |#define         ITEM_TRACK                      3
                            20971 ; 154  |#define         ITEM_YEAR                       4
                            20972 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            20973 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            20974 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            20975 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
                            20976 ; 159  |#ifdef _NEWMUSIC_
                            20977 ; 160  |#define         ITEM_1DAY                       10
                            20978 ; 161  |#define         ITEM_1WEEK                      11
                            20979 ; 162  |#define         ITEM_1MONTH                     12
                            20980 ; 163  |#endif
                            20981 ; 164  |#ifdef _AUDIBLE_
                            20982 ; 165  |#define         ITEM_AUDIBLE            13
                            20983 ; 166  |#endif
                            20984 ; 167  |#define         ITEM_ON_THE_GO          14
                            20985 ; 168  |
                            20986 ; 169  |#define         ITEM_VOICE                      15
                            20987 ; 170  |#define         ITEM_FMREC                      16
                            20988 ; 171  |#define         ITEM_PHOTO                      17
                            20989 ; 172  |#ifdef _FOLDER_BROWSE_
                            20990 ; 173  |#define         ITEM_INTERNAL           18
                            20991 ; 174  |#define         ITEM_EXTERNAL       19
                            20992 ; 175  |#endif  // _FOLDER_BROWSE_
                            20993 ; 176  |#define     ITEM_UNKNOWN        0xff
                            20994 ; 177  |
                            20995 ; 178  |/*
                            20996 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 348

M:ADDR CODE           CYCLES LINE SOURCELINE
                            20997 ; 180  |option input.
                            20998 ; 181  |*/
                            20999 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            21000 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            21001 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            21002 ; 185  |#ifdef _FOLDER_BROWSE_
                            21003 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            21004 ; 187  |#endif  // _FOLDER_BROWSE_
                            21005 ; 188  |
                            21006 ; 189  |/* Constant for key action */
                            21007 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            21008 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            21009 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            21010 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            21011 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            21012 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            21013 ; 196  |
                            21014 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            21015 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            21016 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            21017 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            21018 ; 201  |
                            21019 ; 202  |#define         NO_SD                                   0
                            21020 ; 203  |#define         HAS_SD                                  1
                            21021 ; 204  |
                            21022 ; 205  |#define         PLAY_NORMAL                             0
                            21023 ; 206  |#define         PLAY_SHUFFLE                    1
                            21024 ; 207  |
                            21025 ; 208  |#define     PLAY_REPEAT_OFF         0
                            21026 ; 209  |#define     PLAY_REPEAT_ON          1
                            21027 ; 210  |
                            21028 ; 211  |#define     PLAY_SELECT_FLASH       0
                            21029 ; 212  |#define     PLAY_SELECT_SD          1
                            21030 ; 213  |
                            21031 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
                            21032 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            21033 ; 216  |
                            21034 ; 217  |#define         ON_THE_GO_EXIST                 0
                            21035 ; 218  |#define         ON_THE_GO_FULL                  1
                            21036 ; 219  |#define         ON_THE_GO_FREE                  2
                            21037 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            21038 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            21039 ; 222  |
                            21040 ; 223  |#define         REC_VOICE_TYPE                  0
                            21041 ; 224  |#define         REC_FMREC_TYPE                  1
                            21042 ; 225  |#define         REC_PHOTO_TYPE                  2
                            21043 ; 226  |#define         VOICE_FILE_ADD                  0
                            21044 ; 227  |#define         VOICE_FILE_DEL                  1
                            21045 ; 228  |
                            21046 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            21047 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            21048 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            21049 ; 232  |flash or external SD card */
                            21050 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            21051 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            21052 ; 235  |#else
                            21053 ; 236  |#define MAX_NUM_OF_SONG (1000)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 349

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21054 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            21055 ; 238  |
                            21056 ; 239  |/* number of byte in one DSP word */
                            21057 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            21058 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            21059 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            21060 ; 243  |are 10 level directory structure */
                            21061 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            21062 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            21063 ; 246  |
                            21064 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            21065 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            21066 ; 249  |/* number of songs in each new music list */
                            21067 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            21068 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            21069 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            21070 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            21071 ; 254  |/* number of songs in the on-the-fly list */
                            21072 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            21073 ; 256  |/* number of files audible list */
                            21074 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            21075 ; 258  |
                            21076 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            21077 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            21078 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            21079 ; 262  |
                            21080 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            21081 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            21082 ; 265  |#ifdef _FOLDER_BROWSE_
                            21083 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            21084 ; 267  |#else
                            21085 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            21086 ; 269  |#endif  // _FOLDER_BROWSE_
                            21087 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            21088 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            21089 ; 272  |
                            21090 ; 273  |#ifndef _MAX_DIR_DEPTH
                            21091 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            21092 ; 275  |#endif  // _MAX_DIR_DEPTH
                            21093 ; 276  |
                            21094 ; 277  |/*========================================================================================
                                  ==========*/
                            21095 ; 278  |
                            21096 ; 279  |
                            21097 ; 280  |/*========================================================================================
                                  ==========
                            21098 ; 281  |                                               MACROS
                            21099 ; 282  |==========================================================================================
                                  ========*/
                            21100 ; 283  |
                            21101 ; 284  |/*========================================================================================
                                  ==========
                            21102 ; 285  |                                               ENUMS
                            21103 ; 286  |==========================================================================================
                                  ========*/
                            21104 ; 287  |#define NUM_OF_MEDIA                            (2)
                            21105 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            21106 ; 289  |#define MEDIA_TYPE_SD                           (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 350

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21107 ; 290  |/*========================================================================================
                                  ==========
                            21108 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            21109 ; 292  |==========================================================================================
                                  ========*/
                            21110 ; 293  |
                            21111 ; 294  |typedef char    int8;
                            21112 ; 295  |typedef short   int16;
                            21113 ; 296  |typedef int     int24;
                            21114 ; 297  |typedef long    int32;
                            21115 ; 298  |
                            21116 ; 299  |typedef int     intx;
                            21117 ; 300  |
                            21118 ; 301  |typedef unsigned char   uint8;
                            21119 ; 302  |typedef unsigned short  uint16;
                            21120 ; 303  |typedef unsigned int    uint24;
                            21121 ; 304  |typedef unsigned long   uint32;
                            21122 
                            21126 
                            21127 ; 305  |
                            21128 ; 306  |/*
                            21129 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            21130 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            21131 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            21132 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            21133 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            21134 ; 312  |*/
                            21135 ; 313  |/*
                            21136 ; 314  |path_name[] _must_have_data_:
                            21137 ; 315  |path_name[] = (Max. 120 Characters);
                            21138 ; 316  |year range:
                            21139 ; 317  |year = 0x000000-0xFFFFFF;
                            21140 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            21141 ; 319  |Unknown track number:
                            21142 ; 320  |track_number = 0x7FFFFF;
                            21143 ; 321  |unicode refer to above #define BITMASK_*
                            21144 ; 322  |*/
                            21145 ; 323  |/*
                            21146 ; 324  |Interface of UI and Music Library
                            21147 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            21148 ; 326  |
                            21149 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            21150 ; 328  |
                            21151 ; 329  |3) UI to Music Library variable passing length definition:
                            21152 ; 330  |        All ASCII Characters:
                            21153 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            21154 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            21155 ; 333  |        Unicode Characters:
                            21156 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            21157 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            21158 ; 336  |
                            21159 ; 337  |4) UI input data to Music Library in two formats.
                            21160 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            21161 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            21162 ; 340  |
                            21163 ; 341  |5) UI calling function:
                            21164 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            21165 ; 343  |        int16 option definition:
                            21166 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            21167 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            21168 ; 346  |                                = 2 - song_info struct contains a audible format file.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 351

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21169 ; 347  |
                            21170 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            21171 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            21172 ; 350  |
                            21173 ; 351  |6) Modification Date:
                            21174 ; 352  |        uint24 g_file_time:
                            21175 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            21176 ; 354  |*/
                            21177 ; 355  |
                            21178 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            21179 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            21180 ; 358  |typedef struct _ram_song_info {
                            21181 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21182 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21183 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21184 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21185 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21186 ; 364  |    uint32 g_songFastKey;
                            21187 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21188 ; 366  |        uint24 year;
                            21189 ; 367  |        uint24 track_number;
                            21190 ; 368  |        uint8 unicode;
                            21191 ; 369  |} RAM_SONG_INFO_T;
                            21192 ; 370  |
                            21193 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            21194 ; 372  |typedef struct _flash_group_name {
                            21195 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21196 ; 374  |        uint8 unicode;
                            21197 ; 375  |} FLASH_GROUP_NAME_T;
                            21198 ; 376  |
                            21199 ; 377  |// struct to store directories information passed from UI
                            21200 ; 378  |#ifdef _FOLDER_BROWSE_
                            21201 ; 379  |typedef struct _ml_DirInfo {
                            21202 ; 380  |        uint24  u8Unicode : 8;
                            21203 ; 381  |        uint24  u12DirDepth : 12;
                            21204 ; 382  |        uint24  u4Added : 4;            
                            21205 ; 383  |        INT     iDirRecord;
                            21206 ; 384  |        DWORD   dwFastKey;
                            21207 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21208 ; 386  |} ML_DIRINFO_T;
                            21209 ; 387  |#endif  // _FOLDER_BROWSE_
                            21210 ; 388  |
                            21211 ; 389  |/*========================================================================================
                                  ==========
                            21212 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            21213 ; 391  |==========================================================================================
                                  ========*/
                            21214 ; 392  |extern uint24   IsPlayOnTheGo;
                            21215 
                            21221 
                            21222 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            21223 ; 394  |extern uint24   merge_id_list_flash[];
                            21224 ; 395  |extern uint24   merge_id_list_sd[];
                            21225 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            21226 ; 397  |#ifdef _FOLDER_BROWSE_
                            21227 
                            21240 
                            21241 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            21242 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            21243 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            21244 ; 401  |#endif  // _FOLDER_BROWSE_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 352

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21245 ; 402  |extern INT _X    *sec_temp_buf_X;
                            21246 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            21247 ; 404  |
                            21248 ; 405  |/*========================================================================================
                                  ==========
                            21249 ; 406  |                                        FUNCTION PROTOTYPES
                            21250 ; 407  |==========================================================================================
                                  ========*/
                            21251 ; 408  |
                            21252 ; 409  |///////////////////////////////////////////////////////////////////////
                            21253 ; 410  |//! \brief
                            21254 ; 411  |//!
                            21255 ; 412  |//! \fntype Function
                            21256 ; 413  |//!
                            21257 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            21258 ; 415  |//! Call only once before inserting items. Call once for each media.
                            21259 ; 416  |//!
                            21260 ; 417  |//! \param[in]  none
                            21261 ; 418  |//!
                            21262 ; 419  |//! \return
                            21263 ; 420  |//!
                            21264 ; 421  |///////////////////////////////////////////////////////////////////////
                            21265 ; 422  |void ML_InitLibraryParameter(void);
                            21266 ; 423  |
                            21267 ; 424  |///////////////////////////////////////////////////////////////////////
                            21268 ; 425  |//! \brief
                            21269 ; 426  |//!
                            21270 ; 427  |//! \fntype Function
                            21271 ; 428  |//!
                            21272 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            21273 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            21274 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            21275 ; 432  |//! the song information is recorded in music library.
                            21276 ; 433  |//!
                            21277 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21278 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            21279 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            21280 ; 437  |//!
                            21281 ; 438  |//! \return
                            21282 ; 439  |//!
                            21283 ; 440  |///////////////////////////////////////////////////////////////////////
                            21284 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            21285 
                            21299 
                            21300 ; 442  |
                            21301 ; 443  |///////////////////////////////////////////////////////////////////////
                            21302 ; 444  |//! \brief
                            21303 ; 445  |//!
                            21304 ; 446  |//! \fntype Function
                            21305 ; 447  |//!
                            21306 ; 448  |//! \param[in]
                            21307 ; 449  |//!
                            21308 ; 450  |//! \return
                            21309 ; 451  |//!
                            21310 ; 452  |///////////////////////////////////////////////////////////////////////
                            21311 ; 453  |#ifdef _FOLDER_BROWSE_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 353

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21312 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            21313 ; 455  |#endif  // _FOLDER_BROWSE_
                            21314 ; 456  |
                            21315 ; 457  |///////////////////////////////////////////////////////////////////////
                            21316 ; 458  |//! \brief
                            21317 ; 459  |//!
                            21318 ; 460  |//! \fntype Function
                            21319 ; 461  |//!
                            21320 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            21321 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            21322 ; 464  |//! music library for that particular media.
                            21323 ; 465  |//!
                            21324 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21325 ; 467  |//!
                            21326 ; 468  |//! \return
                            21327 ; 469  |//!
                            21328 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            21329 ; 471  |//!         function.
                            21330 ; 472  |///////////////////////////////////////////////////////////////////////
                            21331 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            21332 ; 474  |
                            21333 ; 475  |///////////////////////////////////////////////////////////////////////
                            21334 ; 476  |//! \brief
                            21335 ; 477  |//!
                            21336 ; 478  |//! \fntype Function
                            21337 ; 479  |//!
                            21338 ; 480  |//! \param[in]
                            21339 ; 481  |//!
                            21340 ; 482  |//! \return
                            21341 ; 483  |//!
                            21342 ; 484  |///////////////////////////////////////////////////////////////////////
                            21343 ; 485  |#ifdef _NEWMUSIC_
                            21344 ; 486  |void ML_UpdateNewMusic(void);
                            21345 ; 487  |#endif
                            21346 ; 488  |
                            21347 ; 489  |///////////////////////////////////////////////////////////////////////
                            21348 ; 490  |//! \brief
                            21349 ; 491  |//!
                            21350 ; 492  |//! \fntype Function
                            21351 ; 493  |//!
                            21352 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            21353 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            21354 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            21355 ; 497  |//!
                            21356 ; 498  |//! \param[in]  none
                            21357 ; 499  |//!
                            21358 ; 500  |//! \return
                            21359 ; 501  |//!
                            21360 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            21361 ; 503  |//!         must be called before calling any other music library functions.
                            21362 ; 504  |///////////////////////////////////////////////////////////////////////
                            21363 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            21364 ; 506  |
                            21365 ; 507  |///////////////////////////////////////////////////////////////////////
                            21366 ; 508  |//! \brief
                            21367 ; 509  |//!
                            21368 ; 510  |//! \fntype Function
                            21369 ; 511  |//!
                            21370 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            21371 ; 513  |//! library operation.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 354

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21372 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            21373 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            21374 ; 516  |//! music.sec file do not exist.
                            21375 ; 517  |//!
                            21376 ; 518  |//! \param[in]  none
                            21377 ; 519  |//!
                            21378 ; 520  |//! \return
                            21379 ; 521  |//!
                            21380 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            21381 ; 523  |//!         must be called before calling any other music library functions.
                            21382 ; 524  |///////////////////////////////////////////////////////////////////////
                            21383 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            21384 ; 526  |
                            21385 ; 527  |///////////////////////////////////////////////////////////////////////
                            21386 ; 528  |//! \brief
                            21387 ; 529  |//!
                            21388 ; 530  |//! \fntype Function
                            21389 ; 531  |//!
                            21390 ; 532  |//! Preload the list, prepare for renew.
                            21391 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            21392 ; 534  |//! structure in RAM.
                            21393 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            21394 ; 536  |//! in RAM.
                            21395 ; 537  |//!
                            21396 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            21397 ; 539  |//!
                            21398 ; 540  |//! \return
                            21399 ; 541  |//!
                            21400 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            21401 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            21402 ; 544  |///////////////////////////////////////////////////////////////////////
                            21403 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            21404 ; 546  |
                            21405 ; 547  |///////////////////////////////////////////////////////////////////////
                            21406 ; 548  |//! \brief
                            21407 ; 549  |//!
                            21408 ; 550  |//! \fntype Function
                            21409 ; 551  |//!
                            21410 ; 552  |//! Save the list to flash memory.
                            21411 ; 553  |//!
                            21412 ; 554  |//! \param[in]
                            21413 ; 555  |//!
                            21414 ; 556  |//! \return
                            21415 ; 557  |//!
                            21416 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            21417 ; 559  |//!         changed by the user.
                            21418 ; 560  |///////////////////////////////////////////////////////////////////////
                            21419 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
                            21420 ; 562  |
                            21421 ; 563  |///////////////////////////////////////////////////////////////////////
                            21422 ; 564  |//! \brief
                            21423 ; 565  |//!
                            21424 ; 566  |//! \fntype Function
                            21425 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            21426 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            21427 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            21428 ; 570  |//! Otherwise the song is deleted.
                            21429 ; 571  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 355

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21430 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21431 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            21432 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            21433 ; 575  |//!
                            21434 ; 576  |//! \return
                            21435 ; 577  |//!
                            21436 ; 578  |///////////////////////////////////////////////////////////////////////
                            21437 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            21438 ; 580  |
                            21439 ; 581  |///////////////////////////////////////////////////////////////////////
                            21440 ; 582  |//! \brief
                            21441 ; 583  |//!
                            21442 ; 584  |//! \fntype Function
                            21443 ; 585  |//!
                            21444 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            21445 ; 587  |//! in the ML_UpdateOnTheGo().
                            21446 ; 588  |//!
                            21447 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            21448 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            21449 ; 591  |//!
                            21450 ; 592  |//! \return
                            21451 ; 593  |//!
                            21452 ; 594  |///////////////////////////////////////////////////////////////////////
                            21453 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            21454 ; 596  |
                            21455 ; 597  |///////////////////////////////////////////////////////////////////////
                            21456 ; 598  |//! \brief
                            21457 ; 599  |//!
                            21458 ; 600  |//! \fntype Function
                            21459 ; 601  |//!
                            21460 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            21461 ; 603  |//!
                            21462 ; 604  |//! \param[in]  none
                            21463 ; 605  |//!
                            21464 ; 606  |//! \return
                            21465 ; 607  |//!
                            21466 ; 608  |///////////////////////////////////////////////////////////////////////
                            21467 ; 609  |void ML_UpdateOnTheGo(void);
                            21468 ; 610  |
                            21469 ; 611  |///////////////////////////////////////////////////////////////////////
                            21470 ; 612  |//! \brief
                            21471 ; 613  |//!
                            21472 ; 614  |//! \fntype Function
                            21473 ; 615  |//!
                            21474 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            21475 ; 617  |//! Call only once before inserting items. Call once for each media.
                            21476 ; 618  |//!
                            21477 ; 619  |//! \param[in]  none
                            21478 ; 620  |//!
                            21479 ; 621  |//! \return
                            21480 ; 622  |//!
                            21481 ; 623  |///////////////////////////////////////////////////////////////////////
                            21482 ; 624  |void ML_InitVoiceParameter(void);
                            21483 ; 625  |
                            21484 ; 626  |///////////////////////////////////////////////////////////////////////
                            21485 ; 627  |//! \brief
                            21486 ; 628  |//!
                            21487 ; 629  |//! \fntype Function
                            21488 ; 630  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 356

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21489 ; 631  |//! \param[in]
                            21490 ; 632  |//!
                            21491 ; 633  |//! \return
                            21492 ; 634  |//!
                            21493 ; 635  |///////////////////////////////////////////////////////////////////////
                            21494 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            21495 ; 637  |
                            21496 ; 638  |///////////////////////////////////////////////////////////////////////
                            21497 ; 639  |//! \brief
                            21498 ; 640  |//!
                            21499 ; 641  |//! \fntype Function
                            21500 ; 642  |//!
                            21501 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            21502 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            21503 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            21504 ; 646  |//!
                            21505 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21506 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            21507 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            21508 ; 650  |//!
                            21509 ; 651  |//! \return
                            21510 ; 652  |//!
                            21511 ; 653  |///////////////////////////////////////////////////////////////////////
                            21512 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            21513 ; 655  |
                            21514 ; 656  |///////////////////////////////////////////////////////////////////////
                            21515 ; 657  |//! \brief
                            21516 ; 658  |//!
                            21517 ; 659  |//! \fntype Function
                            21518 ; 660  |//!
                            21519 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            21520 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            21521 ; 663  |//! of music library for that particular media.
                            21522 ; 664  |//!
                            21523 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            21524 ; 666  |//!
                            21525 ; 667  |//! \return
                            21526 ; 668  |//!
                            21527 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            21528 ; 670  |//!         function.
                            21529 ; 671  |///////////////////////////////////////////////////////////////////////
                            21530 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            21531 ; 673  |
                            21532 ; 674  |///////////////////////////////////////////////////////////////////////
                            21533 ; 675  |//! \brief
                            21534 ; 676  |//!
                            21535 ; 677  |//! \fntype Function
                            21536 ; 678  |//!
                            21537 ; 679  |//! Called by UI, the merge the music library tables album,
                            21538 ; 680  |//! artist, genre, song and year.
                            21539 ; 681  |//!
                            21540 ; 682  |//! \param[in]  none
                            21541 ; 683  |//!
                            21542 ; 684  |//! \return
                            21543 ; 685  |//!
                            21544 ; 686  |///////////////////////////////////////////////////////////////////////
                            21545 ; 687  |void ML_MergeLibraryTables(void);
                            21546 ; 688  |
                            21547 ; 689  |///////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 357

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21548 ; 690  |//! \brief
                            21549 ; 691  |//!
                            21550 ; 692  |//! \fntype Function
                            21551 ; 693  |//!
                            21552 ; 694  |//! Called by UI, the merge the music library tables album,
                            21553 ; 695  |//! artist, genre, song and year.
                            21554 ; 696  |//!
                            21555 ; 697  |//! \param[in]  none
                            21556 ; 698  |//!
                            21557 ; 699  |//! \return
                            21558 ; 700  |//!
                            21559 ; 701  |///////////////////////////////////////////////////////////////////////
                            21560 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21561 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            21562 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            21563 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            21564 ; 706  |
                            21565 ; 707  |///////////////////////////////////////////////////////////////////////
                            21566 ; 708  |//! \brief
                            21567 ; 709  |//!
                            21568 ; 710  |//! \fntype Function
                            21569 ; 711  |//!
                            21570 ; 712  |//! \param[in]
                            21571 ; 713  |//!
                            21572 ; 714  |//! \return
                            21573 ; 715  |//!
                            21574 ; 716  |///////////////////////////////////////////////////////////////////////
                            21575 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            21576 ; 718  |
                            21577 ; 719  |/*========================================================================================
                                  ========*/
                            21578 ; 720  |
                            21579 ; 721  |// Siukoon 2005-02-28
                            21580 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            21581 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            21582 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            21583 ; 725  |#else
                            21584 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            21585 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            21586 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            21587 ; 729  |#define WORD_PER_SECTOR             (171)
                            21588 ; 730  |#define BYTE_PER_SECTOR             (512)
                            21589 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            21590 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            21591 ; 733  |
                            21592 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            21593 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
                            21594 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            21595 ; 737  |
                            21596 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            21597 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            21598 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            21599 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            21600 ; 742  |
                            21601 ; 743  |/////////////////////
                            21602 ; 744  |
                            21603 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            21604 ; 746  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 358

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21605 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            21606 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            21607 ; 749  |#else
                            21608 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            21609 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            21610 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            21611 ; 753  |
                            21612 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            21613 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            21614 ; 756  |
                            21615 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            21616 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            21617 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            21618 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            21619 ; 761  |#else
                            21620 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            21621 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            21622 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            21623 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            21624 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            21625 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            21626 ; 768  |
                            21627 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            21628 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            21629 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            21630 ; 772  |#else
                            21631 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            21632 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            21633 ; 775  |
                            21634 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            21635 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            21636 ; 778  |
                            21637 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            21638 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            21639 ; 781  |
                            21640 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            21641 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            21642 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            21643 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            21644 ; 786  |#else
                            21645 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            21646 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            21647 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            21648 ; 790  |
                            21649 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            21650 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
                            21651 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            21652 ; 794  |#else
                            21653 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            21654 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            21655 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            21656 ; 798  |
                            21657 ; 799  |#ifdef __cplusplus
                            21658 ; 800  |}
                            21659 ; 801  |#endif
                            21660 ; 802  |
                            21661 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            21662 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 359

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21664 
                            21665 ; 6    |#include "fsapi.h"
                            21666 
                            21668 
                            21669 ; 1    |#ifndef _FSAPI_H_
                            21670 ; 2    |#define _FSAPI_H_
                            21671 ; 3    |#include "filespec.h"
                            21672 
                            21674 
                            21675 ; 1    |#ifndef _FILESPEC_H_
                            21676 ; 2    |#define _FILESPEC_H_
                            21677 ; 3    |#include  "fstypes.h"
                            21678 
                            21680 
                            21681 ; 1    |#ifndef _FS_TYPE_H_
                            21682 ; 2    |#define _FS_TYPE_H_
                            21683 ; 3    |
                            21684 ; 4    |#include   "types.h"
                            21685 
                            21687 
                            21688 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            21689 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            21690 ; 3    |//
                            21691 ; 4    |// Filename: types.h
                            21692 ; 5    |// Description: Standard data types
                            21693 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            21694 ; 7    |
                            21695 ; 8    |#ifndef _TYPES_H
                            21696 ; 9    |#define _TYPES_H
                            21697 ; 10   |
                            21698 ; 11   |// TODO:  move this outta here!
                            21699 ; 12   |#if !defined(NOERROR)
                            21700 ; 13   |#define NOERROR 0
                            21701 ; 14   |#define SUCCESS 0
                            21702 ; 15   |#endif 
                            21703 ; 16   |#if !defined(SUCCESS)
                            21704 ; 17   |#define SUCCESS  0
                            21705 ; 18   |#endif
                            21706 ; 19   |#if !defined(ERROR)
                            21707 ; 20   |#define ERROR   -1
                            21708 ; 21   |#endif
                            21709 ; 22   |#if !defined(FALSE)
                            21710 ; 23   |#define FALSE 0
                            21711 ; 24   |#endif
                            21712 ; 25   |#if !defined(TRUE)
                            21713 ; 26   |#define TRUE  1
                            21714 ; 27   |#endif
                            21715 ; 28   |
                            21716 ; 29   |#if !defined(NULL)
                            21717 ; 30   |#define NULL 0
                            21718 ; 31   |#endif
                            21719 ; 32   |
                            21720 ; 33   |#define MAX_INT     0x7FFFFF
                            21721 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            21722 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            21723 ; 36   |#define MAX_ULONG   (-1) 
                            21724 ; 37   |
                            21725 ; 38   |#define WORD_SIZE   24              // word size in bits
                            21726 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            21727 ; 40   |
                            21728 ; 41   |
                            21729 ; 42   |#define BYTE    unsigned char       // btVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 360

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21730 ; 43   |#define CHAR    signed char         // cVarName
                            21731 ; 44   |#define USHORT  unsigned short      // usVarName
                            21732 ; 45   |#define SHORT   unsigned short      // sVarName
                            21733 ; 46   |#define WORD    unsigned int        // wVarName
                            21734 ; 47   |#define INT     signed int          // iVarName
                            21735 ; 48   |#define DWORD   unsigned long       // dwVarName
                            21736 ; 49   |#define LONG    signed long         // lVarName
                            21737 ; 50   |#define BOOL    unsigned int        // bVarName
                            21738 ; 51   |#define FRACT   _fract              // frVarName
                            21739 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            21740 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            21741 ; 54   |#define FLOAT   float               // fVarName
                            21742 ; 55   |#define DBL     double              // dVarName
                            21743 ; 56   |#define ENUM    enum                // eVarName
                            21744 ; 57   |#define CMX     _complex            // cmxVarName
                            21745 ; 58   |typedef WORD UCS3;                   // 
                            21746 ; 59   |
                            21747 ; 60   |#define UINT16  unsigned short
                            21748 ; 61   |#define UINT8   unsigned char   
                            21749 ; 62   |#define UINT32  unsigned long
                            21750 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21751 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            21752 ; 65   |#define WCHAR   UINT16
                            21753 ; 66   |
                            21754 ; 67   |//UINT128 is 16 bytes or 6 words
                            21755 ; 68   |typedef struct UINT128_3500 {   
                            21756 ; 69   |    int val[6];     
                            21757 ; 70   |} UINT128_3500;
                            21758 ; 71   |
                            21759 ; 72   |#define UINT128   UINT128_3500
                            21760 ; 73   |
                            21761 ; 74   |// Little endian word packed byte strings:   
                            21762 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21763 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21764 ; 77   |// Little endian word packed byte strings:   
                            21765 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            21766 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            21767 ; 80   |
                            21768 ; 81   |// Declare Memory Spaces To Use When Coding
                            21769 ; 82   |// A. Sector Buffers
                            21770 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            21771 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            21772 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            21773 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            21774 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            21775 ; 88   |// B. Media DDI Memory
                            21776 ; 89   |#define MEDIA_DDI_MEM _Y
                            21777 ; 90   |
                            21778 ; 91   |
                            21779 ; 92   |
                            21780 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            21781 ; 94   |// Examples of circular pointers:
                            21782 ; 95   |//    INT CIRC cpiVarName
                            21783 ; 96   |//    DWORD CIRC cpdwVarName
                            21784 ; 97   |
                            21785 ; 98   |#define RETCODE INT                 // rcVarName
                            21786 ; 99   |
                            21787 ; 100  |// generic bitfield structure
                            21788 ; 101  |struct Bitfield {
                            21789 ; 102  |    unsigned int B0  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 361

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21790 ; 103  |    unsigned int B1  :1;
                            21791 ; 104  |    unsigned int B2  :1;
                            21792 ; 105  |    unsigned int B3  :1;
                            21793 ; 106  |    unsigned int B4  :1;
                            21794 ; 107  |    unsigned int B5  :1;
                            21795 ; 108  |    unsigned int B6  :1;
                            21796 ; 109  |    unsigned int B7  :1;
                            21797 ; 110  |    unsigned int B8  :1;
                            21798 ; 111  |    unsigned int B9  :1;
                            21799 ; 112  |    unsigned int B10 :1;
                            21800 ; 113  |    unsigned int B11 :1;
                            21801 ; 114  |    unsigned int B12 :1;
                            21802 ; 115  |    unsigned int B13 :1;
                            21803 ; 116  |    unsigned int B14 :1;
                            21804 ; 117  |    unsigned int B15 :1;
                            21805 ; 118  |    unsigned int B16 :1;
                            21806 ; 119  |    unsigned int B17 :1;
                            21807 ; 120  |    unsigned int B18 :1;
                            21808 ; 121  |    unsigned int B19 :1;
                            21809 ; 122  |    unsigned int B20 :1;
                            21810 ; 123  |    unsigned int B21 :1;
                            21811 ; 124  |    unsigned int B22 :1;
                            21812 ; 125  |    unsigned int B23 :1;
                            21813 ; 126  |};
                            21814 ; 127  |
                            21815 ; 128  |union BitInt {
                            21816 ; 129  |        struct Bitfield B;
                            21817 ; 130  |        int        I;
                            21818 ; 131  |};
                            21819 ; 132  |
                            21820 ; 133  |#define MAX_MSG_LENGTH 10
                            21821 ; 134  |struct CMessage
                            21822 ; 135  |{
                            21823 ; 136  |        unsigned int m_uLength;
                            21824 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            21825 ; 138  |};
                            21826 ; 139  |
                            21827 ; 140  |typedef struct {
                            21828 ; 141  |    WORD m_wLength;
                            21829 ; 142  |    WORD m_wMessage;
                            21830 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            21831 ; 144  |} Message;
                            21832 ; 145  |
                            21833 ; 146  |struct MessageQueueDescriptor
                            21834 ; 147  |{
                            21835 ; 148  |        int *m_pBase;
                            21836 ; 149  |        int m_iModulo;
                            21837 ; 150  |        int m_iSize;
                            21838 ; 151  |        int *m_pHead;
                            21839 ; 152  |        int *m_pTail;
                            21840 ; 153  |};
                            21841 ; 154  |
                            21842 ; 155  |struct ModuleEntry
                            21843 ; 156  |{
                            21844 ; 157  |    int m_iSignaledEventMask;
                            21845 ; 158  |    int m_iWaitEventMask;
                            21846 ; 159  |    int m_iResourceOfCode;
                            21847 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            21848 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            21849 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            21850 ; 163  |    int m_uTimeOutHigh;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 362

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21851 ; 164  |    int m_uTimeOutLow;
                            21852 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            21853 ; 166  |};
                            21854 ; 167  |
                            21855 ; 168  |union WaitMask{
                            21856 ; 169  |    struct B{
                            21857 ; 170  |        unsigned int m_bNone     :1;
                            21858 ; 171  |        unsigned int m_bMessage  :1;
                            21859 ; 172  |        unsigned int m_bTimer    :1;
                            21860 ; 173  |        unsigned int m_bButton   :1;
                            21861 ; 174  |    } B;
                            21862 ; 175  |    int I;
                            21863 ; 176  |} ;
                            21864 ; 177  |
                            21865 ; 178  |
                            21866 ; 179  |struct Button {
                            21867 ; 180  |        WORD wButtonEvent;
                            21868 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            21869 ; 182  |};
                            21870 ; 183  |
                            21871 ; 184  |struct Message {
                            21872 ; 185  |        WORD wMsgLength;
                            21873 ; 186  |        WORD wMsgCommand;
                            21874 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            21875 ; 188  |};
                            21876 ; 189  |
                            21877 ; 190  |union EventTypes {
                            21878 ; 191  |        struct CMessage msg;
                            21879 ; 192  |        struct Button Button ;
                            21880 ; 193  |        struct Message Message;
                            21881 ; 194  |};
                            21882 ; 195  |
                            21883 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            21884 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            21885 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            21886 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            21887 ; 200  |
                            21888 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            21889 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            21890 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            21891 ; 204  |
                            21892 ; 205  |#if DEBUG
                            21893 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            21894 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            21895 ; 208  |#else 
                            21896 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            21897 ; 210  |#define DebugBuildAssert(x)    
                            21898 ; 211  |#endif
                            21899 ; 212  |
                            21900 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            21901 ; 214  |//  #pragma asm
                            21902 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            21903 ; 216  |//  #pragma endasm
                            21904 ; 217  |
                            21905 ; 218  |
                            21906 ; 219  |#ifdef COLOR_262K
                            21907 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            21908 ; 221  |#elif defined(COLOR_65K)
                            21909 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 363

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21910 ; 223  |#else
                            21911 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            21912 ; 225  |#endif
                            21913 ; 226  |    
                            21914 ; 227  |#endif // #ifndef _TYPES_H
                            21915 
                            21917 
                            21918 ; 5    |
                            21919 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            21920 ; 7    |typedef struct
                            21921 ; 8    |{
                            21922 ; 9    |
                            21923 ; 10   |INT     _Y BytesPerSector;
                            21924 ; 11   |INT     _Y SectorsPerCluster;
                            21925 ; 12   |INT     _Y RsvdSectors;
                            21926 ; 13   |INT     _Y NoOfFATs;
                            21927 ; 14   |INT     _Y MaxRootDirEntries;
                            21928 ; 15   |LONG    _Y TotalSectors;
                            21929 ; 16   |LONG    _Y FATSize;
                            21930 ; 17   |LONG    _Y RootdirCluster;
                            21931 ; 18   |//INT   _Y FSInfoSector;
                            21932 ; 19   |//INT   _Y BkBootSector;
                            21933 ; 20   |LONG    _Y NextFreeCluster;
                            21934 ; 21   |LONG    _Y TotalFreeClusters;
                            21935 ; 22   |INT     _Y RootDirSectors;
                            21936 ; 23   |INT     _Y FIRSTDataSector;
                            21937 ; 24   |INT    _Y FATType;
                            21938 ; 25   |LONG   _Y TotalNoofclusters;
                            21939 ; 26   |INT    _Y ClusterMask;
                            21940 ; 27   |INT    _Y ClusterShift;
                            21941 ; 28   |INT    _Y SectorShift;
                            21942 ; 29   |INT    _Y SectorMask;
                            21943 ; 30   |INT    _Y DevicePresent;
                            21944 ; 31   |LONG   _Y FirRootdirsec;
                            21945 ; 32   |INT             _Y FSInfoSector;
                            21946 ; 33   |}FSMEDIA_TABLE;
                            21947 ; 34   |
                            21948 ; 35   |
                            21949 ; 36   |#define         MAXDEVICES              2
                            21950 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 
                                  for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            21951 ; 38   |
                            21952 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            21953 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc
                                   def'd it here so I insert it here.
                            21954 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            21955 ; 42   |#define         BOOTSECTOR              0
                            21956 ; 43   |#define     FSINFOSECTOR        1
                            21957 ; 44   |
                            21958 ; 45   |#define     READ_MODE           1
                            21959 ; 46   |#define     WRITE_MODE          2
                            21960 ; 47   |#define     APPEND_MODE         4
                            21961 ; 48   |#define     SEQ_WRITE_MODE      8
                            21962 ; 49   |#define     DIRECTORY_MODE         16
                            21963 ; 50   |#define     CREATE_MODE        32
                            21964 ; 51   |
                            21965 ; 52   |#define     RPLUS               5
                            21966 ; 53   |#define     WPLUS                   6
                            21967 ; 54   |#define     APLUS               7
                            21968 ; 55   |
                            21969 ; 56   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 364

M:ADDR CODE           CYCLES LINE SOURCELINE
                            21970 ; 57   |
                            21971 ; 58   |#define     X_MEMORY            0
                            21972 ; 59   |#define     Y_MEMORY            2
                            21973 ; 60   |#define     P_MEMORY            4
                            21974 ; 61   |
                            21975 ; 62   |#define     FAT12               0 
                            21976 ; 63   |#define     FAT16               1   
                            21977 ; 64   |#define     FAT32               2 
                            21978 ; 65   |
                            21979 ; 66   |
                            21980 ; 67   |#define FAT12EOF            0x0FFF
                            21981 ; 68   |#define FAT16EOF            0xFFFF
                            21982 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            21983 ; 70   |
                            21984 ; 71   |
                            21985 ; 72   |
                            21986 ; 73   |#define FAT12FREECX         0x000
                            21987 ; 74   |#define FAT16FREECX         0x0000
                            21988 ; 75   |#define FAT32FREECX         0x00000000
                            21989 ; 76   |
                            21990 ; 77   |
                            21991 ; 78   |#define  DBCS               1
                            21992 ; 79   |#define  UNICODE            2
                            21993 ; 80   |
                            21994 ; 81   |
                            21995 ; 82   |#define     CREATION_DATE       1
                            21996 ; 83   |#define     CREATION_TIME       2
                            21997 ; 84   |#define     MODIFICATION_DATE   3
                            21998 ; 85   |#define     MODIFICATION_TIME   4
                            21999 ; 86   |
                            22000 ; 87   |
                            22001 ; 88   |#define     READ_ONLY      0X01
                            22002 ; 89   |#define     HIDDEN         0X02
                            22003 ; 90   |#define     SYSTEM         0X04
                            22004 ; 91   |#define     VOLUME_ID      0X08
                            22005 ; 92   |#define     DIRECTORY      0X10
                            22006 ; 93   |#define     ARCHIVE        0X20
                            22007 ; 94   |
                            22008 ; 95   |#define READCOUNTER         105
                            22009 ; 96   |#define WRITECOUNTER        100
                            22010 ; 97   |#define FLUSHCOUNTER        200
                            22011 ; 98   |
                            22012 ; 99   |
                            22013 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            22014 ; 101  |
                            22015 ; 102  |#define  CWD_HANDLE           0
                            22016 ; 103  |#define  DIRECTORY_HANDLE     1
                            22017 ; 104  |#define  FIRST_VALID_HANDLE   2
                            22018 ; 105  |#define  END_OF_DIR_PATH      3
                            22019 ; 106  |
                            22020 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            22021 ; 108  |#define         NORMALTYPE              0
                            22022 ; 109  |#define         FATTYPE                 1
                            22023 ; 110  |#define     RAWTYPE         2
                            22024 ; 111  |
                            22025 ; 112  |#define  SHORTNAMERES_CH      6
                            22026 ; 113  |#define  LONGNAMERES_CH       9
                            22027 ; 114  |#define  MAXFILENAME_CH       260
                            22028 ; 115  |
                            22029 ; 116  |#define VOLUME_TYPE          0
                            22030 ; 117  |#define DIR_TYPE             1
                            22031 ; 118  |#define FILE_TYPE            2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 365

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22032 ; 119  |                                           
                            22033 ; 120  |#define WRITE_TYPE_RANDOM               0
                            22034 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            22035 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            22036 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            22037 ; 124  |                  
                            22038 ; 125  |
                            22039 ; 126  |#define     HANDLEENTRYSIZE         19
                            22040 ; 127  |
                            22041 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 pr
                                  elim 
                            22042 ; 129  |
                            22043 ; 130  |#define     CACHEDESCRSIZE          8
                            22044 ; 131  |#define     CACHEBUFSIZE            705
                            22045 ; 132  |
                            22046 ; 133  |#define     UCS2s                     0
                            22047 ; 134  |#define     UCS3s                     1
                            22048 ; 135  |
                            22049 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            22050 ; 137  |
                            22051 ; 138  |#endif // _FS_TYPE_H_
                            22052 ; 139  |
                            22053 
                            22055 
                            22056 ; 4    |#define MAX_FILESNAME   13
                            22057 ; 5    |
                            22058 ; 6    |typedef struct {
                            22059 ; 7    |    INT     gCurrentRecord;
                            22060 ; 8    |    INT     DirAttribute;
                            22061 ; 9    |    _packed char    FileName[9];
                            22062 ; 10   |    _packed char    FileExtension[4];
                            22063 ; 11   |}FILESPEC;
                            22064 ; 12   |
                            22065 ; 13   |typedef struct {
                            22066 ; 14   |    INT attrib;
                            22067 ; 15   |        LONG FileSize;
                            22068 ; 16   |    int  device;
                            22069 ; 17   |    INT startrecord;
                            22070 ; 18   |    _packed char name[MAX_FILESNAME];
                            22071 ; 19   |        LONG Key;
                            22072 ; 20   |}Finddata;
                            22073 ; 21   |#endif
                            22074 ; 22   |
                            22075 
                            22077 
                            22078 ; 4    |extern _reentrant LONG Ftell(INT HandleNumber);
                            22079 ; 5    |extern _reentrant LONG Feof(INT HandleNumber);
                            22080 ; 6    |extern _reentrant INT *Fputs(INT HandleNumber,INT *Buffer);
                            22081 ; 7    |extern _reentrant LONG Fread(INT HandleNumber,INT *Buffer,LONG NumBytesToRead,INT Source_M
                                  emory,INT MOdulo);
                            22082 ; 8    |extern _reentrant INT Fgetc(INT HandleNumber);
                            22083 ; 9    |extern _reentrant INT Fputc(INT HandleNumber,INT ByteToWrite);
                            22084 ; 10   |extern _reentrant LONG ReadDirectoryRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                                  
                            22085 ; 11   |extern _reentrant INT Fseek(INT HandleNumber,LONG NumBytesToSeek,INT SeekPosition);
                            22086 ; 12   |extern _reentrant INT Fopen(_packed char *filepath,_packed char *mode);
                            22087 ; 13   |extern _reentrant LONG Fwrite(INT HandleNumber,INT  *Buffer,LONG NumBytesToWrite,INT Sourc
                                  e_Memory,INT MOdulo);
                            22088 ; 14   |extern _reentrant LONG Totalfreecluster(INT DeviceNum);
                            22089 ; 15   |extern _reentrant INT Rmdir(_packed char *filepath);
                            22090 ; 16   |extern _reentrant INT Rmdirw(_packed char *filepath);
                            22091 ; 17   |extern _reentrant INT Mkdir(_packed char *filepath);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 366

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22092 ; 18   |
                            22093 ; 19   |        //      SGTL-HK 27-05-2005
                            22094 ; 20   |extern _reentrant INT Mkdirw(UCS3 *filepath);
                            22095 ; 21   |
                            22096 ; 22   |extern _reentrant INT Chdir(_packed char *filepath);
                            22097 ; 23   |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            22098 ; 24   |
                            22099 ; 25   |extern _reentrant INT Setcwd(_packed char *filepath, _packed char *gCworkingDir,INT index,
                                  INT length);
                            22100 ; 26   |extern _reentrant _packed char *Getcwd(void);
                            22101 ; 27   |extern  _reentrant _packed char *Fgets(INT HandleNumber,INT NumBytesToRead, _packed char *
                                  Buffer);
                            22102 ; 28   |extern INT  FSInit(INT _X *bufx, INT _Y *bufy, INT maxdevices, INT maxhandles, INT maxcach
                                  es);
                            22103 ; 29   |extern INT  FlushCache(void);
                            22104 ; 30   |extern _reentrant INT FsShutDown(void);
                            22105 ; 31   |extern _reentrant LONG GetFileSize(INT HandleNumber);
                            22106 ; 32   |
                            22107 ; 33   |extern _reentrant INT filegetattrib(_packed char *FilePath);
                            22108 ; 34   |extern _reentrant INT Fopenw(INT *filepath,_packed char *mode);
                            22109 ; 35   |extern _reentrant INT Fremove(_packed char *filepath);
                            22110 ; 36   |extern _reentrant INT Fremovew(_packed char *filepath);
                            22111 ; 37   |extern _reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLen
                                  gth);
                            22112 ; 38   |extern INT FlushCache(void);
                            22113 ; 39   |extern _reentrant INT DeleteTree(_packed char *Path);
                            22114 ; 40   |extern _reentrant INT Fclose(INT HandleNumber);
                            22115 ; 41   |extern INT FSMediaPresent(INT DeviceNum);
                            22116 ; 42   |extern INT FSFATType (INT DeviceNum);
                            22117 ; 43   |extern  INT _reentrant  GetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            22118 ; 44   |extern _reentrant INT SetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            22119 ; 45   |extern _reentrant LONG FgetFastHandle(INT HandleNumber);
                            22120 ; 46   |
                            22121 ; 47   |extern _reentrant INT ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBu
                                  ffer);
                            22122 ; 48   |extern _reentrant void Uppercase(_packed char *file); 
                            22123 ; 49   |extern _reentrant INT FindNext(INT HandleNumber,Finddata *_finddata);
                            22124 
                            22134 
                            22135 ; 50   |extern _reentrant INT FindFirst(Finddata *_finddata,_packed char *FileName);
                            22136 ; 51   |extern _reentrant void ClearData(Finddata *_finddata);
                            22137 ; 52   |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
                            22138 ; 53   |
                            22139 ; 54   |
                            22140 ; 55   |
                            22141 ; 56   |
                            22142 ; 57   |typedef struct
                            22143 ; 58   |{
                            22144 ; 59   |
                            22145 ; 60   |INT             Day;
                            22146 ; 61   |INT             Month;
                            22147 ; 62   |INT             Year;
                            22148 ; 63   |}DIR_DATE;
                            22149 ; 64   |
                            22150 ; 65   |
                            22151 ; 66   |typedef struct
                            22152 ; 67   |{
                            22153 ; 68   |
                            22154 ; 69   |INT             Second;
                            22155 ; 70   |INT             Minute;
                            22156 ; 71   |INT             Hour;
                            22157 ; 72   |}DIR_TIME;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 367

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22158 ; 73   |
                            22159 ; 74   |
                            22160 ; 75   |typedef struct
                            22161 ; 76   |{
                            22162 ; 77   |LONG CurrentOffset;     
                            22163 ; 78   |LONG CurrentCluster;
                            22164 ; 79   |}HANDLECONTEXT;
                            22165 ; 80   |
                            22166 ; 81   |extern _reentrant INT filesetattrib(INT HandleNumber,INT dirattribute);
                            22167 ; 82   |extern _reentrant INT filesetdate(_packed char *FilePath,INT crt_mod_date_time_para,DIR_DA
                                  TE *dirdate,DIR_TIME *dirtime);
                            22168 
                            22179 
                            22180 ; 83   |extern _reentrant INT filegetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *di
                                  rdate,DIR_TIME *dirtime);
                            22181 ; 84   |#endif
                            22182 
                            22184 
                            22185 ; 7    |////////////////////////////////////////////////////////////////////////////////
                            22186 ; 8    |//  Equates
                            22187 ; 9    |////////////////////////////////////////////////////////////////////////////////
                            22188 ; 10   |//Traversal return types
                            22189 ; 11   |#define PLAYLIST_END_TRAVERSAL_SUCCESS  (PLAYLIST_LAST_RETCODE + 1)
                            22190 ; 12   |#define PLAYLIST_END_TRAVERSAL_FAILURE  (PLAYLIST_LAST_RETCODE + 2)
                            22191 ; 13   |#define PLAYLIST_FILE_LOCATE_SUCCESS    (PLAYLIST_LAST_RETCODE + 3)
                            22192 ; 14   |
                            22193 ; 15   |#define PLAYSET_MUSIC 0
                            22194 ; 16   |#define PLAYSET_VOICE 1
                            22195 ; 17   |#define PLAYSET_FOLDER_PLAY 2
                            22196 ; 18   |#define PLAYSET_FAVORITES 3
                            22197 ; 19   |
                            22198 ; 20   |#define PLAYLIST_REPEAT_OFF     0
                            22199 ; 21   |#define PLAYLIST_REPEAT_ALL     1
                            22200 ; 22   |#define PLAYLIST_REPEAT_ONE     2
                            22201 ; 23   |
                            22202 ; 24   |#define SELECT_TRACKS   0
                            22203 ; 25   |#define ORDER_TRACKS    1
                            22204 ; 26   |#define BUILD_FILE_LINKS        2
                            22205 ; 27   |#define RESTORE_BOOKMARK 3
                            22206 ; 28   |        //      SGTL-HK 28-10-2004
                            22207 ; 29   |#define BUILD_DIR_LINKS         4
                            22208 ; 30   |
                            22209 ; 31   |
                            22210 ; 32   |#define ATTR_UNACCEPTABLE  (ATTR_HIDDEN|ATTR_SYSTEM|ATTR_VOLUME_ID)
                            22211 ; 33   |
                            22212 ; 34   |#define DIR_SEPARATOR   0x00002f        // "\"
                            22213 ; 35   |#define ROOT_SEPARATOR  0x002f3A        // ":\" swizzled
                            22214 ; 36   |
                            22215 ; 37   |#define DEPTH_VOICE_DIR 1       //depth of voice directory
                            22216 ; 38   |
                            22217 ; 39   |#define TYPE_DIR 0
                            22218 ; 40   |#define TYPE_FILE 1
                            22219 ; 41   |
                            22220 ; 42   |#define IS_TRASH        0
                            22221 ; 43   |#define IS_VOICE_DIR 1
                            22222 ; 44   |#define IS_VALID_AUDIO 2
                            22223 ; 45   |#define IS_VOICE_FILE  3
                            22224 ; 46   |
                            22225 ; 47   |//List containing audio file extensions
                            22226 ; 48   |#define WMA_FILE_EXT     0x414D57
                            22227 ; 49   |#define MP3_FILE_EXT     0x33504d
                            22228 ; 50   |#define WAV_FILE_EXT     0x564157
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 368

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22229 ; 51   |#define MP4_FILE_EXT     0x34504d
                            22230 ; 52   |#define M4A_FILE_EXT     0x41344d
                            22231 ; 53   |#define ASF_FILE_EXT     0x465341
                            22232 ; 54   |#define AUDIBLE_FILE_EXT         0x004141
                            22233 ; 55   |#define JPG_FILE_EXT     0x47504a
                            22234 ; 56   |#define BMP_FILE_EXT     0x504d42
                            22235 ; 57   |#define SMV_FILE_EXT     0x564d53
                            22236 ; 58   |
                            22237 ; 59   |#define VOICE_PATH_0    0x2f3a61        // a:/ in dyslexical order
                            22238 ; 60   |#define VOICE_PATH_1    0x494f56        // VOI in dyslexical order
                            22239 ; 61   |#define VOICE_PATH_2    0x2f4543        // CE/ in dyslexical order
                            22240 ; 62   |#define VOICE_PATH_3    0x000000        // terminating 0
                            22241 ; 63   |
                            22242 ; 64   |#define FM_PATH_0               0x2f3a61        // a:/ in dyslexical order
                            22243 ; 65   |#define FM_PATH_1               0x2f4d46        // FM/ in dyslexical order
                            22244 ; 66   |#define FM_PATH_2               0x000000        // terminating 0
                            22245 ; 67   |
                            22246 ; 68   |#define LINEIN_PATH_0   0x2f3a61        // a:/ in dyslexical order
                            22247 ; 69   |#define LINEIN_PATH_1   0x4e494c        // LIN in dyslexical order
                            22248 ; 70   |#define LINEIN_PATH_2   0x492d45        // E-I in dyslexical order
                            22249 ; 71   |#define LINEIN_PATH_3   0x002f4e        // N/  in dyslexical order
                            22250 ; 72   |
                            22251 ; 73   |#define NAME_SFN        0
                            22252 ; 74   |#define NAME_LFN        1
                            22253 ; 75   |//Error code for unsupported file Names or Extensions
                            22254 ; 76   |#define META_DATA_FILE_NOT_SUPPORTED        (WORD)(0x101)
                            22255 ; 77   |
                            22256 ; 78   |#define FINDDATA_CACHE_SIZE   20
                            22257 ; 79   |
                            22258 ; 80   |// this number is used to skip mac resource fork files when loading the playlist
                            22259 ; 81   |// the resource SFN start with _ end with the same extension (i.e. mp3)
                            22260 ; 82   |// a SMALL sample of test files shows that the resource file is typically 82 bytes.
                            22261 ; 83   |#define MAC_RESOURCE_NUM_BYTES   512
                            22262 ; 84   |
                            22263 ; 85   |extern int g_iPlaylistRepeat;
                            22264 ; 86   |extern int g_bPlaylistShuffle;
                            22265 ; 87   |extern DWORD dStart, dEnd, dDiff;       //for timing measurements
                            22266 ; 88   |extern _packed BYTE DirPath[MAX_DIRNAME_LENGTH];
                            22267 ; 89   |extern BOOL g_Rebuild;
                            22268 ; 90   |extern RAM_SONG_INFO_T  song_info;
                            22269 ; 91   |extern INT  g_file_time;
                            22270 ; 92   |extern INT  g_unicode;
                            22271 ; 93   |extern DWORD    g_dwFastKey;
                            22272 ; 94   |extern INT  g_iRecordNum;
                            22273 ; 95   |extern DWORD    g_FileKey;
                            22274 ; 96   |extern DIR_DATE g_dirdate;
                            22275 ; 97   |extern DIR_TIME g_dirtime;
                            22276 ; 98   |extern INT  *pHighestNumber;
                            22277 ; 99   |extern INT  g_iHighestVoiceNumber;
                            22278 ; 100  |extern INT  g_iHighestFMNumber;
                            22279 ; 101  |extern INT  g_iHighestLineNumber;
                            22280 ; 102  |
                            22281 ; 103  |INT _reentrant Playlist_GetPlaySet(void);
                            22282 ; 104  |INT _reentrant Playlist_SetPlaySet(INT, INT, INT*);
                            22283 ; 105  |INT _reentrant Playlist_Initialize(INT, INT, INT*);
                            22284 ; 106  |INT _reentrant Playlist_BuildMusicLib(INT iIgnored1, INT iIgnored2, INT* pIgnored);
                            22285 ; 107  |_reentrant RETCODE Playlist_PopulateMusicLib(int iDevice, int iDepth, DWORD dwDirKey,INT R
                                  ecordNumber);
                            22286 ; 108  |_reentrant INT Playlist_SetPlaySet(INT , INT, INT*);
                            22287 ; 109  |void _reentrant Playlist_ResetPlayset(void);
                            22288 ; 110  |BOOL _reentrant Playlist_ValidateEntry(INT iEntryType,INT iReason, INT* pPtr);
                            22289 ; 111  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 369

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22290 ; 112  |//////////////////////////////////////////////////////////////////////////////////////////
                                  /////////////////
                            22291 ; 113  |/////playlist3 helper functions
                            22292 ; 114  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////////
                            22293 ; 115  |BOOL _reentrant Playlist_IsValidAudioFile(LONG lFileSize, _packed BYTE* pFileName);
                            22294 ; 116  |_reentrant INT Playlist_GetFileExtention(INT iIgnored1, INT iIgnored2, INT* pPtr);
                            22295 ; 117  |_reentrant BOOL IsTrashDir(_packed BYTE* pszName);
                            22296 ; 118  |_reentrant DWORD Playlist_GenerateFastKey(INT iDevice,LONG DirSector,INT iDirOffset);
                            22297 ; 119  |_reentrant INT ExtractDirSector1(DWORD Key);
                            22298 ; 120  |_reentrant INT ExtractDirSector2(DWORD Key);
                            22299 ; 121  |_reentrant INT ExtractDirOffset(DWORD Key);
                            22300 ; 122  |_reentrant RETCODE Playlist_GetRootString(_packed BYTE* pBuffer, INT iDevice);
                            22301 ; 123  |_reentrant RETCODE Playlist_LocateFileEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr)
                                  ;
                            22302 ; 124  |_reentrant INT Playlist_LocateDirEntryFromName(INT iUnused1, INT iUnused2, INT* pPtr);
                            22303 ; 125  |_reentrant BOOL IsVoiceDir(DirEntry _X* pDirEntry);
                            22304 ; 126  |_reentrant RETCODE Playlist_GetSFN(INT iEntryType , INT pEntry, INT* pName);
                            22305 ; 127  |_reentrant RETCODE Playlist_GetLFN(INT iEntryType , INT pEntry, INT* pName);
                            22306 ; 128  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            22307 ; 129  |
                            22308 ; 130  |DWORD GetDclkCount(void);
                            22309 ; 131  |
                            22310 ; 132  |_reentrant INT CopyFindFirst(int mDirEntry, int mfinddata, int *mFileSpec);
                            22311 ; 133  |_reentrant INT CopyFindNext(INT HandleNumber,int mfinddata, int* ptr);
                            22312 ; 134  |
                            22313 ; 135  |_reentrant void BuildVoiceFilePath(void);
                            22314 ; 136  |_reentrant void BuildFMFilePath(void);
                            22315 ; 137  |_reentrant void BuildLINEINFilePath(void);
                            22316 ; 138  |_reentrant void GetVoiceFastKey(WORD wFastKeyBitField);
                            22317 ; 139  |_reentrant INT AddSongToLibrary(int a, int drive, void* b);
                            22318 ; 140  |#endif
                            22319 
                            22321 
                            22322 ; 17   |#include  "playlist3internal.h"
                            22323 
                            22325 
                            22326 ; 1    |#ifndef __PLAYLIST3INTERNAL_H
                            22327 ; 2    |#define __PLAYLIST3INTERNAL_H
                            22328 ; 3    |
                            22329 ; 4    |#include "project.h"
                            22330 ; 5    |
                            22331 ; 6    |#include "filesystem.h"
                            22332 ; 7    |#include "metadata.h"
                            22333 ; 8    |
                            22334 ; 9    |#define MAX_NUM_DIR 1           //max supported directories including all subdirectories
                            22335 ; 10   |#define MAX_NUM_FILES   1       //max supported files
                            22336 ; 11   |#define MAX_SORT_ENTRIES_PER_DIRECTORY  15
                            22337 ; 12   |
                            22338 ; 13   |#define MAX_RECORDS_PER_DIRECTORY   4096        //calculated from the bits in the m_iRecor
                                  dNum field in the following data structures.
                            22339 ; 14   |                                                                                        //
                                  An entry can have multiple records in the FAT for LFNs.
                            22340 ; 15   |                                                                                        //
                                  Records more than this number will not be included in the playlist content
                            22341 ; 16   |
                            22342 ; 17   |#define SFN_LENGTH      13      //8.3\ + NULL
                            22343 ; 18   |
                            22344 ; 19   |#define  _MAX_DIR_DEPTH 8
                            22345 ; 20   |#define  MAX_DIRNAME_LENGTH ((SFN_LENGTH*_MAX_DIR_DEPTH)+1)
                            22346 ; 21   |
                            22347 ; 22   |struct Bookmark{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 370

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22348 ; 23   |        INT       m_iTracknum;
                            22349 ; 24   |        DWORD m_dwTrackPosBytes;
                            22350 ; 25   |}; //this will save the num and position of the song selected for bookmark
                            22351 ; 26   |
                            22352 ; 27   |
                            22353 ; 28   |typedef struct{
                            22354 ; 29   |    unsigned int    m_pNext:16;                 //points to the next inline DirEntry. 
                            22355 ; 30   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            22356 ; 31   |    unsigned int    m_iDevice:1;
                            22357 ; 32   |        unsigned int    m_bIsRoot:1;    //1=ROOT directory, 0= Any directory except ROOT.
                            22358 ; 33   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            22359 ; 34   |    unsigned int    m_pDirContents:16;  //points to the first content which is a dir.
                            22360 ; 35   |//////////////////////////////////////////////////////////////////////////////////////////
                                  /
                            22361 ; 36   |        unsigned int    m_pFileContents:16; //pointer in FileEntryPool where the file cont
                                  ents for this directory begin.
                            22362 ; 37   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            22363 ; 38   |        unsigned int    m_iDirSector1:21;
                            22364 ; 39   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //
                            22365 ; 40   |        unsigned int    m_iDirOffset:12;
                            22366 ; 41   |        unsigned int    m_iRecordNum:12;        //record number of the directory record (L
                                  FN use).
                            22367 ; 42   |
                            22368 ; 43   |        unsigned int    m_iDirSector2:11;
                            22369 ; 44   |        //!! The above are implicitly used as a struct*. Using INT bitfields to save memor
                                  y !!!
                            22370 ; 45   |//////////////////////////////////////////////////////////////////////////////////////////
                                  //      
                            22371 ; 46   |#ifdef DEBUG_SFN
                            22372 ; 47   |        _packed BYTE name[SFN_LENGTH];
                            22373 ; 48   |#endif
                            22374 ; 49   |}DirEntry;
                            22375 ; 50   |
                            22376 ; 51   |typedef struct{
                            22377 ; 52   |        unsigned int    m_bAllocated:1; //1=allocated, 0=free.
                            22378 ; 53   |        unsigned int    m_bCurrentPlayset:1;    //1=Belongs to the current playset.
                            22379 ; 54   |        unsigned int    m_bTrackPlayed:1;               //Indicates if the track was playe
                                  d atleast once. Currently not used.
                            22380 ; 55   |        unsigned int    m_iDirSector1:21;
                            22381 ; 56   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            22382 ; 57   |        unsigned int    m_iTrackOrder:10;               //Order of this track in the curre
                                  nt playset.
                            22383 ; 58   |        unsigned int    m_iDirOffset:12;
                            22384 ; 59   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            22385 ; 60   |        unsigned int    m_iDevice:1;
                            22386 ; 61   |        unsigned int    m_iRecordNum:12;        //Record number of the file record (LFN us
                                  e).
                            22387 ; 62   |        unsigned int    m_iDirSector2:11;
                            22388 ; 63   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            22389 ; 64   |        unsigned int    m_pNext:16;             // //points to the next inline file.
                            22390 ; 65   |//////////////////////////////////////////////////////////////////////////////////////////
                                  ////////////
                            22391 ; 66   |#ifdef DEBUG_SFN
                            22392 ; 67   |        _packed BYTE name[SFN_LENGTH];
                            22393 ; 68   |#endif
                            22394 ; 69   |}FileEntry;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 371

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22395 ; 70   |
                            22396 ; 71   |typedef struct{
                            22397 ; 72   |        DirEntry _X* pDirEntry; //Start traversing from this directory entry
                            22398 ; 73   |        unsigned int    iReason;
                            22399 ; 74   |        unsigned int iDevice;
                            22400 ; 75   |        unsigned int iPlayset;
                            22401 ; 76   |        unsigned int iDepth;
                            22402 ; 77   |        unsigned int iTrackOrder;
                            22403 ; 78   |        unsigned int iTrackNum;
                            22404 ; 79   |        FileEntry* pFileEntry;
                            22405 ; 80   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];  //maintains a dynamic list of directory li
                                  nks within the recursion
                            22406 ; 81   |        unsigned int    iTotalLinks;
                            22407 ; 82   |}TraverseTreeParams;
                            22408 ; 83   |
                            22409 ; 84   |typedef struct{
                            22410 ; 85   |        unsigned int EntryType;                         //TYPE_DIR or TYPE_FILE
                            22411 ; 86   |        FileEntry* pFileEntry;          //used if TYPE_FILE
                            22412 ; 87   |        DirEntry _X* pDirEntry;                 //used if TYPE_DIR
                            22413 ; 88   |        unsigned int iTrackNum;
                            22414 ; 89   |        unsigned int iTrackOrder;
                            22415 ; 90   |        DirEntry _X* DirLinks[_MAX_DIR_DEPTH];
                            22416 ; 91   |        unsigned int iTotalLinks;
                            22417 ; 92   |}EntryAccessInfo;
                            22418 ; 93   |
                            22419 ; 94   |typedef struct{
                            22420 ; 95   |        void* pEntry;
                            22421 ; 96   |        _packed BYTE name[SFN_LENGTH];
                            22422 ; 97   |}SFNStorage;
                            22423 ; 98   |
                            22424 ; 99   |extern DirEntry _X g_DirEntryPerDevice[];               //ROOT(s)
                            22425 ; 100  |extern DirEntry _X g_DirEntryPool[];            //Pool of directory entries, Does not cont
                                  ain files.
                            22426 ; 101  |extern FileEntry g_FileEntryPool[];
                            22427 ; 102  |extern EntryAccessInfo g_CurrentTrack;
                            22428 ; 103  |extern int g_iPlaylistRepeat;
                            22429 ; 104  |extern int g_bPlaylistShuffle;
                            22430 ; 105  |extern SFNStorage g_TempSFNSpace[];
                            22431 ; 106  |extern int g_iTotalTracks;
                            22432 ; 107  |
                            22433 ; 108  |extern int g_iPlaySet;
                            22434 ; 109  |
                            22435 ; 110  |extern struct Bookmark g_MarkerMusic, g_MarkerVoice;
                            22436 ; 111  |extern int g_iTotalDir;
                            22437 ; 112  |extern int g_iTotalFiles;
                            22438 ; 113  |
                            22439 ; 114  |void _reentrant ML_building_engine_init_playlist3(void);
                            22440 ; 115  |void _reentrant ML_voice_build_engine_init_playlist3(void);
                            22441 ; 116  |void _reentrant ML_merging_engine_init_playlist3(void);
                            22442 ; 117  |_reentrant void Rebuild_GetMetaData(WORD wMode,int ignored1,int*ignored2);
                            22443 ; 118  |_reentrant void Rebuild_GetFileMetaData(INT PackedPathNameAddress, INT btCurrentDevice, FI
                                  LE_META_DATA *MetaData);
                            22444 ; 119  |_reentrant RETCODE AddDirToLibrary(INT iDrive, INT iDirDepth);
                            22445 ; 120  |RETCODE _reentrant ML_GetLFN(DWORD dwFastKey, INT iRecordNum, UCS3 *pBuf);
                            22446 ; 121  |
                            22447 ; 122  |#endif
                            22448 
                            22450 
                            22451 ; 18   |#endif
                            22452 ; 19   |#endif
                            22453 ; 20   |#endif
                            22454 ; 21   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 372

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22455 ; 22   |#include "stringlib.h"
                            22456 
                            22458 
                            22459 ; 1    |#ifndef STRINGLIB_H
                            22460 ; 2    |#define STRINGLIB_H
                            22461 ; 3    |_asmfunc int pack_string(UCS3 _Y * _Y pUnpacked, _packed BYTE _Y * _Y pPacked);
                            22462 ; 4    |_asmfunc int unpack_string( _packed BYTE _Y * _Y pPacked,  UCS3 _Y * _Y pUnpacked);
                            22463 ; 5    |_asmfunc int unpack_data( _packed BYTE _Y * _Y pPacked,  BYTE _Y * _Y pUnpacked, INT iCoun
                                  t);
                            22464 ; 6    |
                            22465 ; 7    |_asmfunc BYTE GetByteFromArrayInX( void _X * p,int n);
                            22466 ; 8    |_asmfunc void PutByteInArrayInX( void _X * p,int n, int newchar);
                            22467 ; 9    |_asmfunc BYTE GetByteFromArrayInY( void _Y * p,int n);
                            22468 ; 10   |_asmfunc void PutByteInArrayInY( void _Y * p,int n, int newchar);
                            22469 ; 11   |
                            22470 ; 12   |_asmfunc BYTE packed_get( _packed BYTE _Y * p,int n);
                            22471 ; 13   |_asmfunc void packed_set( _packed BYTE _Y * p,int n, int newchar);
                            22472 ; 14   |
                            22473 ; 15   |_asmfunc int packed_strlen( _packed BYTE _Y * _Y p);
                            22474 ; 16   |
                            22475 ; 17   |_asmfunc _packed BYTE _Y * packed_strncpy( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc, int iCount);
                            22476 ; 18   |_asmfunc _packed BYTE _Y * packed_strcpy ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y
                                   pSrc);
                            22477 ; 19   |
                            22478 ; 20   |
                            22479 ; 21   |_asmfunc int packed_strncmp( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight, int i
                                  Count);
                            22480 ; 22   |_asmfunc int packed_strcmp ( _packed BYTE _Y * _Y pLeft,_packed BYTE _Y * _Y pRight);
                            22481 ; 23   |
                            22482 ; 24   |_asmfunc int packed_strncat( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource, int 
                                  iCount);
                            22483 ; 25   |_asmfunc int packed_strcat ( _packed BYTE _Y * _Y pDest,_packed BYTE _Y * _Y pSource);
                            22484 ; 26   |
                            22485 ; 27   |
                            22486 ; 28   |_asmfunc int strlen(UCS3 _Y * _Y p);
                            22487 ; 29   |
                            22488 ; 30   |_asmfunc UCS3 *strchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            22489 ; 31   |_asmfunc UCS3 *strrchr(UCS3 _Y * _Y pUnpacked, UCS3 CharToFind);
                            22490 ; 32   |
                            22491 ; 33   |_asmfunc void strncpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, BYTE iCount);
                            22492 ; 34   |_asmfunc void strcpy(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            22493 ; 35   |
                            22494 ; 36   |_asmfunc char *strncat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            22495 ; 37   |_asmfunc char *strcat(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            22496 ; 38   |
                            22497 ; 39   |_asmfunc int strncmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource, int iCount);
                            22498 ; 40   |_asmfunc int strcmp(UCS3 _Y * _Y pDest, UCS3 _Y * _Y pSource);
                            22499 ; 41   |
                            22500 ; 42   |#endif
                            22501 
                            22503 
                            22504 ; 23   |#include "encoderproperties.h"
                            22505 
                            22507 
                            22508 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            22509 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2006
                            22510 ; 3    |//
                            22511 ; 4    |// Filename: encoderproperties.h
                            22512 ; 5    |// Description: Definitions used in manipulating Encoder Properties
                            22513 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                            22514 ; 7    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 373

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22515 ; 8    |extern _Y WORD g_wEncSamplingRate;
                            22516 ; 9    |extern _Y WORD g_wEncBitRate;
                            22517 ; 10   |extern _Y WORD g_wEncADCGain;
                            22518 ; 11   |extern _Y WORD g_wEncADCSRR;
                            22519 ; 12   |extern _Y WORD g_wEncInvSampleRateScale;
                            22520 ; 13   |extern _Y WORD g_wEncNAvgBytesPerSec;
                            22521 ; 14   |extern _Y WORD g_wEncClusterTimeScale;
                            22522 ; 15   |extern _X WORD g_wEncoderSR;
                            22523 ; 16   |extern _Y WORD g_wEncCurrentDeviceNum;
                            22524 ; 17   |extern _Y WORD g_wEncFormatTag;
                            22525 ; 18   |extern _Y WORD g_wEncNumberOfChannels;
                            22526 ; 19   |extern _Y WORD g_wEncPCMBits;
                            22527 ; 20   |extern _Y _packed BYTE g_EncFileNameString[];
                            22528 ; 21   |extern _Y WORD g_wSamplingRateIndex;
                            22529 ; 22   |extern _Y WORD g_wEncSamplingRateIdx;
                            22530 ; 23   |extern _Y _fract g_wEncADCLChOffset;
                            22531 ; 24   |extern _Y _fract g_wEncADCRChOffset;
                            22532 ; 25   |extern _X _fract DCOffsetADC[2][7];
                            22533 ; 26   |
                            22534 ; 27   |                             // struct passed as argument to EncSetProperties
                            22535 ; 28   |typedef struct {
                            22536 ; 29   |  int    device;
                            22537 ; 30   |  _packed BYTE *pFilename;
                            22538 ; 31   |  int    samplingRateInHz;
                            22539 ; 32   |  int    bitRateInKbps;
                            22540 ; 33   |  int    FormatTag; // Algorithm. 1 = PCMWAVE, 2 = MS ADPCM, 0x11 = IMA ADPCM
                            22541 ; 34   |  int    EncNumberOfChannels;
                            22542 ; 35   |  int    EncPCMBits;    // Number of bits for PCMWAVE (8,16,24), else ignored
                            22543 ; 36   |  int    iSource;     // Note: Not implemeted, yet.
                            22544 ; 37   |} EncProperties;
                            22545 ; 38   |
                            22546 ; 39   |typedef struct {
                            22547 ; 40   |  WORD   wNSamplesPerSec;
                            22548 ; 41   |  WORD   wADCGain;
                            22549 ; 42   |  WORD   wADCSRR;
                            22550 ; 43   |  WORD   wInvSampleRateScale;
                            22551 ; 44   |  WORD   wNAvgBytesPerSec;
                            22552 ; 45   |  WORD   wClusterTimeScale;
                            22553 ; 46   |} EncoderSampleRateParms;
                            22554 
                            22567 
                            22568 ; 47   |
                            22569 ; 48   |RETCODE _reentrant EncSetProperties(EncProperties *pProps);
                            22570 ; 49   |
                            22571 ; 50   |// Access functions (macros)
                            22572 ; 51   |
                            22573 ; 52   |#define EncGetSampleRateInHz()  (g_wEncNSamplesPerSec)
                            22574 ; 53   |
                            22575 ; 54   |
                            22576 ; 55   |// These properties are not yet implemented
                            22577 ; 56   |
                            22578 ; 57   |#define EncGetDevice()          (0)
                            22579 ; 58   |#define EncGetFilename()        ("")
                            22580 ; 59   |#define EncGetEncodingMethod()  (0)
                            22581 ; 60   |
                            22582 ; 61   |
                            22583 ; 62   |#define ERROR_ENCODER_INVALID_SAMPLE_RATE ((RETCODE)(-1))
                            22584 ; 63   |#define ERROR_ENCODER_IS_ACTIVE           ((RETCODE)(-2))
                            22585 ; 64   |
                            22586 ; 65   |
                            22587 ; 66   |
                            22588 ; 67   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 374

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22589 ; 68   |
                            22590 ; 69   |
                            22591 
                            22593 
                            22594 ; 24   |#include "voicemenu.h"
                            22595 
                            22597 
                            22598 ; 1    |#ifndef _VOICE_MENU_H
                            22599 ; 2    |#define _VOICE_MENU_H
                            22600 ; 3    |
                            22601 ; 4    |#ifdef USE_PLAYLIST3
                            22602 ; 5    |#include "musiclib_ghdr.h"
                            22603 
                            22605 
                            22606 ; 1    |#ifndef MUSICLIB_GHDR_H
                            22607 ; 2    |#define MUSICLIB_GHDR_H
                            22608 ; 3    |
                            22609 ; 4    |#ifdef __cplusplus
                            22610 ; 5    |extern "C" {
                            22611 ; 6    |#endif
                            22612 ; 7    |
                            22613 ; 8    |/*========================================================================================
                                  ==========
                            22614 ; 9    |
                            22615 ; 10   |                                        General Description
                            22616 ; 11   |
                            22617 ; 12   |==========================================================================================
                                  ==========
                            22618 ; 13   |
                            22619 ; 14   |                               Sigmatel Inc Confidential Proprietary
                            22620 ; 15   |                               (c) Copyright Sigmatel Inc 2004, All Rights Reserved
                            22621 ; 16   |
                            22622 ; 17   |HEADER NAME: mf_sf_filename.h   AUTHOR: Developer Name      CREATION DATE: DD/MM/YYYY
                            22623 ; 18   |
                            22624 ; 19   |PRODUCT NAMES: All
                            22625 ; 20   |
                            22626 ; 21   |GENERAL DESCRIPTION:
                            22627 ; 22   |
                            22628 ; 23   |    General description of this grouping of functions.
                            22629 ; 24   |
                            22630 ; 25   |Portability: All
                            22631 ; 26   |
                            22632 ; 27   |
                            22633 ; 28   |Revision History:
                            22634 ; 29   |
                            22635 ; 30   |                         Modification        Tracking
                            22636 ; 31   |Author                       Date             Number           Description of Changes
                            22637 ; 32   |---------------------    ------------        ----------        ---------------------------
                                  ----------
                            22638 ; 33   |Developer Name            DD/MM/YYYY         PDaaaxxxxx        brief description of change
                                  s made
                            22639 ; 34   |
                            22640 ; 35   |
                            22641 ; 36   |==========================================================================================
                                  ==========
                            22642 ; 37   |                                            DESCRIPTION
                            22643 ; 38   |==========================================================================================
                                  ==========
                            22644 ; 39   |
                            22645 ; 40   |GLOBAL FUNCTIONS:
                            22646 ; 41   |    MF_global_func_name()
                            22647 ; 42   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 375

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22648 ; 43   |TRACEABILITY MATRIX:
                            22649 ; 44   |    None
                            22650 ; 45   |
                            22651 ; 46   |==========================================================================================
                                  ========*/
                            22652 ; 47   |
                            22653 ; 48   |/*========================================================================================
                                  ==========
                            22654 ; 49   |                                                                Conditional Compilation Di
                                  rectives
                            22655 ; 50   |==========================================================================================
                                  ========*/
                            22656 ; 51   |#ifdef WIN32
                            22657 ; 52   |#define _PC_SIMULATION_
                            22658 ; 53   |#else
                            22659 ; 54   |#define _RUNNING_IN_EMBEDDED_
                            22660 ; 55   |#endif  // WIN32
                            22661 ; 56   |
                            22662 ; 57   |#if 1
                            22663 ; 58   |#define _NEWMUSIC_      /* install new music list */
                            22664 ; 59   |#endif
                            22665 ; 60   |
                            22666 ; 61   |#if 1
                            22667 ; 62   |#define _AUDIBLE_       /* install audible list */
                            22668 ; 63   |#endif
                            22669 ; 64   |
                            22670 ; 65   |#if 1
                            22671 ; 66   |#define _ONTHEGO_       /* install on the go list */
                            22672 ; 67   |#endif
                            22673 ; 68   |
                            22674 ; 69   |#ifdef PL3_FB
                            22675 ; 70   |#define _FOLDER_BROWSE_ // install folder browsing
                            22676 ; 71   |#endif
                            22677 ; 72   |
                            22678 ; 73   |#if 1
                            22679 ; 74   |#define _SUPPORT_2000_SONGS_
                            22680 ; 75   |#endif
                            22681 ; 76   |
                            22682 ; 77   |/*========================================================================================
                                  ==========
                            22683 ; 78   |                                           INCLUDE FILES
                            22684 ; 79   |==========================================================================================
                                  ========*/
                            22685 ; 80   |#ifdef _RUNNING_IN_EMBEDDED_
                            22686 ; 81   |#define OEM_SEEK_CUR    SEEK_CUR
                            22687 ; 82   |#define OEM_SEEK_SET    SEEK_SET
                            22688 ; 83   |#define OEM_SEEK_END    SEEK_END
                            22689 ; 84   |#else
                            22690 ; 85   |#define _X
                            22691 ; 86   |#define _Y
                            22692 ; 87   |#define _packed
                            22693 ; 88   |
                            22694 ; 89   |#define _asmfunc
                            22695 ; 90   |#define _reentrant
                            22696 ; 91   |
                            22697 ; 92   |#define OEM_SEEK_CUR    1
                            22698 ; 93   |#define OEM_SEEK_SET    0
                            22699 ; 94   |#define OEM_SEEK_END    2
                            22700 ; 95   |#endif  // _RUNNING_IN_EMBEDDED_
                            22701 ; 96   |
                            22702 ; 97   |#include "types.h"
                            22703 ; 98   |#include "exec.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 376

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22704 ; 99   |#include "messages.h"
                            22705 ; 100  |#include "project.h"
                            22706 ; 101  |
                            22707 ; 102  |/*========================================================================================
                                  ==========
                            22708 ; 103  |                                             CONSTANTS
                            22709 ; 104  |==========================================================================================
                                  ========*/
                            22710 ; 105  |/* The bit mask for 2 bits Unicode Flag selection in "uint8 unicode".
                            22711 ; 106  |Variable Represented            Bits used in "uint8 unicode"
                            22712 ; 107  |Artistname                              1:0
                            22713 ; 108  |Albumname                               3:2
                            22714 ; 109  |Genrename                               5:4
                            22715 ; 110  |Songname                                7:6
                            22716 ; 111  |----------------------------------------------------------
                            22717 ; 112  |    Value (2 bits)                      Meanings
                            22718 ; 113  |    0                                   RAW and All ASCII
                            22719 ; 114  |    1                                   Uni-code
                            22720 ; 115  |    2                                   Mixed, non-unicode
                            22721 ; 116  |
                            22722 ; 117  |    3(Genre only)               Genre is ID3v1 spec=>number
                            22723 ; 118  |*/
                            22724 ; 119  |#define BITMASK_ARTIST  (0x03)
                            22725 ; 120  |#define BITMASK_ALBUM   (0x0C)
                            22726 ; 121  |#define BITMASK_GENRE   (0x30)
                            22727 ; 122  |#define BITMASK_SONG    (0xC0)
                            22728 ; 123  |
                            22729 ; 124  |#define BITCHK_ARTIST_ALLASCII  (0x0)
                            22730 ; 125  |#define BITCHK_ALBUM_ALLASCII   (0x0)
                            22731 ; 126  |#define BITCHK_GENRE_ALLASCII   (0x0)
                            22732 ; 127  |#define BITCHK_SONG_ALLASCII    (0x0)
                            22733 ; 128  |
                            22734 ; 129  |#define BITCHK_ARTIST_UNICODE   (0x01)
                            22735 ; 130  |#define BITCHK_ALBUM_UNICODE    (0x04)
                            22736 ; 131  |#define BITCHK_GENRE_UNICODE    (0x10)
                            22737 ; 132  |#define BITCHK_SONG_UNICODE             (0x40)
                            22738 ; 133  |
                            22739 ; 134  |#define BITCHK_ARTIST_MIXCODE   (0x02)
                            22740 ; 135  |#define BITCHK_ALBUM_MIXCODE    (0x08)
                            22741 ; 136  |#define BITCHK_GENRE_MIXCODE    (0x20)
                            22742 ; 137  |#define BITCHK_SONG_MIXCODE             (0x80)
                            22743 ; 138  |
                            22744 ; 139  |#define BITCHK_GENRE_ID3V1              (0x30)
                            22745 ; 140  |
                            22746 ; 141  |#define UNKNOWN_YEAR_CODE               (1)     /* set a very large number */
                            22747 ; 142  |
                            22748 ; 143  |#define INDEX_EOF       0xFFF
                            22749 ; 144  |#ifdef _FOLDER_BROWSE_
                            22750 ; 145  |#define INDEX_ROOT  0xffe
                            22751 ; 146  |#define UNKNOWN_RECORD  0xfff
                            22752 ; 147  |#endif  // _FOLDER_BROWSE_
                            22753 ; 148  |
                            22754 ; 149  |/* Constant for item_type */
                            22755 ; 150  |#define         ITEM_ARTIST                     0
                            22756 ; 151  |#define         ITEM_ALBUM                      1
                            22757 ; 152  |#define         ITEM_GENRE                      2
                            22758 ; 153  |#define         ITEM_TRACK                      3
                            22759 ; 154  |#define         ITEM_YEAR                       4
                            22760 ; 155  |#define         ITEM_SONG_INFO_ARTIST   5
                            22761 ; 156  |#define         ITEM_SONG_INFO_ALBUM    6
                            22762 ; 157  |#define         ITEM_SONG_INFO_GENRE    7
                            22763 ; 158  |#define         ITEM_SONG_INFO_YEAR             9
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 377

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22764 ; 159  |#ifdef _NEWMUSIC_
                            22765 ; 160  |#define         ITEM_1DAY                       10
                            22766 ; 161  |#define         ITEM_1WEEK                      11
                            22767 ; 162  |#define         ITEM_1MONTH                     12
                            22768 ; 163  |#endif
                            22769 ; 164  |#ifdef _AUDIBLE_
                            22770 ; 165  |#define         ITEM_AUDIBLE            13
                            22771 ; 166  |#endif
                            22772 ; 167  |#define         ITEM_ON_THE_GO          14
                            22773 ; 168  |
                            22774 ; 169  |#define         ITEM_VOICE                      15
                            22775 ; 170  |#define         ITEM_FMREC                      16
                            22776 ; 171  |#define         ITEM_PHOTO                      17
                            22777 ; 172  |#ifdef _FOLDER_BROWSE_
                            22778 ; 173  |#define         ITEM_INTERNAL           18
                            22779 ; 174  |#define         ITEM_EXTERNAL       19
                            22780 ; 175  |#endif  // _FOLDER_BROWSE_
                            22781 ; 176  |#define     ITEM_UNKNOWN        0xff
                            22782 ; 177  |
                            22783 ; 178  |/*
                            22784 ; 179  |input parameter for void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_inf
                                  o, int16 option);
                            22785 ; 180  |option input.
                            22786 ; 181  |*/
                            22787 ; 182  |#define         ADD_OPTION_MUSIC        (0x00)
                            22788 ; 183  |#define         ADD_OPTION_VOICE        (0x01)
                            22789 ; 184  |#define         ADD_OPTION_AUDIBLE      (0x02)
                            22790 ; 185  |#ifdef _FOLDER_BROWSE_
                            22791 ; 186  |#define     ADD_OPTION_DIR      (0x03)
                            22792 ; 187  |#endif  // _FOLDER_BROWSE_
                            22793 ; 188  |
                            22794 ; 189  |/* Constant for key action */
                            22795 ; 190  |#define         ACTION_OK                               0               /* Press OK button
                                   */
                            22796 ; 191  |#define         ACTION_BACK                             1               /* Press BACK butt
                                  on */
                            22797 ; 192  |#define         ACTION_UP                               2               /* Press UP button
                                   */
                            22798 ; 193  |#define         ACTION_DOWN                             3               /* Press DOWN butt
                                  on */
                            22799 ; 194  |#define         ACTION_PLAYALL                  4               /* Play All function */
                            22800 ; 195  |#define         ACTION_MENU                             5               /* Back the browsi
                                  ng tree to root */
                            22801 ; 196  |
                            22802 ; 197  |#define     PLAYMODE_CURRENT_PLAYMODE_BITPOS    0
                            22803 ; 198  |#define     PLAYMODE_LAST_PLAYMODE_BITPOS       1
                            22804 ; 199  |#define     PLAYMODE_REPEAT_BITPOS              2
                            22805 ; 200  |#define     PLAYMODE_MEDIA_BITPOS               3
                            22806 ; 201  |
                            22807 ; 202  |#define         NO_SD                                   0
                            22808 ; 203  |#define         HAS_SD                                  1
                            22809 ; 204  |
                            22810 ; 205  |#define         PLAY_NORMAL                             0
                            22811 ; 206  |#define         PLAY_SHUFFLE                    1
                            22812 ; 207  |
                            22813 ; 208  |#define     PLAY_REPEAT_OFF         0
                            22814 ; 209  |#define     PLAY_REPEAT_ON          1
                            22815 ; 210  |
                            22816 ; 211  |#define     PLAY_SELECT_FLASH       0
                            22817 ; 212  |#define     PLAY_SELECT_SD          1
                            22818 ; 213  |
                            22819 ; 214  |#define         SHUFFLE_NEXT_SONG                       0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 378

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22820 ; 215  |#define         SHUFFLE_PREVIOUS_SONG       1
                            22821 ; 216  |
                            22822 ; 217  |#define         ON_THE_GO_EXIST                 0
                            22823 ; 218  |#define         ON_THE_GO_FULL                  1
                            22824 ; 219  |#define         ON_THE_GO_FREE                  2
                            22825 ; 220  |#define         ON_THE_GO_DEL_PLAYING   3
                            22826 ; 221  |#define         ON_THE_GO_DEL_SMALLER_ID    4
                            22827 ; 222  |
                            22828 ; 223  |#define         REC_VOICE_TYPE                  0
                            22829 ; 224  |#define         REC_FMREC_TYPE                  1
                            22830 ; 225  |#define         REC_PHOTO_TYPE                  2
                            22831 ; 226  |#define         VOICE_FILE_ADD                  0
                            22832 ; 227  |#define         VOICE_FILE_DEL                  1
                            22833 ; 228  |
                            22834 ; 229  |#define         MAX_BROWSE_WINDOW_SIZE  (8)
                            22835 ; 230  |#define         BROWSE_WINDOW_SIZE              (4)
                            22836 ; 231  |/* maximum number of song file, should not be larger than 2048 each for on-board
                            22837 ; 232  |flash or external SD card */
                            22838 ; 233  |#ifdef _SUPPORT_2000_SONGS_
                            22839 ; 234  |#define MAX_NUM_OF_SONG (2000)
                            22840 ; 235  |#else
                            22841 ; 236  |#define MAX_NUM_OF_SONG (1000)
                            22842 ; 237  |#endif // _SUPPORT_2000_SONGS_
                            22843 ; 238  |
                            22844 ; 239  |/* number of byte in one DSP word */
                            22845 ; 240  |#define NUM_OF_BYTE_IN_ONE_WORD (3)
                            22846 ; 241  |#define LEN_OF_NAME_IN_BYTE (120) /* must be an integer multiple of 3 */
                            22847 ; 242  |/* length of file pathname in byte, assuming directory and file in 8.3 format, there
                            22848 ; 243  |are 10 level directory structure */
                            22849 ; 244  |#define LEN_OF_FILEPATH_IN_BYTE (129) /* must be an integer multiple of 3 */
                            22850 ; 245  |#define LEN_OF_LONG_FILENAME_IN_BYTE (129) /* must be an integer multiple of 3 */
                            22851 ; 246  |
                            22852 ; 247  |/* number of list in new music, 1-day, 1-week, 1-month */
                            22853 ; 248  |#define NUM_OF_LIST_IN_NEW_MUSIC (3)
                            22854 ; 249  |/* number of songs in each new music list */
                            22855 ; 250  |#define NUM_OF_SONG_IN_NEW_MUSIC (40)
                            22856 ; 251  |#define NUM_OF_SONG_IN_NEW_MUSIC_DAY (20)
                            22857 ; 252  |#define NUM_OF_SONG_IN_NEW_MUSIC_WEEK (30)
                            22858 ; 253  |#define NUM_OF_SONG_IN_NEW_MUSIC_MONTH (40)
                            22859 ; 254  |/* number of songs in the on-the-fly list */
                            22860 ; 255  |#define NUM_OF_SONG_IN_ON_THE_FLY (30)
                            22861 ; 256  |/* number of files audible list */
                            22862 ; 257  |#define NUM_OF_AUDIBLE_FILE (250)
                            22863 ; 258  |
                            22864 ; 259  |#define MAX_NUM_OF_VOICE (1000)
                            22865 ; 260  |#define LEN_OF_VOICE_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            22866 ; 261  |#define LEN_OF_VOICE_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            22867 ; 262  |
                            22868 ; 263  |#define MAX_NUM_OF_FMREC (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            22869 ; 264  |#define MAX_NUM_OF_PHOTO (MAX_NUM_OF_VOICE)     /* _must_be_equal_voice_num_ */
                            22870 ; 265  |#ifdef _FOLDER_BROWSE_
                            22871 ; 266  |#define MAX_NUM_OF_DIR   (1000)
                            22872 ; 267  |#else
                            22873 ; 268  |#define MAX_NUM_OF_DIR   (1)
                            22874 ; 269  |#endif  // _FOLDER_BROWSE_
                            22875 ; 270  |#define LEN_OF_FMREC_NAME_IN_BYTE (LEN_OF_NAME_IN_BYTE) /* must be an integer multiple of 
                                  3 */
                            22876 ; 271  |#define LEN_OF_FMREC_FILEPATH_IN_BYTE (LEN_OF_FILEPATH_IN_BYTE) /* must be an integer mult
                                  iple of 3 */
                            22877 ; 272  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 379

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22878 ; 273  |#ifndef _MAX_DIR_DEPTH
                            22879 ; 274  |#define _MAX_DIR_DEPTH  8   // referred to "playlist3internal.h"
                            22880 ; 275  |#endif  // _MAX_DIR_DEPTH
                            22881 ; 276  |
                            22882 ; 277  |/*========================================================================================
                                  ==========*/
                            22883 ; 278  |
                            22884 ; 279  |
                            22885 ; 280  |/*========================================================================================
                                  ==========
                            22886 ; 281  |                                               MACROS
                            22887 ; 282  |==========================================================================================
                                  ========*/
                            22888 ; 283  |
                            22889 ; 284  |/*========================================================================================
                                  ==========
                            22890 ; 285  |                                               ENUMS
                            22891 ; 286  |==========================================================================================
                                  ========*/
                            22892 ; 287  |#define NUM_OF_MEDIA                            (2)
                            22893 ; 288  |#define MEDIA_TYPE_FLASH                        (0)
                            22894 ; 289  |#define MEDIA_TYPE_SD                           (1)
                            22895 ; 290  |/*========================================================================================
                                  ==========
                            22896 ; 291  |                                     STRUCTURES AND OTHER TYPEDEFS
                            22897 ; 292  |==========================================================================================
                                  ========*/
                            22898 ; 293  |
                            22899 ; 294  |typedef char    int8;
                            22900 ; 295  |typedef short   int16;
                            22901 ; 296  |typedef int     int24;
                            22902 ; 297  |typedef long    int32;
                            22903 ; 298  |
                            22904 ; 299  |typedef int     intx;
                            22905 ; 300  |
                            22906 ; 301  |typedef unsigned char   uint8;
                            22907 ; 302  |typedef unsigned short  uint16;
                            22908 ; 303  |typedef unsigned int    uint24;
                            22909 ; 304  |typedef unsigned long   uint32;
                            22910 ; 305  |
                            22911 ; 306  |/*
                            22912 ; 307  |Any missing information in the name fields will be filled with Unknown in Unicode form
                                  at.
                            22913 ; 308  |artist_name[] = Unknown; unicode = 0x01;
                            22914 ; 309  |album_name[] = Unknown; unicode = 0x04;
                            22915 ; 310  |genre_name[] = Unknown; unicode = 0x08;
                            22916 ; 311  |song_name[] = Unknown; unicode = 0x0F;
                            22917 ; 312  |*/
                            22918 ; 313  |/*
                            22919 ; 314  |path_name[] _must_have_data_:
                            22920 ; 315  |path_name[] = (Max. 120 Characters);
                            22921 ; 316  |year range:
                            22922 ; 317  |year = 0x000000-0xFFFFFF;
                            22923 ; 318  |DOCUMENT CONTROL NUMBER : Version : 01.01
                            22924 ; 319  |Unknown track number:
                            22925 ; 320  |track_number = 0x7FFFFF;
                            22926 ; 321  |unicode refer to above #define BITMASK_*
                            22927 ; 322  |*/
                            22928 ; 323  |/*
                            22929 ; 324  |Interface of UI and Music Library
                            22930 ; 325  |1) If file was created in ID3V1 format genre, UI will convert it to Unicode string.
                            22931 ; 326  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 380

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22932 ; 327  |2) Music Library expected to reserve 128x7 words RAM for UI mapping table.
                            22933 ; 328  |
                            22934 ; 329  |3) UI to Music Library variable passing length definition:
                            22935 ; 330  |        All ASCII Characters:
                            22936 ; 331  |                Max. Number of Bytes Stored = 120 Bytes
                            22937 ; 332  |                Max. Number of Characters Stored/Display = 40 Characters
                            22938 ; 333  |        Unicode Characters:
                            22939 ; 334  |                Max. Number of Bytes Stored = 120 Bytes
                            22940 ; 335  |                Max. Number of Characters Stored/Display = 40 Characters
                            22941 ; 336  |
                            22942 ; 337  |4) UI input data to Music Library in two formats.
                            22943 ; 338  |        Formats:        1) All ASCII (24 bits data)
                            22944 ; 339  |                                2) Unicode + Mix. Non -Unicode (16 bits data)
                            22945 ; 340  |
                            22946 ; 341  |5) UI calling function:
                            22947 ; 342  |COMP_OPT_REN void ML_AddEntryToLibrary(RAM_SONG_INFO_T *song_info, int16 option);
                            22948 ; 343  |        int16 option definition:
                            22949 ; 344  |                option  = 0 - song_info struct contains a mp3/wma format file.
                            22950 ; 345  |                                = 1 - song_info struct contains a voice format file.
                            22951 ; 346  |                                = 2 - song_info struct contains a audible format file.
                            22952 ; 347  |
                            22953 ; 348  |        i) Only mp3/wma file (option = 0, 2) files will be sorted,
                            22954 ; 349  |        ii) Voice and audible(option = 1) file will be store in a voice_list and audible_l
                                  ist separately.
                            22955 ; 350  |
                            22956 ; 351  |6) Modification Date:
                            22957 ; 352  |        uint24 g_file_time:
                            22958 ; 353  |                YYMMDD: 12 bits - Year, 6 bits - Month, 6 - bits Date
                            22959 ; 354  |*/
                            22960 ; 355  |
                            22961 ; 356  |/* struct to store the song information passed from UI, this struct will be placed in
                            22962 ; 357  |ghdr\musiclib_ghdr.h and included in UI files*/
                            22963 ; 358  |typedef struct _ram_song_info {
                            22964 ; 359  |        uint24 artist_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22965 ; 360  |        uint24 album_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22966 ; 361  |        uint24 genre_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22967 ; 362  |        uint24 song_name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22968 ; 363  |        uint24 path_name[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22969 ; 364  |    uint32 g_songFastKey;
                            22970 ; 365  |        uint24 dir_name[LEN_OF_LONG_FILENAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22971 ; 366  |        uint24 year;
                            22972 ; 367  |        uint24 track_number;
                            22973 ; 368  |        uint8 unicode;
                            22974 ; 369  |} RAM_SONG_INFO_T;
                            22975 ; 370  |
                            22976 ; 371  |/* struct to store the group name: artist, album and genre, in the flash */
                            22977 ; 372  |typedef struct _flash_group_name {
                            22978 ; 373  |        uint24 name[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22979 ; 374  |        uint8 unicode;
                            22980 ; 375  |} FLASH_GROUP_NAME_T;
                            22981 ; 376  |
                            22982 ; 377  |// struct to store directories information passed from UI
                            22983 ; 378  |#ifdef _FOLDER_BROWSE_
                            22984 ; 379  |typedef struct _ml_DirInfo {
                            22985 ; 380  |        uint24  u8Unicode : 8;
                            22986 ; 381  |        uint24  u12DirDepth : 12;
                            22987 ; 382  |        uint24  u4Added : 4;            
                            22988 ; 383  |        INT     iDirRecord;
                            22989 ; 384  |        DWORD   dwFastKey;
                            22990 ; 385  |        uint24  u24PathName[LEN_OF_FILEPATH_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            22991 ; 386  |} ML_DIRINFO_T;
                            22992 ; 387  |#endif  // _FOLDER_BROWSE_
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 381

M:ADDR CODE           CYCLES LINE SOURCELINE
                            22993 ; 388  |
                            22994 ; 389  |/*========================================================================================
                                  ==========
                            22995 ; 390  |                                 GLOBAL VARIABLE DECLARATIONS
                            22996 ; 391  |==========================================================================================
                                  ========*/
                            22997 ; 392  |extern uint24   IsPlayOnTheGo;
                            22998 ; 393  |extern FLASH_GROUP_NAME_T   browse_item_name[];
                            22999 ; 394  |extern uint24   merge_id_list_flash[];
                            23000 ; 395  |extern uint24   merge_id_list_sd[];
                            23001 ; 396  |extern INT _X   g_iBrowseWindowSize;
                            23002 ; 397  |#ifdef _FOLDER_BROWSE_
                            23003 ; 398  |extern ML_DIRINFO_T g_tDirInfoBuffer[_MAX_DIR_DEPTH];
                            23004 ; 399  |extern uint24       g_u24DirName[LEN_OF_NAME_IN_BYTE/NUM_OF_BYTE_IN_ONE_WORD];
                            23005 ; 400  |extern uint24       g_u24BrowseNumOfDirInDir[];
                            23006 ; 401  |#endif  // _FOLDER_BROWSE_
                            23007 ; 402  |extern INT _X    *sec_temp_buf_X;
                            23008 ; 403  |extern uint24   playMode;   /* bit 0 = current play mode; bit 1 = last play mode ; bit 2 =
                                   repeat on/off(0=off/1=on) */
                            23009 ; 404  |
                            23010 ; 405  |/*========================================================================================
                                  ==========
                            23011 ; 406  |                                        FUNCTION PROTOTYPES
                            23012 ; 407  |==========================================================================================
                                  ========*/
                            23013 ; 408  |
                            23014 ; 409  |///////////////////////////////////////////////////////////////////////
                            23015 ; 410  |//! \brief
                            23016 ; 411  |//!
                            23017 ; 412  |//! \fntype Function
                            23018 ; 413  |//!
                            23019 ; 414  |//! Called by UI, to initialize the parameters before insert any item.
                            23020 ; 415  |//! Call only once before inserting items. Call once for each media.
                            23021 ; 416  |//!
                            23022 ; 417  |//! \param[in]  none
                            23023 ; 418  |//!
                            23024 ; 419  |//! \return
                            23025 ; 420  |//!
                            23026 ; 421  |///////////////////////////////////////////////////////////////////////
                            23027 ; 422  |void ML_InitLibraryParameter(void);
                            23028 ; 423  |
                            23029 ; 424  |///////////////////////////////////////////////////////////////////////
                            23030 ; 425  |//! \brief
                            23031 ; 426  |//!
                            23032 ; 427  |//! \fntype Function
                            23033 ; 428  |//!
                            23034 ; 429  |//! Called by UI, the AddEntryToLibrary is the music library building
                            23035 ; 430  |//! algorithms for the flash-type memory and SD memory by sorting the song information
                            23036 ; 431  |//! by, but not limited to, album, artist, genre, year and track. Called once for each son
                                  g,
                            23037 ; 432  |//! the song information is recorded in music library.
                            23038 ; 433  |//!
                            23039 ; 434  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23040 ; 435  |//! \param[in]  RAM_SONG_INFO_T *song_info - Structure to store the song information passe
                                  d from UI, this structure is defined in ghdr\musiclib_ghdr.h and included in UI files)
                            23041 ; 436  |//! \param[in]  int16 option - option = 0 -- song_info struct contains a mp3, wma or wav f
                                  ormat file.
                            23042 ; 437  |//!
                            23043 ; 438  |//! \return
                            23044 ; 439  |//!
                            23045 ; 440  |///////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 382

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23046 ; 441  |void ML_AddEntryToLibrary(uint24 Media_type, RAM_SONG_INFO_T *song_info, int16 option);
                            23047 ; 442  |
                            23048 ; 443  |///////////////////////////////////////////////////////////////////////
                            23049 ; 444  |//! \brief
                            23050 ; 445  |//!
                            23051 ; 446  |//! \fntype Function
                            23052 ; 447  |//!
                            23053 ; 448  |//! \param[in]
                            23054 ; 449  |//!
                            23055 ; 450  |//! \return
                            23056 ; 451  |//!
                            23057 ; 452  |///////////////////////////////////////////////////////////////////////
                            23058 ; 453  |#ifdef _FOLDER_BROWSE_
                            23059 ; 454  |_reentrant void ML_AddDirEntryToLibrary(uint24 u24MediaType, ML_DIRINFO_T *ptDirInfo, int1
                                  6 i16Option);
                            23060 ; 455  |#endif  // _FOLDER_BROWSE_
                            23061 ; 456  |
                            23062 ; 457  |///////////////////////////////////////////////////////////////////////
                            23063 ; 458  |//! \brief
                            23064 ; 459  |//!
                            23065 ; 460  |//! \fntype Function
                            23066 ; 461  |//!
                            23067 ; 462  |//! Called by UI, flush sorted and associate list to flash when no
                            23068 ; 463  |//! more song needed to be added for that media. This function finalizes the building of
                            23069 ; 464  |//! music library for that particular media.
                            23070 ; 465  |//!
                            23071 ; 466  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23072 ; 467  |//!
                            23073 ; 468  |//! \return
                            23074 ; 469  |//!
                            23075 ; 470  |//! \note   Bulid the library first (call ML_AddEntryToLibrary) before calling this
                            23076 ; 471  |//!         function.
                            23077 ; 472  |///////////////////////////////////////////////////////////////////////
                            23078 ; 473  |_reentrant INT ML_FlushLibraryToFlash(INT Media_type, INT b, INT *c);
                            23079 ; 474  |
                            23080 ; 475  |///////////////////////////////////////////////////////////////////////
                            23081 ; 476  |//! \brief
                            23082 ; 477  |//!
                            23083 ; 478  |//! \fntype Function
                            23084 ; 479  |//!
                            23085 ; 480  |//! \param[in]
                            23086 ; 481  |//!
                            23087 ; 482  |//! \return
                            23088 ; 483  |//!
                            23089 ; 484  |///////////////////////////////////////////////////////////////////////
                            23090 ; 485  |#ifdef _NEWMUSIC_
                            23091 ; 486  |void ML_UpdateNewMusic(void);
                            23092 ; 487  |#endif
                            23093 ; 488  |
                            23094 ; 489  |///////////////////////////////////////////////////////////////////////
                            23095 ; 490  |//! \brief
                            23096 ; 491  |//!
                            23097 ; 492  |//! \fntype Function
                            23098 ; 493  |//!
                            23099 ; 494  |//! Called by UI, to initialize the file access mechanism for all music
                            23100 ; 495  |//! library operation if the music.lib file and the music.sec file exist (call
                            23101 ; 496  |//! ML_BuildSecTableFile() if these files do not exist).
                            23102 ; 497  |//!
                            23103 ; 498  |//! \param[in]  none
                            23104 ; 499  |//!
                            23105 ; 500  |//! \return
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 383

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23106 ; 501  |//!
                            23107 ; 502  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            23108 ; 503  |//!         must be called before calling any other music library functions.
                            23109 ; 504  |///////////////////////////////////////////////////////////////////////
                            23110 ; 505  |_reentrant INT ML_Buildl2SecTable(INT a, INT b, INT *c);
                            23111 ; 506  |
                            23112 ; 507  |///////////////////////////////////////////////////////////////////////
                            23113 ; 508  |//! \brief
                            23114 ; 509  |//!
                            23115 ; 510  |//! \fntype Function
                            23116 ; 511  |//!
                            23117 ; 512  |//! Called by UI, to initialize the file access mechanism for all music
                            23118 ; 513  |//! library operation.
                            23119 ; 514  |//! Two system files (music.lib and music.sec) is created.
                            23120 ; 515  |//! Call this only if intended to generate / refresh these files, or if the music.lib file
                                   and the
                            23121 ; 516  |//! music.sec file do not exist.
                            23122 ; 517  |//!
                            23123 ; 518  |//! \param[in]  none
                            23124 ; 519  |//!
                            23125 ; 520  |//! \return
                            23126 ; 521  |//!
                            23127 ; 522  |//! \note   Either ML_Buildl2SecTable(void) or ML_BuildSecTableFile(void)
                            23128 ; 523  |//!         must be called before calling any other music library functions.
                            23129 ; 524  |///////////////////////////////////////////////////////////////////////
                            23130 ; 525  |_reentrant INT ML_BuildSecTableFile(INT a, INT b, INT *c);
                            23131 ; 526  |
                            23132 ; 527  |///////////////////////////////////////////////////////////////////////
                            23133 ; 528  |//! \brief
                            23134 ; 529  |//!
                            23135 ; 530  |//! \fntype Function
                            23136 ; 531  |//!
                            23137 ; 532  |//! Preload the list, prepare for renew.
                            23138 ; 533  |//! IsColdBoot=TRUE: loads the list content and the path name to the on_the_fly_list
                            23139 ; 534  |//! structure in RAM.
                            23140 ; 535  |//! IsColdBoot=FALSE: updates the path name only, to the on_the_fly_list structure
                            23141 ; 536  |//! in RAM.
                            23142 ; 537  |//!
                            23143 ; 538  |//! \param[in]  uint24 IsColdBoot - Possible values: TRUE or FALSE
                            23144 ; 539  |//!
                            23145 ; 540  |//! \return
                            23146 ; 541  |//!
                            23147 ; 542  |//! \note   Use IsColdBoot=TRUE only once when the machine boot-up, other
                            23148 ; 543  |//!         time when you need to renew the list, use IsColdBoot=FALSE instead.
                            23149 ; 544  |///////////////////////////////////////////////////////////////////////
                            23150 ; 545  |void ML_LoadOnTheGo(uint24 IsColdBoot);
                            23151 ; 546  |
                            23152 ; 547  |///////////////////////////////////////////////////////////////////////
                            23153 ; 548  |//! \brief
                            23154 ; 549  |//!
                            23155 ; 550  |//! \fntype Function
                            23156 ; 551  |//!
                            23157 ; 552  |//! Save the list to flash memory.
                            23158 ; 553  |//!
                            23159 ; 554  |//! \param[in]
                            23160 ; 555  |//!
                            23161 ; 556  |//! \return
                            23162 ; 557  |//!
                            23163 ; 558  |//! \note   It is recommended to save the list as soon as possible after it was
                            23164 ; 559  |//!         changed by the user.
                            23165 ; 560  |///////////////////////////////////////////////////////////////////////
                            23166 ; 561  |void ML_SaveOnTheGo(void);      /* call at shutdownmenu.c to save the list */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 384

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23167 ; 562  |
                            23168 ; 563  |///////////////////////////////////////////////////////////////////////
                            23169 ; 564  |//! \brief
                            23170 ; 565  |//!
                            23171 ; 566  |//! \fntype Function
                            23172 ; 567  |//! When the Music Lib is rebuilding, the path of each song is
                            23173 ; 568  |//! compared with the path stored in the on_the_fly_list structure, to decide if it was in
                                   the
                            23174 ; 569  |//! list before, if so the ID is replaced by the new songID, and the song is keep in the l
                                  ist.
                            23175 ; 570  |//! Otherwise the song is deleted.
                            23176 ; 571  |//!
                            23177 ; 572  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23178 ; 573  |//! \param[in]  uint24 _X * temp_path - Input value, the path of song to be checked.
                            23179 ; 574  |//! \param[in]  uint24 newID - Input value, the new songID of the song.
                            23180 ; 575  |//!
                            23181 ; 576  |//! \return
                            23182 ; 577  |//!
                            23183 ; 578  |///////////////////////////////////////////////////////////////////////
                            23184 ; 579  |void ML_ChkOnTheGo(uint24 Media_type, uint24 _X * temp_path, uint24 newID);
                            23185 ; 580  |
                            23186 ; 581  |///////////////////////////////////////////////////////////////////////
                            23187 ; 582  |//! \brief
                            23188 ; 583  |//!
                            23189 ; 584  |//! \fntype Function
                            23190 ; 585  |//!
                            23191 ; 586  |//! Set a flag for all the songs of Media_type to be keep or delete
                            23192 ; 587  |//! in the ML_UpdateOnTheGo().
                            23193 ; 588  |//!
                            23194 ; 589  |//! \param[in]  uint24 Media_type - Possible values: MEDIA_TYPE_FLASH(=0); MEDIA_TYPE_SD(=
                                  1)
                            23195 ; 590  |//! \param[in]  uint24 value - Possible values: TRUE (song will be keep in the list); INDE
                                  X_EOF (song will be deleted)
                            23196 ; 591  |//!
                            23197 ; 592  |//! \return
                            23198 ; 593  |//!
                            23199 ; 594  |///////////////////////////////////////////////////////////////////////
                            23200 ; 595  |void ML_ChOnTheGo(uint24 Media_type, uint24 value);
                            23201 ; 596  |
                            23202 ; 597  |///////////////////////////////////////////////////////////////////////
                            23203 ; 598  |//! \brief
                            23204 ; 599  |//!
                            23205 ; 600  |//! \fntype Function
                            23206 ; 601  |//!
                            23207 ; 602  |//! Before the list can be browse, call this function to finalize the list.
                            23208 ; 603  |//!
                            23209 ; 604  |//! \param[in]  none
                            23210 ; 605  |//!
                            23211 ; 606  |//! \return
                            23212 ; 607  |//!
                            23213 ; 608  |///////////////////////////////////////////////////////////////////////
                            23214 ; 609  |void ML_UpdateOnTheGo(void);
                            23215 ; 610  |
                            23216 ; 611  |///////////////////////////////////////////////////////////////////////
                            23217 ; 612  |//! \brief
                            23218 ; 613  |//!
                            23219 ; 614  |//! \fntype Function
                            23220 ; 615  |//!
                            23221 ; 616  |//! Called by UI, to initialize the parameters before insert any item.
                            23222 ; 617  |//! Call only once before inserting items. Call once for each media.
                            23223 ; 618  |//!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 385

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23224 ; 619  |//! \param[in]  none
                            23225 ; 620  |//!
                            23226 ; 621  |//! \return
                            23227 ; 622  |//!
                            23228 ; 623  |///////////////////////////////////////////////////////////////////////
                            23229 ; 624  |void ML_InitVoiceParameter(void);
                            23230 ; 625  |
                            23231 ; 626  |///////////////////////////////////////////////////////////////////////
                            23232 ; 627  |//! \brief
                            23233 ; 628  |//!
                            23234 ; 629  |//! \fntype Function
                            23235 ; 630  |//!
                            23236 ; 631  |//! \param[in]
                            23237 ; 632  |//!
                            23238 ; 633  |//! \return
                            23239 ; 634  |//!
                            23240 ; 635  |///////////////////////////////////////////////////////////////////////
                            23241 ; 636  |void ML_LoadVoiceParameter(uint24 Rec_type);
                            23242 ; 637  |
                            23243 ; 638  |///////////////////////////////////////////////////////////////////////
                            23244 ; 639  |//! \brief
                            23245 ; 640  |//!
                            23246 ; 641  |//! \fntype Function
                            23247 ; 642  |//!
                            23248 ; 643  |//! Called by UI, the ML_AddEntryToVoice is the voice library
                            23249 ; 644  |//! building algorithms for the flash-type memory by sorting the voice files by file names
                                  .
                            23250 ; 645  |//! Called once for each voice file, the information is recorded in music library.
                            23251 ; 646  |//!
                            23252 ; 647  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            23253 ; 648  |//! \param[in]  RAM_SONG_INFO_T *song_info - struct to store the song information passed f
                                  rom UI, this struct will be placed in ghdr\musiclib_ghdr.h and included in UI files
                            23254 ; 649  |//! \param[in]  uint24 action - option = 0 // always set zero
                            23255 ; 650  |//!
                            23256 ; 651  |//! \return
                            23257 ; 652  |//!
                            23258 ; 653  |///////////////////////////////////////////////////////////////////////
                            23259 ; 654  |void ML_AddEntryToVoice(uint24 Rec_type, RAM_SONG_INFO_T *song_info, uint24 action);
                            23260 ; 655  |
                            23261 ; 656  |///////////////////////////////////////////////////////////////////////
                            23262 ; 657  |//! \brief
                            23263 ; 658  |//!
                            23264 ; 659  |//! \fntype Function
                            23265 ; 660  |//!
                            23266 ; 661  |//! Called by UI, flush sorted and associate list to flash when no
                            23267 ; 662  |//! more voice needed to be added for that media. This function finalizes the voice buildi
                                  ng
                            23268 ; 663  |//! of music library for that particular media.
                            23269 ; 664  |//!
                            23270 ; 665  |//! \param[in]  uint24 Rec_type - Possible values: REC_VOICE_TYPE(=0); REC_FMREC_TYPE(=1)
                            23271 ; 666  |//!
                            23272 ; 667  |//! \return
                            23273 ; 668  |//!
                            23274 ; 669  |//! \note   Bulid the library first (call ML_AddEntryToVoice) before calling this
                            23275 ; 670  |//!         function.
                            23276 ; 671  |///////////////////////////////////////////////////////////////////////
                            23277 ; 672  |void ML_FlushVoiceToFlash(uint24 Rec_type);
                            23278 ; 673  |
                            23279 ; 674  |///////////////////////////////////////////////////////////////////////
                            23280 ; 675  |//! \brief
                            23281 ; 676  |//!
                            23282 ; 677  |//! \fntype Function
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 386

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23283 ; 678  |//!
                            23284 ; 679  |//! Called by UI, the merge the music library tables album,
                            23285 ; 680  |//! artist, genre, song and year.
                            23286 ; 681  |//!
                            23287 ; 682  |//! \param[in]  none
                            23288 ; 683  |//!
                            23289 ; 684  |//! \return
                            23290 ; 685  |//!
                            23291 ; 686  |///////////////////////////////////////////////////////////////////////
                            23292 ; 687  |void ML_MergeLibraryTables(void);
                            23293 ; 688  |
                            23294 ; 689  |///////////////////////////////////////////////////////////////////////
                            23295 ; 690  |//! \brief
                            23296 ; 691  |//!
                            23297 ; 692  |//! \fntype Function
                            23298 ; 693  |//!
                            23299 ; 694  |//! Called by UI, the merge the music library tables album,
                            23300 ; 695  |//! artist, genre, song and year.
                            23301 ; 696  |//!
                            23302 ; 697  |//! \param[in]  none
                            23303 ; 698  |//!
                            23304 ; 699  |//! \return
                            23305 ; 700  |//!
                            23306 ; 701  |///////////////////////////////////////////////////////////////////////
                            23307 ; 702  |INT _reentrant PathFormationPartial(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            23308 ; 703  |INT _reentrant PathFormation(_packed BYTE* dst, _packed BYTE* src, int iDepth);
                            23309 ; 704  |_reentrant void TrimUnicodeString(UCS3* pString);
                            23310 ; 705  |_reentrant void TrimPackedString(UCS3* pString);
                            23311 ; 706  |
                            23312 ; 707  |///////////////////////////////////////////////////////////////////////
                            23313 ; 708  |//! \brief
                            23314 ; 709  |//!
                            23315 ; 710  |//! \fntype Function
                            23316 ; 711  |//!
                            23317 ; 712  |//! \param[in]
                            23318 ; 713  |//!
                            23319 ; 714  |//! \return
                            23320 ; 715  |//!
                            23321 ; 716  |///////////////////////////////////////////////////////////////////////
                            23322 ; 717  |_reentrant void ML_FlushSortedListToFlash(uint24 u24MediaType);
                            23323 ; 718  |
                            23324 ; 719  |/*========================================================================================
                                  ========*/
                            23325 ; 720  |
                            23326 ; 721  |// Siukoon 2005-02-28
                            23327 ; 722  |#define MUSICLIB_STDRIVE_NUMBER     (0)
                            23328 ; 723  |#ifdef _SUPPORT_2000_SONGS_
                            23329 ; 724  |#define MUSICLIB_FILESIZE_IN_BYTE   (4194304L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            23330 ; 725  |#else
                            23331 ; 726  |#define MUSICLIB_FILESIZE_IN_BYTE   (2097152L*2) // (SINGLE_DATABASE_SIZE*BYTE_PER_SECTOR)
                                  *2
                            23332 ; 727  |#endif  // _SUPPORT_2000_SONGS_
                            23333 ; 728  |#define MUSICLIB_FLASHPART_FILESIZE_IN_BYTE   (MUSICLIB_FILESIZE_IN_BYTE/2)
                            23334 ; 729  |#define WORD_PER_SECTOR             (171)
                            23335 ; 730  |#define BYTE_PER_SECTOR             (512)
                            23336 ; 731  |#define MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/BYTE_PER_SECTOR)
                            23337 ; 732  |#define MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/BYTE_PE
                                  R_SECTOR)
                            23338 ; 733  |
                            23339 ; 734  |#define LB_BYTE_PER_SECTOR          (2048)
                            23340 ; 735  |#define LB_MUSICLIB_FILESIZE_IN_SECTOR (MUSICLIB_FILESIZE_IN_BYTE/LB_BYTE_PER_SECTOR)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 387

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23341 ; 736  |#define LB_MUSICLIB_FLASHPART_FILESIZE_IN_SECTOR (MUSICLIB_FLASHPART_FILESIZE_IN_BYTE/LB_B
                                  YTE_PER_SECTOR)
                            23342 ; 737  |
                            23343 ; 738  |#define MUSICLIB_FAT_ERROR_NOT_ENOUGH_MEDIA_SPACE       1
                            23344 ; 739  |#define MUSICLIB_FAT_ERROR_CREATE_FILE                  2
                            23345 ; 740  |#define MUSICLIB_FAT_ERROR_DELETE_FILE                  3
                            23346 ; 741  |#define MUSICLIB_FAT_ERROR_OPEN_FILE                    4
                            23347 ; 742  |
                            23348 ; 743  |/////////////////////
                            23349 ; 744  |
                            23350 ; 745  |#define LONG_SIZE_IN_BYTE                               (6)
                            23351 ; 746  |
                            23352 ; 747  |#ifdef _SUPPORT_2000_SONGS_
                            23353 ; 748  |#define SEC_TABLE_SIZE_IN_LONG                  (16384) // DATABASE_SIZE
                            23354 ; 749  |#else
                            23355 ; 750  |#define SEC_TABLE_SIZE_IN_LONG                  (8192)  // DATABASE_SIZE
                            23356 ; 751  |#endif // _SUPPORT_2000_SONGS_
                            23357 ; 752  |#define SEC_TABLE_SIZE_IN_BYTE                  (SEC_TABLE_SIZE_IN_LONG*LONG_SIZE_IN_BYTE)
                                  
                            23358 ; 753  |
                            23359 ; 754  |#define SEC_TABLE_FLASHPART_SIZE_IN_LONG        (SEC_TABLE_SIZE_IN_LONG/2)
                            23360 ; 755  |#define SEC_TABLE_FLASHPART_SIZE_IN_BYTE        (SEC_TABLE_SIZE_IN_BYTE/2)
                            23361 ; 756  |
                            23362 ; 757  |#define NUM_OF_LONG_PER_512SEC          (85)    // 512/6=>85
                            23363 ; 758  |#ifdef _SUPPORT_2000_SONGS_
                            23364 ; 759  |#define NUM_OF_LEVEL2_SEC                               (194)   /* 97x2 */
                            23365 ; 760  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (97)    /* 8192/85 */
                            23366 ; 761  |#else
                            23367 ; 762  |#define NUM_OF_LEVEL2_SEC                               (98)    /* 49x2 */
                            23368 ; 763  |#define NUM_OF_LEVEL2_FLASHPART_SEC             (49)    /* 4096/85 */
                            23369 ; 764  |#endif // _SUPPORT_2000_SONGS_
                            23370 ; 765  |#define LEVEL2_TABLE_SIZE                               (NUM_OF_LEVEL2_SEC*2)
                            23371 ; 766  |#define SEC_TABLE_FLASH_START_SEC               (0x00)
                            23372 ; 767  |#define SEC_TABLE_SD_START_SEC                  (NUM_OF_LEVEL2_FLASHPART_SEC)
                            23373 ; 768  |
                            23374 ; 769  |#define SEC_TABLE_FILESIZE_IN_BYTE              (BYTE_PER_SECTOR*NUM_OF_LEVEL2_SEC)
                            23375 ; 770  |#ifdef _SUPPORT_2000_SONGS_
                            23376 ; 771  |#define BYTE_FILL_INTERDB_GAP                   (320)   // 512-((8192-(85*96))*6)
                            23377 ; 772  |#else
                            23378 ; 773  |#define BYTE_FILL_INTERDB_GAP                   (((NUM_OF_LEVEL2_FLASHPART_SEC*NUM_OF_LONG
                                  _PER_512SEC)-SEC_TABLE_FLASHPART_SIZE_IN_LONG)*LONG_SIZE_IN_BYTE+2)
                            23379 ; 774  |#endif  // _SUPPORT_2000_SONGS_
                            23380 ; 775  |
                            23381 ; 776  |#define LB_SEC_TABLE_SIZE_IN_LONG                       (LB_MUSICLIB_FILESIZE_IN_SECTOR)
                            23382 ; 777  |#define LB_SEC_TABLE_SIZE_IN_BYTE                       (LB_SEC_TABLE_SIZE_IN_LONG*LONG_SI
                                  ZE_IN_BYTE)
                            23383 ; 778  |
                            23384 ; 779  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_LONG     (LB_SEC_TABLE_SIZE_IN_LONG/2)
                            23385 ; 780  |#define LB_SEC_TABLE_FLASHPART_SIZE_IN_BYTE     (LB_SEC_TABLE_SIZE_IN_BYTE/2)
                            23386 ; 781  |
                            23387 ; 782  |#define NUM_OF_LONG_PER_2048SEC                     (341)   // 2048/6=>341
                            23388 ; 783  |#ifdef _SUPPORT_2000_SONGS_
                            23389 ; 784  |#define NUM_OF_LEVEL2_2048SEC                           (49)    // 16384/341=>49
                            23390 ; 785  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (25)    /* 8192/341=>25 */
                            23391 ; 786  |#else
                            23392 ; 787  |#define NUM_OF_LEVEL2_2048SEC                           (25)    // 8192/341=>25
                            23393 ; 788  |#define NUM_OF_LEVEL2_FLASHPART_2048SEC         (13)    /* 4096/341=>13 */
                            23394 ; 789  |#endif // _SUPPORT_2000_SONGS_
                            23395 ; 790  |
                            23396 ; 791  |#ifdef _SUPPORT_2000_SONGS_
                            23397 ; 792  |#define BYTE_FILL_INTERDB_GAP_2048                      (2000)  // 2048-((8192-(341*24))*6
                                  )
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 388

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23398 ; 793  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2532)  // 99328-96796
                            23399 ; 794  |#else
                            23400 ; 795  |#define BYTE_FILL_INTERDB_GAP_2048                      (((341-4)*6)+2) //2024
                            23401 ; 796  |#define BYTE_FILL_INTERDB_2ND_GAP_2048      (2556)  // 50176-47620
                            23402 ; 797  |#endif // _SUPPORT_2000_SONGS_
                            23403 ; 798  |
                            23404 ; 799  |#ifdef __cplusplus
                            23405 ; 800  |}
                            23406 ; 801  |#endif
                            23407 ; 802  |
                            23408 ; 803  |#endif  /* MUSICLIB_GHDR_H */
                            23409 
                            23411 
                            23412 ; 6    |#endif
                            23413 ; 7    |
                            23414 ; 8    |#define MAX_FOLDER_SIZE 12              //# of max bytes
                            23415 ; 9    |
                            23416 ; 10   |#define DIRECTORY_SEPARATOR 0x2f
                            23417 ; 11   |
                            23418 ; 12   |#define VOICEDIR_0              0x494f56  //   i o v 
                            23419 ; 13   |#define VOICEDIR_1              0x004543  //     e c
                            23420 ; 14   |
                            23421 ; 15   |#define FMDIR_0         0x004d46  //    m f
                            23422 ; 16   |
                            23423 ; 17   |#define LINE1DIR_0              0x4e494c  //    n i l 
                            23424 ; 18   |#define LINE1DIR_1              0x492d45  //    i - e 
                            23425 ; 19   |#define LINE1DIR_2              0x00004e  //        n          
                            23426 ; 20   |
                            23427 ; 21   |#define REC_TEST_0              0x534554  //    S E T 
                            23428 ; 22   |#define REC_TEST_1              0x000054  //        T       
                            23429 ; 23   |
                            23430 ; 24   |#ifdef USE_PLAYLIST3
                            23431 ; 25   |extern _packed BYTE g_LastEncName[30];
                            23432 ; 26   |#endif  // _VOICE_MENU_H
                            23433 ; 27   |#ifdef USE_PLAYLIST3
                            23434 ; 28   |void _reentrant AddVoiceEntry(uint24);
                            23435 ; 29   |#endif
                            23436 ; 30   |#endif
                            23437 ; 31   |
                            23438 ; 32   |
                            23439 ; 33   |
                            23440 ; 34   |
                            23441 
                            23443 
                            23444 ; 25   |#include "recordsettingsmenu.h"
                            23445 
                            23447 
                            23448 ; 1    |#ifndef _RECORDSETTINGS_MENU_H
                            23449 ; 2    |#define _RECORDSETTINGS_MENU_H
                            23450 ; 3    |
                            23451 ; 4    |// menus in settings menu
                            23452 ; 5    |// defines order of selection
                            23453 ; 6    |#define RECORDSETTINGSMENU_FIRST        0
                            23454 ; 7    |#define RECORDSETTINGSMENU_SOURCE       0
                            23455 ; 8    |#define RECORDSETTINGSMENU_ENCODER      1
                            23456 ; 9    |#define RECORDSETTINGSMENU_CHANNELS     2
                            23457 ; 10   |#define RECORDSETTINGSMENU_DESTINATION  3
                            23458 ; 11   |#define RECORDSETTINGSMENU_SAMPLERATE   4
                            23459 ; 12   |#define RECORDSETTINGSMENU_BITRATE      5
                            23460 ; 13   |#define RECORDSETTINGSMENU_MODE         6
                            23461 ; 14   |#define RECORDSETTINGSMENU_EXIT         7
                            23462 ; 15   |#define RECORDSETTINGSMENU_LAST         7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 389

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23463 ; 16   |#define RECORDSETTINGSMENU_COUNT  (RECORDSETTINGSMENU_LAST+1)
                            23464 ; 17   |
                            23465 ; 18   |#define SOURCE_FIRST        0
                            23466 ; 19   |#define SOURCE_MIC          0
                            23467 ; 20   |#define SOURCE_FM               1          
                            23468 ; 21   |#define SOURCE_LINEIN       2      //Used as line-in 1 for 144 pin package
                            23469 ; 22   |#ifdef FMTUNER_ON_LINE2_IN         
                            23470 ; 23   |        #define SOURCE_LAST     SOURCE_LINEIN               
                            23471 ; 24   |#else
                            23472 ; 25   |        #define SOURCE_LAST     SOURCE_LINEIN //SOURCE_FM               //if using the 100
                                   pin package, skip Line-In
                            23473 ; 26   |#endif
                            23474 ; 27   |  
                            23475 ; 28   |#define SOURCE_COUNT        (SOURCE_LAST+1)
                            23476 ; 29   |
                            23477 ; 30   |#define ENCODER_FIRST       0
                            23478 ; 31   |#define ENCODER_IMADPCM     0
                            23479 ; 32   |#define ENCODER_MSADPCM     1
                            23480 ; 33   |#define ENCODER_PCM         2
                            23481 ; 34   |#ifdef TEST
                            23482 ; 35   |    #ifdef MP3_ENCODE
                            23483 ; 36   |        #define ENCODER_MP3         3
                            23484 ; 37   |        #define ENCODER_ALL                     4
                            23485 ; 38   |        #define ENCODER_LAST        4
                            23486 ; 39   |    #else
                            23487 ; 40   |        #define ENCODER_MP3         (WORD)-1
                            23488 ; 41   |        #define ENCODER_LAST        3
                            23489 ; 42   |        #define ENCODER_ALL                     3
                            23490 ; 43   |    #endif
                            23491 ; 44   |#else
                            23492 ; 45   |        #ifdef MP3_ENCODE
                            23493 ; 46   |                #define ENCODER_MP3         3
                            23494 ; 47   |                #define ENCODER_LAST        3
                            23495 ; 48   |        #else
                            23496 ; 49   |                #define ENCODER_MP3         (WORD)-1
                            23497 ; 50   |                #define ENCODER_LAST        2
                            23498 ; 51   |        #endif
                            23499 ; 52   |#endif
                            23500 ; 53   |#define IMADPCM             0x11
                            23501 ; 54   |#define MSADPCM             2
                            23502 ; 55   |#define WPCM                1
                            23503 ; 56   |#define ENCODER_COUNT       (ENCODER_LAST+1)
                            23504 ; 57   |
                            23505 ; 58   |#define MODE_FIRST       0  // this number represents the # channels too
                            23506 ; 59   |#define MODE_ALBUM       0
                            23507 ; 60   |#define MODE_SONG        1
                            23508 ; 61   |#define MODE_LAST        1
                            23509 ; 62   |#define MODE_COUNT      (MODE_LAST+1)
                            23510 ; 63   |
                            23511 ; 64   |
                            23512 ; 65   |#define CHANNELS_FIRST      1  // this number represents the # channels too
                            23513 ; 66   |#define CHANNELS_MONO       1
                            23514 ; 67   |#define CHANNELS_STEREO     2
                            23515 ; 68   |#define CHANNELS_LAST       2
                            23516 ; 69   |#define CHANNELS_COUNT      (CHANNELS_LAST)
                            23517 ; 70   |
                            23518 ; 71   |#define DESTINATION_FIRST       0
                            23519 ; 72   |#define DESTINATION_INTERNAL    0
                            23520 ; 73   |#define DESTINATION_EXTERNAL    1    
                            23521 ; 74   |#ifdef TEST
                            23522 ; 75   |        #define DESTINATION_ALL         2 
                            23523 ; 76   |        #define DESTINATION_LAST        2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 390

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23524 ; 77   |        #define DESTINATION_COUNT       (DESTINATION_COUNT+1)
                            23525 ; 78   |#else
                            23526 ; 79   |        #define DESTINATION_LAST        1
                            23527 ; 80   |        #define DESTINATION_COUNT       (DESTINATION_COUNT+1)
                            23528 ; 81   |#endif
                            23529 ; 82   |
                            23530 ; 83   |#define SAMPLE_RATE_FIRST     0
                            23531 ; 84   |#define SAMPLE_RATE_8000HZ    0
                            23532 ; 85   |#define SAMPLE_RATE_11025HZ   1
                            23533 ; 86   |#define SAMPLE_RATE_16000HZ   2
                            23534 ; 87   |#define SAMPLE_RATE_22050HZ   3
                            23535 ; 88   |#define SAMPLE_RATE_32000HZ   4
                            23536 ; 89   |#define SAMPLE_RATE_44100HZ   5
                            23537 ; 90   |#define SAMPLE_RATE_48000HZ   6
                            23538 ; 91   |#define SAMPLE_RATE_LAST      6
                            23539 ; 92   |#define SAMPLE_RATE_COUNT     (SAMPLE_RATE_ADPCM_LAST+1)
                            23540 ; 93   |
                            23541 ; 94   |#define BITRATE_FIRST     1
                            23542 ; 95   |#define BITRATE_32000HZ   1
                            23543 ; 96   |#define BITRATE_40000HZ   2
                            23544 ; 97   |#define BITRATE_48000HZ   3
                            23545 ; 98   |#define BITRATE_56000HZ   4
                            23546 ; 99   |#define BITRATE_64000HZ   5
                            23547 ; 100  |#define BITRATE_80000HZ   6
                            23548 ; 101  |#define BITRATE_96000HZ   7
                            23549 ; 102  |#define BITRATE_112000HZ   8
                            23550 ; 103  |#define BITRATE_128000HZ   9
                            23551 ; 104  |#define BITRATE_160000HZ   10
                            23552 ; 105  |#define BITRATE_192000HZ   11
                            23553 ; 106  |#define BITRATE_224000HZ   12
                            23554 ; 107  |#define BITRATE_256000HZ   13
                            23555 ; 108  |#define BITRATE_320000HZ   14
                            23556 ; 109  |#define BITRATE_LAST      14
                            23557 ; 110  |
                            23558 ; 111  |#define  BITS_FIRST     0
                            23559 ; 112  |#define  BITS_4         0    
                            23560 ; 113  |#define  BITS_8         1
                            23561 ; 114  |#define  BITS_16        2
                            23562 ; 115  |#define  BITS_24        3
                            23563 ; 116  |#define  BITS_LAST      3
                            23564 ; 117  |#define  BITS_COUNT     (BITS_LAST +1)
                            23565 ; 118  |
                            23566 ; 119  |
                            23567 ; 120  |extern int g_ADCsource;
                            23568 ; 121  |
                            23569 ; 122  |//if you change the size of this structure, you MUST change 
                            23570 ; 123  |//the saverange macro in recordsettingsmenu.c (very bottom).
                            23571 ; 124  |struct RecorderSettings
                            23572 ; 125  |{
                            23573 ; 126  |    WORD m_Encoder;
                            23574 ; 127  |    WORD m_EncoderNo;
                            23575 ; 128  |    WORD m_iChannels;
                            23576 ; 129  |    WORD m_iDestinationDevice;
                            23577 ; 130  |    WORD m_iSampleRateInHz;
                            23578 ; 131  |    WORD m_iBitRateInKbps;
                            23579 ; 132  |        WORD m_iMode;
                            23580 ; 133  |    WORD m_ibits;
                            23581 ; 134  |};
                            23582 ; 135  |
                            23583 ; 136  |extern struct RecorderSettings g_RecorderSettings[];
                            23584 ; 137  |
                            23585 ; 138  |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 391

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23586 
                            23588 
                            23589 ; 26   |
                            23590 ; 27   |// Playlist2 and playlist3 use the same way to get the record file number.
                            23591 ; 28   |#include "menus.h"
                            23592 
                            23594 
                            23595 ; 1    |#ifndef _MENU_H
                            23596 ; 2    |#define _MENU_H
                            23597 ; 3    |
                            23598 ; 4    |#include "types.h"
                            23599 
                            23601 
                            23602 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            23603 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            23604 ; 3    |//
                            23605 ; 4    |// Filename: types.h
                            23606 ; 5    |// Description: Standard data types
                            23607 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            23608 ; 7    |
                            23609 ; 8    |#ifndef _TYPES_H
                            23610 ; 9    |#define _TYPES_H
                            23611 ; 10   |
                            23612 ; 11   |// TODO:  move this outta here!
                            23613 ; 12   |#if !defined(NOERROR)
                            23614 ; 13   |#define NOERROR 0
                            23615 ; 14   |#define SUCCESS 0
                            23616 ; 15   |#endif 
                            23617 ; 16   |#if !defined(SUCCESS)
                            23618 ; 17   |#define SUCCESS  0
                            23619 ; 18   |#endif
                            23620 ; 19   |#if !defined(ERROR)
                            23621 ; 20   |#define ERROR   -1
                            23622 ; 21   |#endif
                            23623 ; 22   |#if !defined(FALSE)
                            23624 ; 23   |#define FALSE 0
                            23625 ; 24   |#endif
                            23626 ; 25   |#if !defined(TRUE)
                            23627 ; 26   |#define TRUE  1
                            23628 ; 27   |#endif
                            23629 ; 28   |
                            23630 ; 29   |#if !defined(NULL)
                            23631 ; 30   |#define NULL 0
                            23632 ; 31   |#endif
                            23633 ; 32   |
                            23634 ; 33   |#define MAX_INT     0x7FFFFF
                            23635 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            23636 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            23637 ; 36   |#define MAX_ULONG   (-1) 
                            23638 ; 37   |
                            23639 ; 38   |#define WORD_SIZE   24              // word size in bits
                            23640 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            23641 ; 40   |
                            23642 ; 41   |
                            23643 ; 42   |#define BYTE    unsigned char       // btVarName
                            23644 ; 43   |#define CHAR    signed char         // cVarName
                            23645 ; 44   |#define USHORT  unsigned short      // usVarName
                            23646 ; 45   |#define SHORT   unsigned short      // sVarName
                            23647 ; 46   |#define WORD    unsigned int        // wVarName
                            23648 ; 47   |#define INT     signed int          // iVarName
                            23649 ; 48   |#define DWORD   unsigned long       // dwVarName
                            23650 ; 49   |#define LONG    signed long         // lVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 392

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23651 ; 50   |#define BOOL    unsigned int        // bVarName
                            23652 ; 51   |#define FRACT   _fract              // frVarName
                            23653 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            23654 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            23655 ; 54   |#define FLOAT   float               // fVarName
                            23656 ; 55   |#define DBL     double              // dVarName
                            23657 ; 56   |#define ENUM    enum                // eVarName
                            23658 ; 57   |#define CMX     _complex            // cmxVarName
                            23659 ; 58   |typedef WORD UCS3;                   // 
                            23660 ; 59   |
                            23661 ; 60   |#define UINT16  unsigned short
                            23662 ; 61   |#define UINT8   unsigned char   
                            23663 ; 62   |#define UINT32  unsigned long
                            23664 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            23665 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            23666 ; 65   |#define WCHAR   UINT16
                            23667 ; 66   |
                            23668 ; 67   |//UINT128 is 16 bytes or 6 words
                            23669 ; 68   |typedef struct UINT128_3500 {   
                            23670 ; 69   |    int val[6];     
                            23671 ; 70   |} UINT128_3500;
                            23672 ; 71   |
                            23673 ; 72   |#define UINT128   UINT128_3500
                            23674 ; 73   |
                            23675 ; 74   |// Little endian word packed byte strings:   
                            23676 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            23677 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            23678 ; 77   |// Little endian word packed byte strings:   
                            23679 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            23680 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            23681 ; 80   |
                            23682 ; 81   |// Declare Memory Spaces To Use When Coding
                            23683 ; 82   |// A. Sector Buffers
                            23684 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            23685 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            23686 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            23687 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            23688 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            23689 ; 88   |// B. Media DDI Memory
                            23690 ; 89   |#define MEDIA_DDI_MEM _Y
                            23691 ; 90   |
                            23692 ; 91   |
                            23693 ; 92   |
                            23694 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            23695 ; 94   |// Examples of circular pointers:
                            23696 ; 95   |//    INT CIRC cpiVarName
                            23697 ; 96   |//    DWORD CIRC cpdwVarName
                            23698 ; 97   |
                            23699 ; 98   |#define RETCODE INT                 // rcVarName
                            23700 ; 99   |
                            23701 ; 100  |// generic bitfield structure
                            23702 ; 101  |struct Bitfield {
                            23703 ; 102  |    unsigned int B0  :1;
                            23704 ; 103  |    unsigned int B1  :1;
                            23705 ; 104  |    unsigned int B2  :1;
                            23706 ; 105  |    unsigned int B3  :1;
                            23707 ; 106  |    unsigned int B4  :1;
                            23708 ; 107  |    unsigned int B5  :1;
                            23709 ; 108  |    unsigned int B6  :1;
                            23710 ; 109  |    unsigned int B7  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 393

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23711 ; 110  |    unsigned int B8  :1;
                            23712 ; 111  |    unsigned int B9  :1;
                            23713 ; 112  |    unsigned int B10 :1;
                            23714 ; 113  |    unsigned int B11 :1;
                            23715 ; 114  |    unsigned int B12 :1;
                            23716 ; 115  |    unsigned int B13 :1;
                            23717 ; 116  |    unsigned int B14 :1;
                            23718 ; 117  |    unsigned int B15 :1;
                            23719 ; 118  |    unsigned int B16 :1;
                            23720 ; 119  |    unsigned int B17 :1;
                            23721 ; 120  |    unsigned int B18 :1;
                            23722 ; 121  |    unsigned int B19 :1;
                            23723 ; 122  |    unsigned int B20 :1;
                            23724 ; 123  |    unsigned int B21 :1;
                            23725 ; 124  |    unsigned int B22 :1;
                            23726 ; 125  |    unsigned int B23 :1;
                            23727 ; 126  |};
                            23728 ; 127  |
                            23729 ; 128  |union BitInt {
                            23730 ; 129  |        struct Bitfield B;
                            23731 ; 130  |        int        I;
                            23732 ; 131  |};
                            23733 ; 132  |
                            23734 ; 133  |#define MAX_MSG_LENGTH 10
                            23735 ; 134  |struct CMessage
                            23736 ; 135  |{
                            23737 ; 136  |        unsigned int m_uLength;
                            23738 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            23739 ; 138  |};
                            23740 ; 139  |
                            23741 ; 140  |typedef struct {
                            23742 ; 141  |    WORD m_wLength;
                            23743 ; 142  |    WORD m_wMessage;
                            23744 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            23745 ; 144  |} Message;
                            23746 ; 145  |
                            23747 ; 146  |struct MessageQueueDescriptor
                            23748 ; 147  |{
                            23749 ; 148  |        int *m_pBase;
                            23750 ; 149  |        int m_iModulo;
                            23751 ; 150  |        int m_iSize;
                            23752 ; 151  |        int *m_pHead;
                            23753 ; 152  |        int *m_pTail;
                            23754 ; 153  |};
                            23755 ; 154  |
                            23756 ; 155  |struct ModuleEntry
                            23757 ; 156  |{
                            23758 ; 157  |    int m_iSignaledEventMask;
                            23759 ; 158  |    int m_iWaitEventMask;
                            23760 ; 159  |    int m_iResourceOfCode;
                            23761 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            23762 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            23763 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            23764 ; 163  |    int m_uTimeOutHigh;
                            23765 ; 164  |    int m_uTimeOutLow;
                            23766 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            23767 ; 166  |};
                            23768 ; 167  |
                            23769 ; 168  |union WaitMask{
                            23770 ; 169  |    struct B{
                            23771 ; 170  |        unsigned int m_bNone     :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 394

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23772 ; 171  |        unsigned int m_bMessage  :1;
                            23773 ; 172  |        unsigned int m_bTimer    :1;
                            23774 ; 173  |        unsigned int m_bButton   :1;
                            23775 ; 174  |    } B;
                            23776 ; 175  |    int I;
                            23777 ; 176  |} ;
                            23778 ; 177  |
                            23779 ; 178  |
                            23780 ; 179  |struct Button {
                            23781 ; 180  |        WORD wButtonEvent;
                            23782 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            23783 ; 182  |};
                            23784 ; 183  |
                            23785 ; 184  |struct Message {
                            23786 ; 185  |        WORD wMsgLength;
                            23787 ; 186  |        WORD wMsgCommand;
                            23788 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            23789 ; 188  |};
                            23790 ; 189  |
                            23791 ; 190  |union EventTypes {
                            23792 ; 191  |        struct CMessage msg;
                            23793 ; 192  |        struct Button Button ;
                            23794 ; 193  |        struct Message Message;
                            23795 ; 194  |};
                            23796 ; 195  |
                            23797 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            23798 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            23799 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            23800 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            23801 ; 200  |
                            23802 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            23803 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            23804 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            23805 ; 204  |
                            23806 ; 205  |#if DEBUG
                            23807 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            23808 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            23809 ; 208  |#else 
                            23810 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            23811 ; 210  |#define DebugBuildAssert(x)    
                            23812 ; 211  |#endif
                            23813 ; 212  |
                            23814 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            23815 ; 214  |//  #pragma asm
                            23816 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            23817 ; 216  |//  #pragma endasm
                            23818 ; 217  |
                            23819 ; 218  |
                            23820 ; 219  |#ifdef COLOR_262K
                            23821 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            23822 ; 221  |#elif defined(COLOR_65K)
                            23823 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            23824 ; 223  |#else
                            23825 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            23826 ; 225  |#endif
                            23827 ; 226  |    
                            23828 ; 227  |#endif // #ifndef _TYPES_H
                            23829 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 395

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23831 
                            23832 ; 5    |
                            23833 ; 6    |#define TIMER_ANIMATE           0
                            23834 ; 7    |#define TIMER_AUTO_SHUTDOWN     1
                            23835 ; 8    |#define TIMER_BATT_CHK          2
                            23836 ; 9    |#define TIMER_SONG_CHANGE       3
                            23837 ; 10   |#define TIMER_TUNER                             4
                            23838 ; 11   |#define TIMER_BACKLIGHT                 5
                            23839 ; 12   |#define TIMER_FFRWND                6
                            23840 ; 13   |#define TIMER_BATTERY_CHARGER   7
                            23841 ; 14   |#define TIMER_TIMEDATE                  8
                            23842 ; 15   |#define TIMER_JPEG_DECODER_CALLBACK 6 //shared with TIMER_FFRWND since they won't use toge
                                  ther
                            23843 ; 16   |#define TIMER_APIC_UPDATE               9
                            23844 ; 17   |
                            23845 ; 18   |#define MENU_MSG_ANIMATE            MENU_LAST_MSG_ID+1
                            23846 ; 19   |#define MENU_MSG_AUTOSHUTDOWN       MENU_LAST_MSG_ID+2
                            23847 ; 20   |#define MENU_SONG_CHANGE_TIMEOUT    MENU_LAST_MSG_ID+3
                            23848 ; 21   |#define MENU_TUNER_READY                        MENU_LAST_MSG_ID+4
                            23849 ; 22   |#define MENU_MSG_TURN_OFF_BACKLIGHT MENU_LAST_MSG_ID+5
                            23850 ; 23   |#define MENU_MSG_SEND_FF            MENU_LAST_MSG_ID+6
                            23851 ; 24   |#define MENU_MSG_SEND_RWND          MENU_LAST_MSG_ID+7
                            23852 ; 25   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                            23853 ; 26   |#define MENU_MSG_REFRESH_TIMEDATE       MENU_LAST_MSG_ID+9
                            23854 ; 27   |#ifdef USE_PLAYLIST3
                            23855 ; 28   |#define MENU_PAGE_ITEM_COUNT    (4)
                            23856 ; 29   |#define MENU_ITEM_HEIGHT                (8)
                            23857 ; 30   |#define MENU_ITEM_X_OFFSET      (0)
                            23858 ; 31   |#define MENU_ITEM_Y_OFFSET      (16)
                            23859 ; 32   |
                            23860 ; 33   |#define PLAYLIST_ENABLE         (0)
                            23861 ; 34   |#endif
                            23862 ; 35   |#define ANIMATE_PERIOD          (100)
                            23863 ; 36   |#define MENU_MSG_JPEG_CALLBACK            MENU_LAST_MSG_ID+10
                            23864 ; 37   |#define MENU_JPEG_THUMBNAIL_CURSOR  MENU_LAST_MSG_ID+11
                            23865 ; 38   |#define MENU_JPEG_NEXT_PICTURE          MENU_LAST_MSG_ID+12
                            23866 ; 39   |#define MENU_MSG_APIC_UPDATE            MENU_LAST_MSG_ID+13
                            23867 ; 40   |#ifdef USE_PLAYLIST5
                            23868 ; 41   |#define MENU_MSG_PL5_PLAY_SONG          MENU_LAST_MSG_ID+14
                            23869 ; 42   |#endif
                            23870 ; 43   |
                            23871 ; 44   |#define MENU_BATTERY_CHARGER_TIMEOUT  MENU_LAST_MSG_ID+8
                            23872 ; 45   |#define FILE_NAME_BUFFER_SIZE  7
                            23873 ; 46   |#define TIMER_JPEG_DECODER_TIMEOUT_MS 5
                            23874 ; 47   |
                            23875 ; 48   |// used with shutdown menu
                            23876 ; 49   |// FORCESHUTDOWN does not allow abort
                            23877 ; 50   |// USERSHUTDOWN allows user abort if PH_STOP is not held long enough
                            23878 ; 51   |#define FORCESHUTDOWN                   TRUE
                            23879 ; 52   |#define USERSHUTDOWN                    FALSE
                            23880 ; 53   |
                            23881 ; 54   |// if low battery display low battery message
                            23882 ; 55   |#define LOWBATT                                 TRUE
                            23883 ; 56   |#define REGBATT                                 FALSE
                            23884 ; 57   |
                            23885 ; 58   |//Backlight Define Statements
                            23886 ; 59   |#ifdef CLCD
                            23887 ; 60   |#ifdef CLCD_16BIT
                            23888 ; 61   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH0AR.I
                            23889 ; 62   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                            23890 ; 63   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                            23891 ; 64   |#define BACKLIGHT_ON                            0x06C000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 396

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23892 ; 65   |#define BACKLIGHT_OFF                           0x024000
                            23893 ; 66   |#else
                            23894 ; 67   |#define BACKLIGHT_CONTROL_REGISTER              HW_PWM_CH2AR.I
                            23895 ; 68   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9  //PWM2
                            23896 ; 69   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                            23897 ; 70   |#define BACKLIGHT_ON                            0x006000
                            23898 ; 71   |#define BACKLIGHT_OFF                           0x002000
                            23899 ; 72   |#endif
                            23900 ; 73   |#else
                            23901 ; 74   |#define BACKLIGHT_CONTROL_REGISTER              HW_GP0DOR.B.B9
                            23902 ; 75   |#define BACKLIGHT_CONTROL_REGISTER_ENABLE       HW_GP0ENR.B.B9
                            23903 ; 76   |#define BACKLIGHT_CONTROL_REGISTER_DIRECTION    HW_GP0DOER.B.B9
                            23904 ; 77   |#define BACKLIGHT_ON                            TRUE
                            23905 ; 78   |#define BACKLIGHT_OFF                           FALSE
                            23906 ; 79   |#endif
                            23907 ; 80   |#define BACKLIGHT_TIME                                          5000            //5 second
                                  s
                            23908 ; 81   |
                            23909 ; 82   |// used with NextEQ / NextPlayMode to indicate direction
                            23910 ; 83   |#define INCREMENT 1
                            23911 ; 84   |#define DECREMENT 0
                            23912 ; 85   |
                            23913 ; 86   |//These two sit outside the boundary of MENU_FIRST and MENU_LAST simply because they're
                            23914 ; 87   |//states that aren't included in the displayed list.
                            23915 ; 88   |#define MENU_EXIT       101
                            23916 ; 89   |#define MENU_MAIN       100
                            23917 ; 90   |
                            23918 ; 91   |// menu flags
                            23919 ; 92   |#define MENU_FLAG_POWER_DOWN_ENABLED    B0      // when clear, disable tracking
                            23920 ; 93   |#define MENU_FLAG_ESCAPE_TO_MUSIC               B1      // when set, escape all menu nesti
                                  ng to music
                            23921 ; 94   |#define MENU_FLAG_SAVE_CHANGES          B2  // true if fast escape interrupted by save cha
                                  nges?
                            23922 ; 95   |#if (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                            23923 ; 96   |#define MENU_FLAG_ESCAPE_TO_RECORD              B2      // when set, escape all menu nesti
                                  ng to voice/fm menu and start recording
                            23924 ; 97   |#define MENU_FLAG_RETURN_TO_MUSIC               B3      // when set, escape all menu nesti
                                  ng to music
                            23925 ; 98   |#endif
                            23926 ; 99   |
                            23927 ; 100  |#define LANGUAGES_ENG   0
                            23928 ; 101  |#define LANGUAGES_VIE   1
                            23929 ; 102  |#define LANGUAGES_FIRST LANGUAGES_ENG
                            23930 ; 103  |#define LANGUAGES_LAST          LANGUAGES_VIE
                            23931 ; 104  |
                            23932 ; 105  |// 1 word menu variable -- bit flags
                            23933 ; 106  |extern struct Bitfield g_MenuFlags;
                            23934 ; 107  |
                            23935 ; 108  |// This data type is declared in mainmenu.c, but is externed here for all other menus.
                            23936 ; 109  |extern union EventTypes gEventInfo;
                            23937 ; 110  |
                            23938 ; 111  |//each menu should set g_iCurrentMenu to make sure the menu icon shows up correctly.
                            23939 ; 112  |extern INT g_iCurrentMenu;
                            23940 ; 113  |
                            23941 ; 114  |//Backlight State
                            23942 ; 115  |extern INT g_iBackLightState;
                            23943 ; 116  |
                            23944 ; 117  |//Language state
                            23945 ; 118  |extern INT g_iLanguage;
                            23946 ; 119  |
                            23947 ; 120  |//Export all Menu prototypes for calls allowed from other code banks
                            23948 ; 121  |void _reentrant UserTask(int a, int b, int *pPtr);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 397

M:ADDR CODE           CYCLES LINE SOURCELINE
                            23949 ; 122  |_reentrant INT ShutdownMenu( INT iIgnored1, INT iIgnored2, INT *pPtr);
                            23950 ; 123  |_reentrant INT SplashScreen( INT iResource, INT iMilliseconds, INT *pPtr);
                            23951 ; 124  |int _reentrant MusicMenu(INT a, INT b, INT *c);
                            23952 ; 125  |#ifdef USE_PLAYLIST3
                            23953 ; 126  |int _reentrant PlayMusicMenu(INT a, INT b, INT *c);
                            23954 ; 127  |int _reentrant NewMusicMenu(INT a, INT b, INT *c);
                            23955 ; 128  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                            23956 ; 129  |#endif // #ifdef USE_PLAYLIST3
                            23957 ; 130  |#ifdef MOTION_VIDEO
                            23958 ; 131  |int _reentrant MotionVideoMenu(INT a, INT b, INT *c);
                            23959 ; 132  |#endif
                            23960 ; 133  |#ifdef JPEG_APP
                            23961 ; 134  |int _reentrant JpegDisplayMenu(int a, int b, int *pPtr);
                            23962 ; 135  |int _reentrant JpegManualMenu(int a, int b, int *pPtr);
                            23963 ; 136  |int _reentrant JpegSlideshowMenu(int a, int b, int *pPtr);
                            23964 ; 137  |int _reentrant JpegThumbnailMenu(int a, int b, int *pPtr);
                            23965 ; 138  |#endif
                            23966 ; 139  |int _reentrant SpectrogramMenu(INT a, INT b, INT *pPtr);
                            23967 ; 140  |int _reentrant VoiceMenu(int a, int b, int *c);
                            23968 ; 141  |int _reentrant SettingsMenu(int a, int b, int *pPtr);
                            23969 ; 142  |int _reentrant EqMenu(int a, int b, int *pPtr);
                            23970 ; 143  |int _reentrant SendEQ(int iCurrentEQ, int b, int *pPtr);
                            23971 ; 144  |
                            23972 ; 145  |int _reentrant PlayModeMenu(int a, int b, int *pPtr);
                            23973 ; 146  |int _reentrant NextPlayMode(int iDirection, int b, int *c);
                            23974 ; 147  |int _reentrant ContrastMenu(int a, int b, int *pPtr);
                            23975 ; 148  |int _reentrant AboutMenu(int a, int b, int *pPtr);
                            23976 ; 149  |#ifdef USE_PLAYLIST5
                            23977 ; 150  |int _reentrant BrowseMenu(INT a, INT b, INT *c);
                            23978 ; 151  |#endif
                            23979 ; 152  |int _reentrant DeleteMenu(int a, int b, int *pPtr);
                            23980 ; 153  |int _reentrant PwrSavingsMenu(int a, int b, int *pPtr);
                            23981 ; 154  |int _reentrant BackLightMenu(int a, int b, int *pPtr);
                            23982 ; 155  |int _reentrant RecordSettingsMenu(int a, int b, int *pPtr);
                            23983 ; 156  |int _reentrant TimeDateMenu(int a, int b, int *pPtr);
                            23984 ; 157  |int _reentrant SetTimeMenu(int a, int b, int *pPtr);
                            23985 ; 158  |int _reentrant SetDateMenu(int a, int b, int *pPtr);
                            23986 ; 159  |
                            23987 ; 160  |int _reentrant TestMenu(int a, int b, int *pPtr);
                            23988 ; 161  |void _reentrant RecordTestMenu(void);
                            23989 ; 162  |
                            23990 ; 163  |int _reentrant FMTunerMenu(int a, int b, int *c);
                            23991 ; 164  |int _reentrant InitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                            23992 ; 165  |int _reentrant HandlePlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                            23993 ; 166  |int _reentrant ExitPlayerStateMachine(int iEvent, int iIgnored, int *pMessagePtr);
                            23994 ; 167  |_reentrant int InitRecorderStateMachine(int EncodingType, int InputSource, int *c);
                            23995 ; 168  |_reentrant int HandleRecorderStateMachine(int a, int b, int *c);
                            23996 ; 169  |_reentrant int ExitRecorderStateMachine(int InputSource, int b, int *c);
                            23997 ; 170  |int _reentrant NextEQ(INT iDirection, INT b, INT *c);
                            23998 ; 171  |_reentrant INT RecordVoiceFile(INT a, INT b, INT *pPtr);
                            23999 ; 172  |_reentrant int RefreshDisplay           ( int iDisplayHint, int a, int *pPtr);
                            24000 ; 173  |_reentrant void DisplayClearDisplay      ( int iDisplayHint, int a, int *pPtr);
                            24001 ; 174  |_reentrant int DisplayEQIcon            ( int iDisplayHint, int a, int *pPtr);
                            24002 ; 175  |_reentrant int DisplayVolume            ( int iDisplayHint, int a, int *pPtr);
                            24003 ; 176  |_reentrant int DisplayShutdownProgress  ( int iDisplayHint, int a, int *pPtr);
                            24004 ; 177  |_reentrant int DisplayDefragmentstore  ( int iDisplayHint, int a, int *pPtr);
                            24005 ; 178  |_reentrant int DisplayKickOff           ( int iDisplayHint, int a, int *pPtr);
                            24006 ; 179  |_reentrant int DisplayKickOffLocked     ( int iDisplayHint, int a, int *pPtr);
                            24007 ; 180  |_reentrant void DisplayLockIcon          ( int iDisplayHint, int a, int *pPtr);
                            24008 ; 181  |_reentrant void ChangePlaySet(INT mode);
                            24009 ; 182  |void _reentrant UpdateAutoShutdownTimer (void);
                            24010 ; 183  |int _reentrant SetPwrSetting (int iCurrentPwrSetting, int b, int *pPtr);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 398

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24011 ; 184  |int  _reentrant SendPlayMode(int iCurrentPlayMode, int b, int *pPtr);
                            24012 ; 185  |_reentrant int DeleteFilePrompt(int a,int b, int *pPtr);
                            24013 ; 186  |#endif
                            24014 ; 187  |
                            24015 
                            24017 
                            24018 ; 29   |#include "extern.h"
                            24019 
                            24021 
                            24022 ; 1    |#include "handletable.h"
                            24023 
                            24025 
                            24026 ; 1    |#include "types.h"
                            24027 
                            24029 
                            24030 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24031 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            24032 ; 3    |//
                            24033 ; 4    |// Filename: types.h
                            24034 ; 5    |// Description: Standard data types
                            24035 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24036 ; 7    |
                            24037 ; 8    |#ifndef _TYPES_H
                            24038 ; 9    |#define _TYPES_H
                            24039 ; 10   |
                            24040 ; 11   |// TODO:  move this outta here!
                            24041 ; 12   |#if !defined(NOERROR)
                            24042 ; 13   |#define NOERROR 0
                            24043 ; 14   |#define SUCCESS 0
                            24044 ; 15   |#endif 
                            24045 ; 16   |#if !defined(SUCCESS)
                            24046 ; 17   |#define SUCCESS  0
                            24047 ; 18   |#endif
                            24048 ; 19   |#if !defined(ERROR)
                            24049 ; 20   |#define ERROR   -1
                            24050 ; 21   |#endif
                            24051 ; 22   |#if !defined(FALSE)
                            24052 ; 23   |#define FALSE 0
                            24053 ; 24   |#endif
                            24054 ; 25   |#if !defined(TRUE)
                            24055 ; 26   |#define TRUE  1
                            24056 ; 27   |#endif
                            24057 ; 28   |
                            24058 ; 29   |#if !defined(NULL)
                            24059 ; 30   |#define NULL 0
                            24060 ; 31   |#endif
                            24061 ; 32   |
                            24062 ; 33   |#define MAX_INT     0x7FFFFF
                            24063 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            24064 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            24065 ; 36   |#define MAX_ULONG   (-1) 
                            24066 ; 37   |
                            24067 ; 38   |#define WORD_SIZE   24              // word size in bits
                            24068 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            24069 ; 40   |
                            24070 ; 41   |
                            24071 ; 42   |#define BYTE    unsigned char       // btVarName
                            24072 ; 43   |#define CHAR    signed char         // cVarName
                            24073 ; 44   |#define USHORT  unsigned short      // usVarName
                            24074 ; 45   |#define SHORT   unsigned short      // sVarName
                            24075 ; 46   |#define WORD    unsigned int        // wVarName
                            24076 ; 47   |#define INT     signed int          // iVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 399

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24077 ; 48   |#define DWORD   unsigned long       // dwVarName
                            24078 ; 49   |#define LONG    signed long         // lVarName
                            24079 ; 50   |#define BOOL    unsigned int        // bVarName
                            24080 ; 51   |#define FRACT   _fract              // frVarName
                            24081 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            24082 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            24083 ; 54   |#define FLOAT   float               // fVarName
                            24084 ; 55   |#define DBL     double              // dVarName
                            24085 ; 56   |#define ENUM    enum                // eVarName
                            24086 ; 57   |#define CMX     _complex            // cmxVarName
                            24087 ; 58   |typedef WORD UCS3;                   // 
                            24088 ; 59   |
                            24089 ; 60   |#define UINT16  unsigned short
                            24090 ; 61   |#define UINT8   unsigned char   
                            24091 ; 62   |#define UINT32  unsigned long
                            24092 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24093 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24094 ; 65   |#define WCHAR   UINT16
                            24095 ; 66   |
                            24096 ; 67   |//UINT128 is 16 bytes or 6 words
                            24097 ; 68   |typedef struct UINT128_3500 {   
                            24098 ; 69   |    int val[6];     
                            24099 ; 70   |} UINT128_3500;
                            24100 ; 71   |
                            24101 ; 72   |#define UINT128   UINT128_3500
                            24102 ; 73   |
                            24103 ; 74   |// Little endian word packed byte strings:   
                            24104 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24105 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24106 ; 77   |// Little endian word packed byte strings:   
                            24107 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24108 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24109 ; 80   |
                            24110 ; 81   |// Declare Memory Spaces To Use When Coding
                            24111 ; 82   |// A. Sector Buffers
                            24112 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            24113 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            24114 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            24115 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            24116 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            24117 ; 88   |// B. Media DDI Memory
                            24118 ; 89   |#define MEDIA_DDI_MEM _Y
                            24119 ; 90   |
                            24120 ; 91   |
                            24121 ; 92   |
                            24122 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            24123 ; 94   |// Examples of circular pointers:
                            24124 ; 95   |//    INT CIRC cpiVarName
                            24125 ; 96   |//    DWORD CIRC cpdwVarName
                            24126 ; 97   |
                            24127 ; 98   |#define RETCODE INT                 // rcVarName
                            24128 ; 99   |
                            24129 ; 100  |// generic bitfield structure
                            24130 ; 101  |struct Bitfield {
                            24131 ; 102  |    unsigned int B0  :1;
                            24132 ; 103  |    unsigned int B1  :1;
                            24133 ; 104  |    unsigned int B2  :1;
                            24134 ; 105  |    unsigned int B3  :1;
                            24135 ; 106  |    unsigned int B4  :1;
                            24136 ; 107  |    unsigned int B5  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 400

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24137 ; 108  |    unsigned int B6  :1;
                            24138 ; 109  |    unsigned int B7  :1;
                            24139 ; 110  |    unsigned int B8  :1;
                            24140 ; 111  |    unsigned int B9  :1;
                            24141 ; 112  |    unsigned int B10 :1;
                            24142 ; 113  |    unsigned int B11 :1;
                            24143 ; 114  |    unsigned int B12 :1;
                            24144 ; 115  |    unsigned int B13 :1;
                            24145 ; 116  |    unsigned int B14 :1;
                            24146 ; 117  |    unsigned int B15 :1;
                            24147 ; 118  |    unsigned int B16 :1;
                            24148 ; 119  |    unsigned int B17 :1;
                            24149 ; 120  |    unsigned int B18 :1;
                            24150 ; 121  |    unsigned int B19 :1;
                            24151 ; 122  |    unsigned int B20 :1;
                            24152 ; 123  |    unsigned int B21 :1;
                            24153 ; 124  |    unsigned int B22 :1;
                            24154 ; 125  |    unsigned int B23 :1;
                            24155 ; 126  |};
                            24156 ; 127  |
                            24157 ; 128  |union BitInt {
                            24158 ; 129  |        struct Bitfield B;
                            24159 ; 130  |        int        I;
                            24160 ; 131  |};
                            24161 ; 132  |
                            24162 ; 133  |#define MAX_MSG_LENGTH 10
                            24163 ; 134  |struct CMessage
                            24164 ; 135  |{
                            24165 ; 136  |        unsigned int m_uLength;
                            24166 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            24167 ; 138  |};
                            24168 ; 139  |
                            24169 ; 140  |typedef struct {
                            24170 ; 141  |    WORD m_wLength;
                            24171 ; 142  |    WORD m_wMessage;
                            24172 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            24173 ; 144  |} Message;
                            24174 ; 145  |
                            24175 ; 146  |struct MessageQueueDescriptor
                            24176 ; 147  |{
                            24177 ; 148  |        int *m_pBase;
                            24178 ; 149  |        int m_iModulo;
                            24179 ; 150  |        int m_iSize;
                            24180 ; 151  |        int *m_pHead;
                            24181 ; 152  |        int *m_pTail;
                            24182 ; 153  |};
                            24183 ; 154  |
                            24184 ; 155  |struct ModuleEntry
                            24185 ; 156  |{
                            24186 ; 157  |    int m_iSignaledEventMask;
                            24187 ; 158  |    int m_iWaitEventMask;
                            24188 ; 159  |    int m_iResourceOfCode;
                            24189 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            24190 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            24191 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            24192 ; 163  |    int m_uTimeOutHigh;
                            24193 ; 164  |    int m_uTimeOutLow;
                            24194 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            24195 ; 166  |};
                            24196 ; 167  |
                            24197 ; 168  |union WaitMask{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 401

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24198 ; 169  |    struct B{
                            24199 ; 170  |        unsigned int m_bNone     :1;
                            24200 ; 171  |        unsigned int m_bMessage  :1;
                            24201 ; 172  |        unsigned int m_bTimer    :1;
                            24202 ; 173  |        unsigned int m_bButton   :1;
                            24203 ; 174  |    } B;
                            24204 ; 175  |    int I;
                            24205 ; 176  |} ;
                            24206 ; 177  |
                            24207 ; 178  |
                            24208 ; 179  |struct Button {
                            24209 ; 180  |        WORD wButtonEvent;
                            24210 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            24211 ; 182  |};
                            24212 ; 183  |
                            24213 ; 184  |struct Message {
                            24214 ; 185  |        WORD wMsgLength;
                            24215 ; 186  |        WORD wMsgCommand;
                            24216 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            24217 ; 188  |};
                            24218 ; 189  |
                            24219 ; 190  |union EventTypes {
                            24220 ; 191  |        struct CMessage msg;
                            24221 ; 192  |        struct Button Button ;
                            24222 ; 193  |        struct Message Message;
                            24223 ; 194  |};
                            24224 ; 195  |
                            24225 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            24226 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            24227 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            24228 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            24229 ; 200  |
                            24230 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            24231 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            24232 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            24233 ; 204  |
                            24234 ; 205  |#if DEBUG
                            24235 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            24236 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            24237 ; 208  |#else 
                            24238 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            24239 ; 210  |#define DebugBuildAssert(x)    
                            24240 ; 211  |#endif
                            24241 ; 212  |
                            24242 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            24243 ; 214  |//  #pragma asm
                            24244 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            24245 ; 216  |//  #pragma endasm
                            24246 ; 217  |
                            24247 ; 218  |
                            24248 ; 219  |#ifdef COLOR_262K
                            24249 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            24250 ; 221  |#elif defined(COLOR_65K)
                            24251 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            24252 ; 223  |#else
                            24253 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            24254 ; 225  |#endif
                            24255 ; 226  |    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 402

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24256 ; 227  |#endif // #ifndef _TYPES_H
                            24257 
                            24259 
                            24260 ; 2    |#include "fstypes.h"
                            24261 
                            24263 
                            24264 ; 1    |#ifndef _FS_TYPE_H_
                            24265 ; 2    |#define _FS_TYPE_H_
                            24266 ; 3    |
                            24267 ; 4    |#include   "types.h"
                            24268 ; 5    |
                            24269 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            24270 ; 7    |typedef struct
                            24271 ; 8    |{
                            24272 ; 9    |
                            24273 ; 10   |INT     _Y BytesPerSector;
                            24274 ; 11   |INT     _Y SectorsPerCluster;
                            24275 ; 12   |INT     _Y RsvdSectors;
                            24276 ; 13   |INT     _Y NoOfFATs;
                            24277 ; 14   |INT     _Y MaxRootDirEntries;
                            24278 ; 15   |LONG    _Y TotalSectors;
                            24279 ; 16   |LONG    _Y FATSize;
                            24280 ; 17   |LONG    _Y RootdirCluster;
                            24281 ; 18   |//INT   _Y FSInfoSector;
                            24282 ; 19   |//INT   _Y BkBootSector;
                            24283 ; 20   |LONG    _Y NextFreeCluster;
                            24284 ; 21   |LONG    _Y TotalFreeClusters;
                            24285 ; 22   |INT     _Y RootDirSectors;
                            24286 ; 23   |INT     _Y FIRSTDataSector;
                            24287 ; 24   |INT    _Y FATType;
                            24288 ; 25   |LONG   _Y TotalNoofclusters;
                            24289 ; 26   |INT    _Y ClusterMask;
                            24290 ; 27   |INT    _Y ClusterShift;
                            24291 ; 28   |INT    _Y SectorShift;
                            24292 ; 29   |INT    _Y SectorMask;
                            24293 ; 30   |INT    _Y DevicePresent;
                            24294 ; 31   |LONG   _Y FirRootdirsec;
                            24295 ; 32   |INT             _Y FSInfoSector;
                            24296 ; 33   |}FSMEDIA_TABLE;
                            24297 ; 34   |
                            24298 ; 35   |
                            24299 ; 36   |#define         MAXDEVICES              2
                            24300 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 
                                  for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            24301 ; 38   |
                            24302 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            24303 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc
                                   def'd it here so I insert it here.
                            24304 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            24305 ; 42   |#define         BOOTSECTOR              0
                            24306 ; 43   |#define     FSINFOSECTOR        1
                            24307 ; 44   |
                            24308 ; 45   |#define     READ_MODE           1
                            24309 ; 46   |#define     WRITE_MODE          2
                            24310 ; 47   |#define     APPEND_MODE         4
                            24311 ; 48   |#define     SEQ_WRITE_MODE      8
                            24312 ; 49   |#define     DIRECTORY_MODE         16
                            24313 ; 50   |#define     CREATE_MODE        32
                            24314 ; 51   |
                            24315 ; 52   |#define     RPLUS               5
                            24316 ; 53   |#define     WPLUS                   6
                            24317 ; 54   |#define     APLUS               7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 403

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24318 ; 55   |
                            24319 ; 56   |
                            24320 ; 57   |
                            24321 ; 58   |#define     X_MEMORY            0
                            24322 ; 59   |#define     Y_MEMORY            2
                            24323 ; 60   |#define     P_MEMORY            4
                            24324 ; 61   |
                            24325 ; 62   |#define     FAT12               0 
                            24326 ; 63   |#define     FAT16               1   
                            24327 ; 64   |#define     FAT32               2 
                            24328 ; 65   |
                            24329 ; 66   |
                            24330 ; 67   |#define FAT12EOF            0x0FFF
                            24331 ; 68   |#define FAT16EOF            0xFFFF
                            24332 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            24333 ; 70   |
                            24334 ; 71   |
                            24335 ; 72   |
                            24336 ; 73   |#define FAT12FREECX         0x000
                            24337 ; 74   |#define FAT16FREECX         0x0000
                            24338 ; 75   |#define FAT32FREECX         0x00000000
                            24339 ; 76   |
                            24340 ; 77   |
                            24341 ; 78   |#define  DBCS               1
                            24342 ; 79   |#define  UNICODE            2
                            24343 ; 80   |
                            24344 ; 81   |
                            24345 ; 82   |#define     CREATION_DATE       1
                            24346 ; 83   |#define     CREATION_TIME       2
                            24347 ; 84   |#define     MODIFICATION_DATE   3
                            24348 ; 85   |#define     MODIFICATION_TIME   4
                            24349 ; 86   |
                            24350 ; 87   |
                            24351 ; 88   |#define     READ_ONLY      0X01
                            24352 ; 89   |#define     HIDDEN         0X02
                            24353 ; 90   |#define     SYSTEM         0X04
                            24354 ; 91   |#define     VOLUME_ID      0X08
                            24355 ; 92   |#define     DIRECTORY      0X10
                            24356 ; 93   |#define     ARCHIVE        0X20
                            24357 ; 94   |
                            24358 ; 95   |#define READCOUNTER         105
                            24359 ; 96   |#define WRITECOUNTER        100
                            24360 ; 97   |#define FLUSHCOUNTER        200
                            24361 ; 98   |
                            24362 ; 99   |
                            24363 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            24364 ; 101  |
                            24365 ; 102  |#define  CWD_HANDLE           0
                            24366 ; 103  |#define  DIRECTORY_HANDLE     1
                            24367 ; 104  |#define  FIRST_VALID_HANDLE   2
                            24368 ; 105  |#define  END_OF_DIR_PATH      3
                            24369 ; 106  |
                            24370 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            24371 ; 108  |#define         NORMALTYPE              0
                            24372 ; 109  |#define         FATTYPE                 1
                            24373 ; 110  |#define     RAWTYPE         2
                            24374 ; 111  |
                            24375 ; 112  |#define  SHORTNAMERES_CH      6
                            24376 ; 113  |#define  LONGNAMERES_CH       9
                            24377 ; 114  |#define  MAXFILENAME_CH       260
                            24378 ; 115  |
                            24379 ; 116  |#define VOLUME_TYPE          0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 404

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24380 ; 117  |#define DIR_TYPE             1
                            24381 ; 118  |#define FILE_TYPE            2
                            24382 ; 119  |                                           
                            24383 ; 120  |#define WRITE_TYPE_RANDOM               0
                            24384 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            24385 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            24386 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            24387 ; 124  |                  
                            24388 ; 125  |
                            24389 ; 126  |#define     HANDLEENTRYSIZE         19
                            24390 ; 127  |
                            24391 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 pr
                                  elim 
                            24392 ; 129  |
                            24393 ; 130  |#define     CACHEDESCRSIZE          8
                            24394 ; 131  |#define     CACHEBUFSIZE            705
                            24395 ; 132  |
                            24396 ; 133  |#define     UCS2s                     0
                            24397 ; 134  |#define     UCS3s                     1
                            24398 ; 135  |
                            24399 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            24400 ; 137  |
                            24401 ; 138  |#endif // _FS_TYPE_H_
                            24402 ; 139  |
                            24403 
                            24405 
                            24406 ; 3    |typedef struct  
                            24407 ; 4    |{
                            24408 ; 5    |INT             HandleActive;
                            24409 ; 6    |INT             Device;
                            24410 ; 7    |INT             Mode;
                            24411 ; 8    |LONG       StartingCluster;
                            24412 ; 9    |LONG            CurrentOffset;
                            24413 ; 10   |LONG            CurrentCluster;
                            24414 ; 11   |LONG            CurrentSector;
                            24415 ; 12   |INT             BytePosInSector;
                            24416 ; 13   |INT             SectorPosInCluster;
                            24417 ; 14   |LONG            DirSector;
                            24418 ; 15   |INT             DirOffset;
                            24419 ; 16   |INT             ErrorCode;
                            24420 ; 17   |LONG            FileSize;
                            24421 ; 18   |}HANDLETABLE;
                            24422 ; 19   |
                            24423 ; 20   |
                            24424 ; 21   |
                            24425 ; 22   |
                            24426 ; 23   |
                            24427 ; 24   |
                            24428 ; 25   |
                            24429 
                            24431 
                            24432 ; 2    |#include "devicetable.h"
                            24433 
                            24435 
                            24436 ; 1    |#include "types.h"
                            24437 
                            24439 
                            24440 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24441 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            24442 ; 3    |//
                            24443 ; 4    |// Filename: types.h
                            24444 ; 5    |// Description: Standard data types
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 405

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24445 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24446 ; 7    |
                            24447 ; 8    |#ifndef _TYPES_H
                            24448 ; 9    |#define _TYPES_H
                            24449 ; 10   |
                            24450 ; 11   |// TODO:  move this outta here!
                            24451 ; 12   |#if !defined(NOERROR)
                            24452 ; 13   |#define NOERROR 0
                            24453 ; 14   |#define SUCCESS 0
                            24454 ; 15   |#endif 
                            24455 ; 16   |#if !defined(SUCCESS)
                            24456 ; 17   |#define SUCCESS  0
                            24457 ; 18   |#endif
                            24458 ; 19   |#if !defined(ERROR)
                            24459 ; 20   |#define ERROR   -1
                            24460 ; 21   |#endif
                            24461 ; 22   |#if !defined(FALSE)
                            24462 ; 23   |#define FALSE 0
                            24463 ; 24   |#endif
                            24464 ; 25   |#if !defined(TRUE)
                            24465 ; 26   |#define TRUE  1
                            24466 ; 27   |#endif
                            24467 ; 28   |
                            24468 ; 29   |#if !defined(NULL)
                            24469 ; 30   |#define NULL 0
                            24470 ; 31   |#endif
                            24471 ; 32   |
                            24472 ; 33   |#define MAX_INT     0x7FFFFF
                            24473 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            24474 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            24475 ; 36   |#define MAX_ULONG   (-1) 
                            24476 ; 37   |
                            24477 ; 38   |#define WORD_SIZE   24              // word size in bits
                            24478 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            24479 ; 40   |
                            24480 ; 41   |
                            24481 ; 42   |#define BYTE    unsigned char       // btVarName
                            24482 ; 43   |#define CHAR    signed char         // cVarName
                            24483 ; 44   |#define USHORT  unsigned short      // usVarName
                            24484 ; 45   |#define SHORT   unsigned short      // sVarName
                            24485 ; 46   |#define WORD    unsigned int        // wVarName
                            24486 ; 47   |#define INT     signed int          // iVarName
                            24487 ; 48   |#define DWORD   unsigned long       // dwVarName
                            24488 ; 49   |#define LONG    signed long         // lVarName
                            24489 ; 50   |#define BOOL    unsigned int        // bVarName
                            24490 ; 51   |#define FRACT   _fract              // frVarName
                            24491 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            24492 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            24493 ; 54   |#define FLOAT   float               // fVarName
                            24494 ; 55   |#define DBL     double              // dVarName
                            24495 ; 56   |#define ENUM    enum                // eVarName
                            24496 ; 57   |#define CMX     _complex            // cmxVarName
                            24497 ; 58   |typedef WORD UCS3;                   // 
                            24498 ; 59   |
                            24499 ; 60   |#define UINT16  unsigned short
                            24500 ; 61   |#define UINT8   unsigned char   
                            24501 ; 62   |#define UINT32  unsigned long
                            24502 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24503 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24504 ; 65   |#define WCHAR   UINT16
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 406

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24505 ; 66   |
                            24506 ; 67   |//UINT128 is 16 bytes or 6 words
                            24507 ; 68   |typedef struct UINT128_3500 {   
                            24508 ; 69   |    int val[6];     
                            24509 ; 70   |} UINT128_3500;
                            24510 ; 71   |
                            24511 ; 72   |#define UINT128   UINT128_3500
                            24512 ; 73   |
                            24513 ; 74   |// Little endian word packed byte strings:   
                            24514 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24515 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24516 ; 77   |// Little endian word packed byte strings:   
                            24517 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24518 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24519 ; 80   |
                            24520 ; 81   |// Declare Memory Spaces To Use When Coding
                            24521 ; 82   |// A. Sector Buffers
                            24522 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            24523 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            24524 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            24525 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            24526 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            24527 ; 88   |// B. Media DDI Memory
                            24528 ; 89   |#define MEDIA_DDI_MEM _Y
                            24529 ; 90   |
                            24530 ; 91   |
                            24531 ; 92   |
                            24532 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            24533 ; 94   |// Examples of circular pointers:
                            24534 ; 95   |//    INT CIRC cpiVarName
                            24535 ; 96   |//    DWORD CIRC cpdwVarName
                            24536 ; 97   |
                            24537 ; 98   |#define RETCODE INT                 // rcVarName
                            24538 ; 99   |
                            24539 ; 100  |// generic bitfield structure
                            24540 ; 101  |struct Bitfield {
                            24541 ; 102  |    unsigned int B0  :1;
                            24542 ; 103  |    unsigned int B1  :1;
                            24543 ; 104  |    unsigned int B2  :1;
                            24544 ; 105  |    unsigned int B3  :1;
                            24545 ; 106  |    unsigned int B4  :1;
                            24546 ; 107  |    unsigned int B5  :1;
                            24547 ; 108  |    unsigned int B6  :1;
                            24548 ; 109  |    unsigned int B7  :1;
                            24549 ; 110  |    unsigned int B8  :1;
                            24550 ; 111  |    unsigned int B9  :1;
                            24551 ; 112  |    unsigned int B10 :1;
                            24552 ; 113  |    unsigned int B11 :1;
                            24553 ; 114  |    unsigned int B12 :1;
                            24554 ; 115  |    unsigned int B13 :1;
                            24555 ; 116  |    unsigned int B14 :1;
                            24556 ; 117  |    unsigned int B15 :1;
                            24557 ; 118  |    unsigned int B16 :1;
                            24558 ; 119  |    unsigned int B17 :1;
                            24559 ; 120  |    unsigned int B18 :1;
                            24560 ; 121  |    unsigned int B19 :1;
                            24561 ; 122  |    unsigned int B20 :1;
                            24562 ; 123  |    unsigned int B21 :1;
                            24563 ; 124  |    unsigned int B22 :1;
                            24564 ; 125  |    unsigned int B23 :1;
                            24565 ; 126  |};
                            24566 ; 127  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 407

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24567 ; 128  |union BitInt {
                            24568 ; 129  |        struct Bitfield B;
                            24569 ; 130  |        int        I;
                            24570 ; 131  |};
                            24571 ; 132  |
                            24572 ; 133  |#define MAX_MSG_LENGTH 10
                            24573 ; 134  |struct CMessage
                            24574 ; 135  |{
                            24575 ; 136  |        unsigned int m_uLength;
                            24576 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            24577 ; 138  |};
                            24578 ; 139  |
                            24579 ; 140  |typedef struct {
                            24580 ; 141  |    WORD m_wLength;
                            24581 ; 142  |    WORD m_wMessage;
                            24582 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            24583 ; 144  |} Message;
                            24584 ; 145  |
                            24585 ; 146  |struct MessageQueueDescriptor
                            24586 ; 147  |{
                            24587 ; 148  |        int *m_pBase;
                            24588 ; 149  |        int m_iModulo;
                            24589 ; 150  |        int m_iSize;
                            24590 ; 151  |        int *m_pHead;
                            24591 ; 152  |        int *m_pTail;
                            24592 ; 153  |};
                            24593 ; 154  |
                            24594 ; 155  |struct ModuleEntry
                            24595 ; 156  |{
                            24596 ; 157  |    int m_iSignaledEventMask;
                            24597 ; 158  |    int m_iWaitEventMask;
                            24598 ; 159  |    int m_iResourceOfCode;
                            24599 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            24600 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            24601 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            24602 ; 163  |    int m_uTimeOutHigh;
                            24603 ; 164  |    int m_uTimeOutLow;
                            24604 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            24605 ; 166  |};
                            24606 ; 167  |
                            24607 ; 168  |union WaitMask{
                            24608 ; 169  |    struct B{
                            24609 ; 170  |        unsigned int m_bNone     :1;
                            24610 ; 171  |        unsigned int m_bMessage  :1;
                            24611 ; 172  |        unsigned int m_bTimer    :1;
                            24612 ; 173  |        unsigned int m_bButton   :1;
                            24613 ; 174  |    } B;
                            24614 ; 175  |    int I;
                            24615 ; 176  |} ;
                            24616 ; 177  |
                            24617 ; 178  |
                            24618 ; 179  |struct Button {
                            24619 ; 180  |        WORD wButtonEvent;
                            24620 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            24621 ; 182  |};
                            24622 ; 183  |
                            24623 ; 184  |struct Message {
                            24624 ; 185  |        WORD wMsgLength;
                            24625 ; 186  |        WORD wMsgCommand;
                            24626 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            24627 ; 188  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 408

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24628 ; 189  |
                            24629 ; 190  |union EventTypes {
                            24630 ; 191  |        struct CMessage msg;
                            24631 ; 192  |        struct Button Button ;
                            24632 ; 193  |        struct Message Message;
                            24633 ; 194  |};
                            24634 ; 195  |
                            24635 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            24636 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            24637 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            24638 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            24639 ; 200  |
                            24640 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            24641 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            24642 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            24643 ; 204  |
                            24644 ; 205  |#if DEBUG
                            24645 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            24646 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            24647 ; 208  |#else 
                            24648 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            24649 ; 210  |#define DebugBuildAssert(x)    
                            24650 ; 211  |#endif
                            24651 ; 212  |
                            24652 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            24653 ; 214  |//  #pragma asm
                            24654 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            24655 ; 216  |//  #pragma endasm
                            24656 ; 217  |
                            24657 ; 218  |
                            24658 ; 219  |#ifdef COLOR_262K
                            24659 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            24660 ; 221  |#elif defined(COLOR_65K)
                            24661 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            24662 ; 223  |#else
                            24663 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            24664 ; 225  |#endif
                            24665 ; 226  |    
                            24666 ; 227  |#endif // #ifndef _TYPES_H
                            24667 
                            24669 
                            24670 ; 2    |#include "fstypes.h"
                            24671 
                            24673 
                            24674 ; 1    |#ifndef _FS_TYPE_H_
                            24675 ; 2    |#define _FS_TYPE_H_
                            24676 ; 3    |
                            24677 ; 4    |#include   "types.h"
                            24678 ; 5    |
                            24679 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            24680 ; 7    |typedef struct
                            24681 ; 8    |{
                            24682 ; 9    |
                            24683 ; 10   |INT     _Y BytesPerSector;
                            24684 ; 11   |INT     _Y SectorsPerCluster;
                            24685 ; 12   |INT     _Y RsvdSectors;
                            24686 ; 13   |INT     _Y NoOfFATs;
                            24687 ; 14   |INT     _Y MaxRootDirEntries;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 409

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24688 ; 15   |LONG    _Y TotalSectors;
                            24689 ; 16   |LONG    _Y FATSize;
                            24690 ; 17   |LONG    _Y RootdirCluster;
                            24691 ; 18   |//INT   _Y FSInfoSector;
                            24692 ; 19   |//INT   _Y BkBootSector;
                            24693 ; 20   |LONG    _Y NextFreeCluster;
                            24694 ; 21   |LONG    _Y TotalFreeClusters;
                            24695 ; 22   |INT     _Y RootDirSectors;
                            24696 ; 23   |INT     _Y FIRSTDataSector;
                            24697 ; 24   |INT    _Y FATType;
                            24698 ; 25   |LONG   _Y TotalNoofclusters;
                            24699 ; 26   |INT    _Y ClusterMask;
                            24700 ; 27   |INT    _Y ClusterShift;
                            24701 ; 28   |INT    _Y SectorShift;
                            24702 ; 29   |INT    _Y SectorMask;
                            24703 ; 30   |INT    _Y DevicePresent;
                            24704 ; 31   |LONG   _Y FirRootdirsec;
                            24705 ; 32   |INT             _Y FSInfoSector;
                            24706 ; 33   |}FSMEDIA_TABLE;
                            24707 ; 34   |
                            24708 ; 35   |
                            24709 ; 36   |#define         MAXDEVICES              2
                            24710 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 
                                  for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            24711 ; 38   |
                            24712 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            24713 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc
                                   def'd it here so I insert it here.
                            24714 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            24715 ; 42   |#define         BOOTSECTOR              0
                            24716 ; 43   |#define     FSINFOSECTOR        1
                            24717 ; 44   |
                            24718 ; 45   |#define     READ_MODE           1
                            24719 ; 46   |#define     WRITE_MODE          2
                            24720 ; 47   |#define     APPEND_MODE         4
                            24721 ; 48   |#define     SEQ_WRITE_MODE      8
                            24722 ; 49   |#define     DIRECTORY_MODE         16
                            24723 ; 50   |#define     CREATE_MODE        32
                            24724 ; 51   |
                            24725 ; 52   |#define     RPLUS               5
                            24726 ; 53   |#define     WPLUS                   6
                            24727 ; 54   |#define     APLUS               7
                            24728 ; 55   |
                            24729 ; 56   |
                            24730 ; 57   |
                            24731 ; 58   |#define     X_MEMORY            0
                            24732 ; 59   |#define     Y_MEMORY            2
                            24733 ; 60   |#define     P_MEMORY            4
                            24734 ; 61   |
                            24735 ; 62   |#define     FAT12               0 
                            24736 ; 63   |#define     FAT16               1   
                            24737 ; 64   |#define     FAT32               2 
                            24738 ; 65   |
                            24739 ; 66   |
                            24740 ; 67   |#define FAT12EOF            0x0FFF
                            24741 ; 68   |#define FAT16EOF            0xFFFF
                            24742 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            24743 ; 70   |
                            24744 ; 71   |
                            24745 ; 72   |
                            24746 ; 73   |#define FAT12FREECX         0x000
                            24747 ; 74   |#define FAT16FREECX         0x0000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 410

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24748 ; 75   |#define FAT32FREECX         0x00000000
                            24749 ; 76   |
                            24750 ; 77   |
                            24751 ; 78   |#define  DBCS               1
                            24752 ; 79   |#define  UNICODE            2
                            24753 ; 80   |
                            24754 ; 81   |
                            24755 ; 82   |#define     CREATION_DATE       1
                            24756 ; 83   |#define     CREATION_TIME       2
                            24757 ; 84   |#define     MODIFICATION_DATE   3
                            24758 ; 85   |#define     MODIFICATION_TIME   4
                            24759 ; 86   |
                            24760 ; 87   |
                            24761 ; 88   |#define     READ_ONLY      0X01
                            24762 ; 89   |#define     HIDDEN         0X02
                            24763 ; 90   |#define     SYSTEM         0X04
                            24764 ; 91   |#define     VOLUME_ID      0X08
                            24765 ; 92   |#define     DIRECTORY      0X10
                            24766 ; 93   |#define     ARCHIVE        0X20
                            24767 ; 94   |
                            24768 ; 95   |#define READCOUNTER         105
                            24769 ; 96   |#define WRITECOUNTER        100
                            24770 ; 97   |#define FLUSHCOUNTER        200
                            24771 ; 98   |
                            24772 ; 99   |
                            24773 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            24774 ; 101  |
                            24775 ; 102  |#define  CWD_HANDLE           0
                            24776 ; 103  |#define  DIRECTORY_HANDLE     1
                            24777 ; 104  |#define  FIRST_VALID_HANDLE   2
                            24778 ; 105  |#define  END_OF_DIR_PATH      3
                            24779 ; 106  |
                            24780 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            24781 ; 108  |#define         NORMALTYPE              0
                            24782 ; 109  |#define         FATTYPE                 1
                            24783 ; 110  |#define     RAWTYPE         2
                            24784 ; 111  |
                            24785 ; 112  |#define  SHORTNAMERES_CH      6
                            24786 ; 113  |#define  LONGNAMERES_CH       9
                            24787 ; 114  |#define  MAXFILENAME_CH       260
                            24788 ; 115  |
                            24789 ; 116  |#define VOLUME_TYPE          0
                            24790 ; 117  |#define DIR_TYPE             1
                            24791 ; 118  |#define FILE_TYPE            2
                            24792 ; 119  |                                           
                            24793 ; 120  |#define WRITE_TYPE_RANDOM               0
                            24794 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            24795 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            24796 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            24797 ; 124  |                  
                            24798 ; 125  |
                            24799 ; 126  |#define     HANDLEENTRYSIZE         19
                            24800 ; 127  |
                            24801 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 pr
                                  elim 
                            24802 ; 129  |
                            24803 ; 130  |#define     CACHEDESCRSIZE          8
                            24804 ; 131  |#define     CACHEBUFSIZE            705
                            24805 ; 132  |
                            24806 ; 133  |#define     UCS2s                     0
                            24807 ; 134  |#define     UCS3s                     1
                            24808 ; 135  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 411

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24809 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            24810 ; 137  |
                            24811 ; 138  |#endif // _FS_TYPE_H_
                            24812 ; 139  |
                            24813 
                            24815 
                            24816 ; 3    |
                            24817 ; 4    |/* moved FSMEDIA_TABLE to fstypes.h   15Apr2005 */
                            24818 ; 5    |/*
                            24819 ; 6    |typedef struct
                            24820 ; 7    |{
                            24821 ; 8    |
                            24822 ; 9    |INT     _Y BytesPerSector;
                            24823 ; 10   |INT     _Y SectorsPerCluster;
                            24824 ; 11   |INT     _Y RsvdSectors;
                            24825 ; 12   |INT     _Y NoOfFATs;
                            24826 ; 13   |INT     _Y MaxRootDirEntries;
                            24827 ; 14   |LONG    _Y TotalSectors;
                            24828 ; 15   |LONG    _Y FATSize;
                            24829 ; 16   |LONG    _Y RootdirCluster;
                            24830 ; 17   |//INT   _Y FSInfoSector;
                            24831 ; 18   |//INT   _Y BkBootSector;
                            24832 ; 19   |LONG    _Y NextFreeCluster;
                            24833 ; 20   |LONG    _Y TotalFreeClusters;
                            24834 ; 21   |INT     _Y RootDirSectors;
                            24835 ; 22   |INT     _Y FIRSTDataSector;
                            24836 ; 23   |INT    _Y FATType;
                            24837 ; 24   |LONG   _Y TotalNoofclusters;
                            24838 ; 25   |INT    _Y ClusterMask;
                            24839 ; 26   |INT    _Y ClusterShift;
                            24840 ; 27   |INT    _Y SectorShift;
                            24841 ; 28   |INT    _Y SectorMask;
                            24842 ; 29   |INT    _Y DevicePresent;
                            24843 ; 30   |LONG   _Y FirRootdirsec;
                            24844 ; 31   |INT             _Y FSInfoSector;
                            24845 ; 32   |}FSMEDIA_TABLE;
                            24846 ; 33   |*/
                            24847 ; 34   |
                            24848 ; 35   |
                            24849 
                            24851 
                            24852 ; 3    |#include "cachemem.h"
                            24853 
                            24855 
                            24856 ; 1    |#include "types.h"
                            24857 
                            24859 
                            24860 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            24861 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            24862 ; 3    |//
                            24863 ; 4    |// Filename: types.h
                            24864 ; 5    |// Description: Standard data types
                            24865 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            24866 ; 7    |
                            24867 ; 8    |#ifndef _TYPES_H
                            24868 ; 9    |#define _TYPES_H
                            24869 ; 10   |
                            24870 ; 11   |// TODO:  move this outta here!
                            24871 ; 12   |#if !defined(NOERROR)
                            24872 ; 13   |#define NOERROR 0
                            24873 ; 14   |#define SUCCESS 0
                            24874 ; 15   |#endif 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 412

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24875 ; 16   |#if !defined(SUCCESS)
                            24876 ; 17   |#define SUCCESS  0
                            24877 ; 18   |#endif
                            24878 ; 19   |#if !defined(ERROR)
                            24879 ; 20   |#define ERROR   -1
                            24880 ; 21   |#endif
                            24881 ; 22   |#if !defined(FALSE)
                            24882 ; 23   |#define FALSE 0
                            24883 ; 24   |#endif
                            24884 ; 25   |#if !defined(TRUE)
                            24885 ; 26   |#define TRUE  1
                            24886 ; 27   |#endif
                            24887 ; 28   |
                            24888 ; 29   |#if !defined(NULL)
                            24889 ; 30   |#define NULL 0
                            24890 ; 31   |#endif
                            24891 ; 32   |
                            24892 ; 33   |#define MAX_INT     0x7FFFFF
                            24893 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            24894 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            24895 ; 36   |#define MAX_ULONG   (-1) 
                            24896 ; 37   |
                            24897 ; 38   |#define WORD_SIZE   24              // word size in bits
                            24898 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            24899 ; 40   |
                            24900 ; 41   |
                            24901 ; 42   |#define BYTE    unsigned char       // btVarName
                            24902 ; 43   |#define CHAR    signed char         // cVarName
                            24903 ; 44   |#define USHORT  unsigned short      // usVarName
                            24904 ; 45   |#define SHORT   unsigned short      // sVarName
                            24905 ; 46   |#define WORD    unsigned int        // wVarName
                            24906 ; 47   |#define INT     signed int          // iVarName
                            24907 ; 48   |#define DWORD   unsigned long       // dwVarName
                            24908 ; 49   |#define LONG    signed long         // lVarName
                            24909 ; 50   |#define BOOL    unsigned int        // bVarName
                            24910 ; 51   |#define FRACT   _fract              // frVarName
                            24911 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            24912 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            24913 ; 54   |#define FLOAT   float               // fVarName
                            24914 ; 55   |#define DBL     double              // dVarName
                            24915 ; 56   |#define ENUM    enum                // eVarName
                            24916 ; 57   |#define CMX     _complex            // cmxVarName
                            24917 ; 58   |typedef WORD UCS3;                   // 
                            24918 ; 59   |
                            24919 ; 60   |#define UINT16  unsigned short
                            24920 ; 61   |#define UINT8   unsigned char   
                            24921 ; 62   |#define UINT32  unsigned long
                            24922 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24923 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            24924 ; 65   |#define WCHAR   UINT16
                            24925 ; 66   |
                            24926 ; 67   |//UINT128 is 16 bytes or 6 words
                            24927 ; 68   |typedef struct UINT128_3500 {   
                            24928 ; 69   |    int val[6];     
                            24929 ; 70   |} UINT128_3500;
                            24930 ; 71   |
                            24931 ; 72   |#define UINT128   UINT128_3500
                            24932 ; 73   |
                            24933 ; 74   |// Little endian word packed byte strings:   
                            24934 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 413

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24935 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24936 ; 77   |// Little endian word packed byte strings:   
                            24937 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            24938 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            24939 ; 80   |
                            24940 ; 81   |// Declare Memory Spaces To Use When Coding
                            24941 ; 82   |// A. Sector Buffers
                            24942 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            24943 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            24944 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            24945 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            24946 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            24947 ; 88   |// B. Media DDI Memory
                            24948 ; 89   |#define MEDIA_DDI_MEM _Y
                            24949 ; 90   |
                            24950 ; 91   |
                            24951 ; 92   |
                            24952 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            24953 ; 94   |// Examples of circular pointers:
                            24954 ; 95   |//    INT CIRC cpiVarName
                            24955 ; 96   |//    DWORD CIRC cpdwVarName
                            24956 ; 97   |
                            24957 ; 98   |#define RETCODE INT                 // rcVarName
                            24958 ; 99   |
                            24959 ; 100  |// generic bitfield structure
                            24960 ; 101  |struct Bitfield {
                            24961 ; 102  |    unsigned int B0  :1;
                            24962 ; 103  |    unsigned int B1  :1;
                            24963 ; 104  |    unsigned int B2  :1;
                            24964 ; 105  |    unsigned int B3  :1;
                            24965 ; 106  |    unsigned int B4  :1;
                            24966 ; 107  |    unsigned int B5  :1;
                            24967 ; 108  |    unsigned int B6  :1;
                            24968 ; 109  |    unsigned int B7  :1;
                            24969 ; 110  |    unsigned int B8  :1;
                            24970 ; 111  |    unsigned int B9  :1;
                            24971 ; 112  |    unsigned int B10 :1;
                            24972 ; 113  |    unsigned int B11 :1;
                            24973 ; 114  |    unsigned int B12 :1;
                            24974 ; 115  |    unsigned int B13 :1;
                            24975 ; 116  |    unsigned int B14 :1;
                            24976 ; 117  |    unsigned int B15 :1;
                            24977 ; 118  |    unsigned int B16 :1;
                            24978 ; 119  |    unsigned int B17 :1;
                            24979 ; 120  |    unsigned int B18 :1;
                            24980 ; 121  |    unsigned int B19 :1;
                            24981 ; 122  |    unsigned int B20 :1;
                            24982 ; 123  |    unsigned int B21 :1;
                            24983 ; 124  |    unsigned int B22 :1;
                            24984 ; 125  |    unsigned int B23 :1;
                            24985 ; 126  |};
                            24986 ; 127  |
                            24987 ; 128  |union BitInt {
                            24988 ; 129  |        struct Bitfield B;
                            24989 ; 130  |        int        I;
                            24990 ; 131  |};
                            24991 ; 132  |
                            24992 ; 133  |#define MAX_MSG_LENGTH 10
                            24993 ; 134  |struct CMessage
                            24994 ; 135  |{
                            24995 ; 136  |        unsigned int m_uLength;
                            24996 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 414

M:ADDR CODE           CYCLES LINE SOURCELINE
                            24997 ; 138  |};
                            24998 ; 139  |
                            24999 ; 140  |typedef struct {
                            25000 ; 141  |    WORD m_wLength;
                            25001 ; 142  |    WORD m_wMessage;
                            25002 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            25003 ; 144  |} Message;
                            25004 ; 145  |
                            25005 ; 146  |struct MessageQueueDescriptor
                            25006 ; 147  |{
                            25007 ; 148  |        int *m_pBase;
                            25008 ; 149  |        int m_iModulo;
                            25009 ; 150  |        int m_iSize;
                            25010 ; 151  |        int *m_pHead;
                            25011 ; 152  |        int *m_pTail;
                            25012 ; 153  |};
                            25013 ; 154  |
                            25014 ; 155  |struct ModuleEntry
                            25015 ; 156  |{
                            25016 ; 157  |    int m_iSignaledEventMask;
                            25017 ; 158  |    int m_iWaitEventMask;
                            25018 ; 159  |    int m_iResourceOfCode;
                            25019 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            25020 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            25021 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            25022 ; 163  |    int m_uTimeOutHigh;
                            25023 ; 164  |    int m_uTimeOutLow;
                            25024 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            25025 ; 166  |};
                            25026 ; 167  |
                            25027 ; 168  |union WaitMask{
                            25028 ; 169  |    struct B{
                            25029 ; 170  |        unsigned int m_bNone     :1;
                            25030 ; 171  |        unsigned int m_bMessage  :1;
                            25031 ; 172  |        unsigned int m_bTimer    :1;
                            25032 ; 173  |        unsigned int m_bButton   :1;
                            25033 ; 174  |    } B;
                            25034 ; 175  |    int I;
                            25035 ; 176  |} ;
                            25036 ; 177  |
                            25037 ; 178  |
                            25038 ; 179  |struct Button {
                            25039 ; 180  |        WORD wButtonEvent;
                            25040 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            25041 ; 182  |};
                            25042 ; 183  |
                            25043 ; 184  |struct Message {
                            25044 ; 185  |        WORD wMsgLength;
                            25045 ; 186  |        WORD wMsgCommand;
                            25046 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            25047 ; 188  |};
                            25048 ; 189  |
                            25049 ; 190  |union EventTypes {
                            25050 ; 191  |        struct CMessage msg;
                            25051 ; 192  |        struct Button Button ;
                            25052 ; 193  |        struct Message Message;
                            25053 ; 194  |};
                            25054 ; 195  |
                            25055 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            25056 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            25057 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 415

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25058 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            25059 ; 200  |
                            25060 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            25061 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            25062 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            25063 ; 204  |
                            25064 ; 205  |#if DEBUG
                            25065 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            25066 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            25067 ; 208  |#else 
                            25068 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            25069 ; 210  |#define DebugBuildAssert(x)    
                            25070 ; 211  |#endif
                            25071 ; 212  |
                            25072 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            25073 ; 214  |//  #pragma asm
                            25074 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            25075 ; 216  |//  #pragma endasm
                            25076 ; 217  |
                            25077 ; 218  |
                            25078 ; 219  |#ifdef COLOR_262K
                            25079 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            25080 ; 221  |#elif defined(COLOR_65K)
                            25081 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            25082 ; 223  |#else
                            25083 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            25084 ; 225  |#endif
                            25085 ; 226  |    
                            25086 ; 227  |#endif // #ifndef _TYPES_H
                            25087 
                            25089 
                            25090 ; 2    |#include "fstypes.h"
                            25091 
                            25093 
                            25094 ; 1    |#ifndef _FS_TYPE_H_
                            25095 ; 2    |#define _FS_TYPE_H_
                            25096 ; 3    |
                            25097 ; 4    |#include   "types.h"
                            25098 ; 5    |
                            25099 ; 6    |// move FSMEDIA_TABLE from devicetable.h  15Apr2005   First moved in SDK2.6.
                            25100 ; 7    |typedef struct
                            25101 ; 8    |{
                            25102 ; 9    |
                            25103 ; 10   |INT     _Y BytesPerSector;
                            25104 ; 11   |INT     _Y SectorsPerCluster;
                            25105 ; 12   |INT     _Y RsvdSectors;
                            25106 ; 13   |INT     _Y NoOfFATs;
                            25107 ; 14   |INT     _Y MaxRootDirEntries;
                            25108 ; 15   |LONG    _Y TotalSectors;
                            25109 ; 16   |LONG    _Y FATSize;
                            25110 ; 17   |LONG    _Y RootdirCluster;
                            25111 ; 18   |//INT   _Y FSInfoSector;
                            25112 ; 19   |//INT   _Y BkBootSector;
                            25113 ; 20   |LONG    _Y NextFreeCluster;
                            25114 ; 21   |LONG    _Y TotalFreeClusters;
                            25115 ; 22   |INT     _Y RootDirSectors;
                            25116 ; 23   |INT     _Y FIRSTDataSector;
                            25117 ; 24   |INT    _Y FATType;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 416

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25118 ; 25   |LONG   _Y TotalNoofclusters;
                            25119 ; 26   |INT    _Y ClusterMask;
                            25120 ; 27   |INT    _Y ClusterShift;
                            25121 ; 28   |INT    _Y SectorShift;
                            25122 ; 29   |INT    _Y SectorMask;
                            25123 ; 30   |INT    _Y DevicePresent;
                            25124 ; 31   |LONG   _Y FirRootdirsec;
                            25125 ; 32   |INT             _Y FSInfoSector;
                            25126 ; 33   |}FSMEDIA_TABLE;
                            25127 ; 34   |
                            25128 ; 35   |
                            25129 ; 36   |#define         MAXDEVICES              2
                            25130 ; 37   |//#define       NUMCACHES               8  // this is already in fsproj.h (2 for player 2 
                                  for mtp as of 28jun2005) TOVERIFY 2 ok for player and mtp. 
                            25131 ; 38   |
                            25132 ; 39   |// NOTE:  This offset is the same no matter what the sector actual size!  
                            25133 ; 40   |//        TOVERIFY 3.0 doesn't have this defined but uses it in filesystempresent.c. lbmlc
                                   def'd it here so I insert it here.
                            25134 ; 41   |#define         FATFS_SIGNATURE_OFFSET  510
                            25135 ; 42   |#define         BOOTSECTOR              0
                            25136 ; 43   |#define     FSINFOSECTOR        1
                            25137 ; 44   |
                            25138 ; 45   |#define     READ_MODE           1
                            25139 ; 46   |#define     WRITE_MODE          2
                            25140 ; 47   |#define     APPEND_MODE         4
                            25141 ; 48   |#define     SEQ_WRITE_MODE      8
                            25142 ; 49   |#define     DIRECTORY_MODE         16
                            25143 ; 50   |#define     CREATE_MODE        32
                            25144 ; 51   |
                            25145 ; 52   |#define     RPLUS               5
                            25146 ; 53   |#define     WPLUS                   6
                            25147 ; 54   |#define     APLUS               7
                            25148 ; 55   |
                            25149 ; 56   |
                            25150 ; 57   |
                            25151 ; 58   |#define     X_MEMORY            0
                            25152 ; 59   |#define     Y_MEMORY            2
                            25153 ; 60   |#define     P_MEMORY            4
                            25154 ; 61   |
                            25155 ; 62   |#define     FAT12               0 
                            25156 ; 63   |#define     FAT16               1   
                            25157 ; 64   |#define     FAT32               2 
                            25158 ; 65   |
                            25159 ; 66   |
                            25160 ; 67   |#define FAT12EOF            0x0FFF
                            25161 ; 68   |#define FAT16EOF            0xFFFF
                            25162 ; 69   |#define FAT32EOF            0x0FFFFFFF
                            25163 ; 70   |
                            25164 ; 71   |
                            25165 ; 72   |
                            25166 ; 73   |#define FAT12FREECX         0x000
                            25167 ; 74   |#define FAT16FREECX         0x0000
                            25168 ; 75   |#define FAT32FREECX         0x00000000
                            25169 ; 76   |
                            25170 ; 77   |
                            25171 ; 78   |#define  DBCS               1
                            25172 ; 79   |#define  UNICODE            2
                            25173 ; 80   |
                            25174 ; 81   |
                            25175 ; 82   |#define     CREATION_DATE       1
                            25176 ; 83   |#define     CREATION_TIME       2
                            25177 ; 84   |#define     MODIFICATION_DATE   3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 417

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25178 ; 85   |#define     MODIFICATION_TIME   4
                            25179 ; 86   |
                            25180 ; 87   |
                            25181 ; 88   |#define     READ_ONLY      0X01
                            25182 ; 89   |#define     HIDDEN         0X02
                            25183 ; 90   |#define     SYSTEM         0X04
                            25184 ; 91   |#define     VOLUME_ID      0X08
                            25185 ; 92   |#define     DIRECTORY      0X10
                            25186 ; 93   |#define     ARCHIVE        0X20
                            25187 ; 94   |
                            25188 ; 95   |#define READCOUNTER         105
                            25189 ; 96   |#define WRITECOUNTER        100
                            25190 ; 97   |#define FLUSHCOUNTER        200
                            25191 ; 98   |
                            25192 ; 99   |
                            25193 ; 100  |#define DEFAULT_MEMORY      Y_MEMORY
                            25194 ; 101  |
                            25195 ; 102  |#define  CWD_HANDLE           0
                            25196 ; 103  |#define  DIRECTORY_HANDLE     1
                            25197 ; 104  |#define  FIRST_VALID_HANDLE   2
                            25198 ; 105  |#define  END_OF_DIR_PATH      3
                            25199 ; 106  |
                            25200 ; 107  |//Constants for Sector read and write (Normal and FAT 
                            25201 ; 108  |#define         NORMALTYPE              0
                            25202 ; 109  |#define         FATTYPE                 1
                            25203 ; 110  |#define     RAWTYPE         2
                            25204 ; 111  |
                            25205 ; 112  |#define  SHORTNAMERES_CH      6
                            25206 ; 113  |#define  LONGNAMERES_CH       9
                            25207 ; 114  |#define  MAXFILENAME_CH       260
                            25208 ; 115  |
                            25209 ; 116  |#define VOLUME_TYPE          0
                            25210 ; 117  |#define DIR_TYPE             1
                            25211 ; 118  |#define FILE_TYPE            2
                            25212 ; 119  |                                           
                            25213 ; 120  |#define WRITE_TYPE_RANDOM               0
                            25214 ; 121  |#define WRITE_TYPE_SEQ_FIRST    1
                            25215 ; 122  |#define WRITE_TYPE_SEQ_NEXT             2
                            25216 ; 123  |#define WRITE_TYPE_NOREADBACK   3
                            25217 ; 124  |                  
                            25218 ; 125  |
                            25219 ; 126  |#define     HANDLEENTRYSIZE         19
                            25220 ; 127  |
                            25221 ; 128  |// DEVICERECORDSIZE is now only defined in cachedef.h so deleted from here in first 3.1 pr
                                  elim 
                            25222 ; 129  |
                            25223 ; 130  |#define     CACHEDESCRSIZE          8
                            25224 ; 131  |#define     CACHEBUFSIZE            705
                            25225 ; 132  |
                            25226 ; 133  |#define     UCS2s                     0
                            25227 ; 134  |#define     UCS3s                     1
                            25228 ; 135  |
                            25229 ; 136  |#define     FAT32FSIFREECOUNTSIZE       4
                            25230 ; 137  |
                            25231 ; 138  |#endif // _FS_TYPE_H_
                            25232 ; 139  |
                            25233 
                            25235 
                            25236 ; 3    |
                            25237 ; 4    |typedef struct {
                            25238 ; 5    |        INT CacheValid;
                            25239 ; 6    |    INT DeviceNum;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 418

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25240 ; 7    |        LONG SectorNumber;
                            25241 ; 8    |        INT WriteAttribute;
                            25242 ; 9    |        INT Mode;
                            25243 ; 10   |        INT CacheCounter;
                            25244 ; 11   |        INT _X *CacheMem;
                            25245 ; 12   |} tCACHEDESCR;
                            25246 ; 13   |
                            25247 
                            25249 
                            25250 ; 4    |//#include "dirrecord.h"
                            25251 ; 5    |
                            25252 ; 6    |extern INT maxhandles;
                            25253 ; 7    |extern INT maxdevices;
                            25254 ; 8    |extern INT maxcaches;
                            25255 ; 9    |extern INT device[];
                            25256 ; 10   |extern INT gCurrentRecord;
                            25257 
                            25273 
                            25274 ; 11   |extern HANDLETABLE *Handle;
                            25275 
                            25299 
                            25300 ; 12   |extern FSMEDIA_TABLE *MediaTable;
                            25301 ; 13   |extern _packed char gCurrentWorkingdirectory[]; // use blank instead of 80 here. actually 
                                  256 multiple now
                            25302 
                            25314 
                            25315 ; 14   |extern tCACHEDESCR *CacheDesc;
                            25316 ; 15   |extern ss_FsCopyBuffer;
                            25317 ; 16   |
                            25318 ; 17   |//Non-reentrant
                            25319 ; 18   |
                            25320 ; 19   |        //      SGTL-HK 27-05-2005
                            25321 ; 20   |extern _reentrant INT CreateDirectory(INT HandleNumber,_packed char *Buffer,INT length,INT
                                   index,INT stringtype);
                            25322 ; 21   |
                            25323 ; 22   |extern _reentrant LONG Ftell(INT HandleNumber);//Non _reentrant 
                            25324 ; 23   |extern _reentrant INT Fcreate(INT HandleNumber,_packed char *FileName,INT stringtype,INT l
                                  ength,INT index);
                            25325 ; 24   |extern _reentrant LONG GetFileSize(INT HandleNumber);
                            25326 ; 25   |extern _reentrant INT UpdateFileSize(INT HandleNumber,INT flag);
                            25327 ; 26   |extern _reentrant INT GetNewcluster(INT Handlenumber);
                            25328 ; 27   |extern _reentrant INT IsHandleWriteAllocated(INT HandleNumber);
                            25329 ; 28   |extern _reentrant INT Searchfreehandleallocate(void);
                            25330 ; 29   |extern _reentrant LONG FirstfreeAndallocate(INT DeviceNum);
                            25331 ; 30   |extern _reentrant LONG FindnextFreecurrentcluster(INT DeviceNum,LONG clusterno);
                            25332 ; 31   |extern _reentrant INT _X *FirstfreeAndallocateFAT32(INT DeviceNum,LONG FATsectrono,INT FAT
                                  offset ,INT _X *buf, LONG *ClusterNo);
                            25333 ; 32   |extern _reentrant INT  WriteFATentry(INT DeviceNum,LONG FATsector,INT FATNtryoffset,LONG c
                                  lusterno,LONG writentry);
                            25334 ; 33   |extern _reentrant INT WriteSector(INT deviceNumber, LONG sectorNumber, INT Offset, INT *So
                                  urcebuffer,INT SourceOffset,INT size,INT Source_Memory, INT SectorType,INT Modulo);
                            25335 ; 34   |extern _reentrant INT FlushSector(INT deviceNumber, LONG sectorNumber,INT SectorType);
                            25336 ; 35   |#ifdef k_opt_dynamic_cache
                            25337 ; 36   |extern _reentrant INT _X *ReadSector(INT DeviceNum, LONG sectorNum,INT SectorType);
                            25338 ; 37   |#else
                            25339 ; 38   |extern INT _X *ReadSector(INT DeviceNum, LONG sectorNum,INT SectorType);
                            25340 ; 39   |#endif
                            25341 ; 40   |extern _reentrant INT EraseSector(INT deviceNumber, LONG sectorNumber);
                            25342 ; 41   |
                            25343 ; 42   |
                            25344 ; 43   |//extern INT filesetattrib(INT HandleNumber,INT dirattribute); TOVERIFY2. 3.05 commented t
                                  his ln out. 2.600 had is present.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 419

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25345 ; 44   |//extern INT filesetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *dirdate,DIR
                                  _TIME *dirtime);
                            25346 ; 45   |//Reentrant
                            25347 ; 46   |//extern INT ReleaseBuffer(INT deviceNumber, LONG sectorNumber);
                            25348 ; 47   |extern _reentrant LONG Firstsectorofcluster(INT DeviceNum,LONG clusterno);
                            25349 ; 48   |extern _reentrant LONG ReadFATentry(INT Devicenum,LONG FATsector,INT FATNtryoffset,LONG cl
                                  usterno);
                            25350 ; 49   |extern _reentrant INT _X *ReadFAT12Entry(INT DeviceNum,INT *FATsectorNo,INT FATntryoffset,
                                  LONG clusterNum,INT _X *buf,INT *FATentry);
                            25351 ; 50   |extern INT  FSInit(INT _X *bufx, INT _Y *bufy, INT maxdevices, INT maxhandles, INT maxcach
                                  es);
                            25352 ; 51   |
                            25353 ; 52   |extern RETCODE _reentrant MediaInit(WORD wLogMediaNumber);
                            25354 ; 53   |extern _reentrant INT Handleactive(INT HandleNumber);
                            25355 ; 54   |extern INT DriveLetter[];
                            25356 ; 55   |extern _reentrant LONG Findnextcluster(INT DeviceNum,LONG clusterno);
                            25357 ; 56   |
                            25358 ; 57   |extern _reentrant INT UpdateHandleOffsets(INT HandleNumber);
                            25359 ; 58   |extern _reentrant INT FindNextSector(INT Device,INT HandleNumber);
                            25360 ; 59   |extern _reentrant INT Updatehandlemode(INT HandleNumber,INT Mode);
                            25361 ; 60   |
                            25362 ; 61   |extern _reentrant LONG Feof(INT HandleNumber);
                            25363 ; 62   |extern _reentrant INT *Fputs(INT HandleNumber,INT *Buffer);
                            25364 ; 63   |extern _reentrant LONG Fread(INT HandleNumber,INT *Buffer,LONG NumBytesToRead,INT Source_M
                                  emory, INT modulo);
                            25365 ; 64   |extern  _reentrant INT Fgetc(INT HandleNumber);
                            25366 ; 65   |extern _reentrant INT Fputc(INT HandleNumber,INT ByteToWrite);
                            25367 ; 66   |extern _reentrant INT Stringlength(INT *Buffer);
                            25368 ; 67   |extern _reentrant LONG ReadDirectoryRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                                  
                            25369 ; 68   |extern _reentrant INT Fseek(INT HandleNumber,LONG NumBytesToSeek,INT SeekPosition);
                            25370 ; 69   |extern _reentrant INT CreateDirRecord(_packed char *Buffer,INT HandleNumber,LONG ClusterNu
                                  mber,INT DirAttr,INT stringtype,INT length,INT index,INT *unicodebuffer);
                            25371 ; 70   |extern _reentrant INT FindfreeRecord(INT Handlenumber,INT count);
                            25372 ; 71   |extern _reentrant LONG Firstrootdirsector(INT DeviceNum);
                            25373 ; 72   |//extern _reentrant INT Searchfreerecord(INT DeviceNum ,LONG sectorNum);
                            25374 ; 73   |
                            25375 ; 74   |extern _reentrant INT  Readdevicerecord(INT DeviceNum);
                            25376 ; 75   |extern INT MediaRead(INT deviceNumber, LONG sectorNumber,int _X *readbuf,INT SectorType);
                            25377 ; 76   |extern INT MediaWrite(INT deviceNumber,LONG sectorNumber, int _X *readbuf,INT SectorType);
                                  
                            25378 ; 77   |extern _reentrant INT Shortdirmatch(INT HandleNumber,INT RecordNo,_packed char *shortname,
                                  _packed char *file,INT *buf,INT Flag,INT lenght,INT index,INT *Buffer);
                            25379 ; 78   |extern _reentrant INT UpdateHandle(INT HandleNumber,LONG clusterno);
                            25380 ; 79   |extern _reentrant void Uppercase(_packed char *file); 
                            25381 ; 80   |extern _reentrant void ArrangeFileName(INT *Buffer,INT *ShortFileName);
                            25382 ; 81   |extern _reentrant INT ClearCluster(INT HandleNumber);
                            25383 ; 82   |
                            25384 ; 83   |extern _reentrant INT Fopen(_packed char *filepath,_packed char *mode);
                            25385 ; 84   |extern _reentrant LONG FATsectorno(INT DeviceNum,LONG clusterno,INT *FATNtryoffset);
                            25386 ; 85   |
                            25387 ; 86   |extern _reentrant LONG Fwrite(INT HandleNumber,INT  *Buffer,LONG NumBytesToWrite,INT Sourc
                                  e_Memory,INT modulo);
                            25388 ; 87   |
                            25389 ; 88   |extern _reentrant INT ExtractPath(_packed char *filepath,INT *index);
                            25390 ; 89   |extern _reentrant INT ExtractPathW(_packed char *filepath,INT *index);
                            25391 ; 90   |extern _reentrant INT SetHandleforsearch(INT HandleNumber,_packed char *filepath,INT strin
                                  gtype,INT *index);
                            25392 ; 91   |extern _reentrant INT Changepath(INT HandleNumber,_packed char *filepath,INT stringtype,IN
                                  T startposition,INT index,INT RecordNumber);
                            25393 ; 92   |extern _reentrant INT Longdirmatch(INT HandleNumber,INT RecordNo,_packed char *file,INT le
                                  ngth,INT index,INT stringtype);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 420

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25394 ; 93   |extern _reentrant INT Getname(_packed char *filepath, INT currentPosition);
                            25395 ; 94   |extern _reentrant INT Strlength(_packed char *filepath);
                            25396 ; 95   |extern _reentrant INT StrlengthW(_packed char *filepath);                        
                            25397 ; 96   |extern _reentrant INT MatchdirRecordW(INT HandleNumber,INT RecordNo,_packed char *file,INT
                                   *buf,INT length,INT index);
                            25398 ; 97   |extern _reentrant INT MatchdirRecord(INT HandleNumber,INT RecordNo,_packed char *file,INT 
                                  *buf,INT Flag,INT lenght,INT index,INT *Buffer);
                            25399 ; 98   |extern _reentrant LONG Searchdirectory(INT HandleNumber,_packed char *file,INT stringtype,
                                  INT Flag,INT lenght,INT index,INT *Buffer,BOOL *Ptr); // sdk3.05 ver at left; ,BOOL bInputIsSFN,BO
                                  OL *Ptr); extra end param in 2.600 ver. TOVERIFY2
                            25400 ; 99   |extern _reentrant INT GetnameW(_packed char *filepath,INT currentPosition);
                            25401 ; 100  |extern _reentrant INT Extractfilename(_packed char *filepath,INT length, INT *index);
                            25402 ; 101  |extern _reentrant INT Changecase(INT wordno);
                            25403 ; 102  |extern _reentrant INT ReadRootdirRecord(INT HandleNumber,INT RecordNumber,INT *Buffer);
                            25404 ; 103  |extern _reentrant LONG Totalfreecluster(INT DeviceNum);
                            25405 ; 104  |
                            25406 ; 105  |extern INT maxhandles;
                            25407 ; 106  |extern INT maxdevices;
                            25408 ; 107  |
                            25409 ; 108  |extern _reentrant INT Isfileopen(INT HandleNumber);
                            25410 ; 109  |extern _reentrant INT Freehandle(INT HandleNumber);
                            25411 ; 110  |extern _reentrant INT DeleteRecord(INT HandleNumber, INT RecordNo);
                            25412 ; 111  |extern _reentrant INT Isdirectoryempty( INT Handlenumber);
                            25413 ; 112  |extern _reentrant INT Strcpy(_packed char *filepath, _packed char *file_path1,INT length, 
                                  INT index);
                            25414 ; 113  |extern _reentrant INT Strcpyw(_packed char *filepath, _packed char *file_path1,INT length,
                                   INT index);
                            25415 ; 114  |extern _reentrant void Setfilename(_packed char *buf, _packed char *buffer_1);
                            25416 ; 115  |extern _reentrant INT Chdir(_packed char *filepath);
                            25417 ; 116  |extern _reentrant INT Rmdir(_packed char *filepath);
                            25418 ; 117  |extern _reentrant INT Rmdirw(_packed char *filepath);
                            25419 ; 118  |
                            25420 ; 119  |extern _reentrant INT Mkdir(_packed char *filepath);
                            25421 ; 120  |
                            25422 ; 121  |        //      SGTL-HK 27-05-2005
                            25423 ; 122  |extern _reentrant INT Mkdirw(UCS3 *filepath);
                            25424 ; 123  |
                            25425 ; 124  |extern _reentrant INT Setcwd(_packed char *filepath, _packed char *gCworkingDir,INT index,
                                  INT length);
                            25426 ; 125  |extern _reentrant INT DeleteContent(INT HandleNumber, INT flag);
                            25427 ; 126  |
                            25428 ; 127  |extern _reentrant _packed char *Getcwd(void);
                            25429 ; 128  |
                            25430 ; 129  |extern _reentrant _packed char *Fgets(INT HandleNumber,INT NumBytes,_packed char *Buffer);
                                  
                            25431 ; 130  |extern _reentrant INT Fopenw(INT  *filepath,_packed char *mode);
                            25432 ; 131  |extern _reentrant INT SetcurrentPos(INT HandleNumber,INT RecordNumber);
                            25433 ; 132  |extern _reentrant INT Fremove(_packed char *filepath);
                            25434 ; 133  |extern _reentrant INT Fremovew(_packed char *filepath);
                            25435 ; 134  |
                            25436 ; 135  |extern  _reentrant  INT ChangeToRootdirectory(INT HandleNumber);
                            25437 ; 136  |                                                  
                            25438 ; 137  |extern _reentrant void DBCSToUnicode(_packed unsigned char *pDBCS, WORD *pUnicode,INT iLen
                                  gth);
                            25439 ; 138  |extern _reentrant LONG TotalfreeclusterFAT16(INT DeviceNum);
                            25440 ; 139  |extern _reentrant Ferror(INT HandleNumber);
                            25441 ; 140  |extern _reentrant INT Fclose(INT HandleNumber);
                            25442 ; 141  |extern _reentrant Fflush(INT HandleNumber);
                            25443 ; 142  |extern _reentrant INT FastOpen(LONG Key,_packed char *mode);
                            25444 ; 143  |//extern _reentrant INT filegetdate(INT HandleNumber,INT crt_mod_date_time_para,DIR_DATE *
                                  dirdate,DIR_TIME *dirtime);
                            25445 ; 144  |extern _reentrant INT filegetattrib(_packed char *FilePath);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 421

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25446 ; 145  |extern _reentrant INT FileSystemPresent(INT DeviceNum);
                            25447 ; 146  |extern _reentrant INT CheckspaceinRootdir(INT Handlenumber,INT count);
                            25448 ; 147  |extern _reentrant LONG FgetFastHandle(INT HandleNumber);
                            25449 ; 148  |
                            25450 ; 149  |extern  _reentrant void Setshortfilename(INT HandleNumber,INT *Buffer,_packed char *shortf
                                  ilename);
                            25451 ; 150  |extern _reentrant INT ArrangeLongFileName(INT HandleNumber,_packed char *filename,INT coun
                                  t,INT chksum);
                            25452 ; 151  |extern  _reentrant INT IsShortNameValid(_packed char *Buffer,INT length,INT index);
                            25453 ; 152  |
                            25454 ; 153  |extern _reentrant INT ChkSum(_packed char *filename);
                            25455 ; 154  |extern INT Short_NameRes_Ch[];  // sdk3.05 moved these from explicit _X to default Y mem s
                                  pace. TOVERIFY2 ensure that references don't refer to _X now.
                            25456 ; 155  |extern INT Long_NameRes_Ch[];   // "
                            25457 ; 156  |extern _reentrant void UnicodeToOEM(_packed char *file,_packed char *shortname,INT length,
                                  INT index);
                            25458 ; 157  |
                            25459 ; 158  |extern _reentrant INT getcontentcode(INT Type,_packed char *filepath,INT OUTcode);
                            25460 ; 159  |
                            25461 ; 160  |extern _reentrant INT Checkcode(_packed char *buf,INT Count);
                            25462 ; 161  |extern _reentrant INT CreateShortDirRecord(INT *filename,INT HandleNumber,LONG ClusterNumb
                                  er,INT DirAttr);
                            25463 ; 162  |extern _reentrant INT CheckVolumeCode(INT HandleNumber);
                            25464 ; 163  |extern _reentrant INT Convert_itoa(INT Number,_packed char *string);
                            25465 ; 164  |extern _reentrant INT GetChar(_packed char *Buffer,INT *offset);
                            25466 ; 165  |extern _reentrant void PutChar(_packed char *Buffer,INT *offset,INT Char);
                            25467 ; 166  |extern _reentrant void DBCStoTwoByteString(_packed char *filename,INT *string,INT length,I
                                  NT index);
                            25468 ; 167  |extern _reentrant INT DiscardTrailigPeriods(_packed char *Buffer,INT length,INT index,INT 
                                  flag);
                            25469 ; 168  |extern _reentrant void GetDBCSstring(_packed char *filename,INT *string);
                            25470 ; 169  |extern _reentrant INT  DiscardTrailigPeriodsw(_packed char *Buffer,INT length,INT index);
                            25471 ; 170  |extern _reentrant  INT Extractfilenamew(_packed char *filepath, INT *index);
                            25472 ; 171  |extern _reentrant INT IsCurrWorkDir(INT HandleNumber);
                            25473 ; 172  |extern INT _reentrant ConstructLongFileName(INT HandleNumber, INT RecordNumber, INT *LFNBu
                                  ffer);
                            25474 ; 173  |extern _reentrant INT GetUnicodeWord(INT *Buffer,INT LFNOffset);
                            25475 ; 174  |extern _reentrant INT GetShortfilename(LONG Key,INT *Buffer);
                            25476 ; 175  |extern _reentrant LONG GetRootdirkey(INT DeviceNumber);
                            25477 ; 176  |extern _reentrant INT strcpyUCS3_2(INT *filepath_UCS3,INT *filepath_UCS2, INT index, INT l
                                  ength);
                            25478 ; 177  |extern _reentrant INT StrlengthUCS3(_packed char *filepath);
                            25479 ; 178  |extern _reentrant INT  DiscardTrailigPeriodsUCS3(_packed char *Buffer,INT length,INT index
                                  );
                            25480 ; 179  |extern  INT _reentrant  GetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            25481 ; 180  |extern _reentrant INT SetVolumeLabel(_packed char *Buffer,INT DeviceNum);
                            25482 ; 181  |
                            25483 ; 182  |extern _reentrant void UpdateFSInfo (void); // sdk2.600 had this line but sdk3.05 did not.
                                   New func from TH.
                            25484 
                            25486 
                            25487 ; 30   |
                            25488 ; 31   |
                            25489 ; 32   |#if (defined USE_PLAYLIST2) || (defined USE_PLAYLIST5)
                            25490 ; 33   |#define MAX_NUM_OF_VOICE (1000)
                            25491 ; 34   |#endif
                            25492 ; 35   |
                            25493 ; 36   |extern int* pHighestNumber;
                            25494 ; 37   |extern int g_iHighestVoiceNumber;
                            25495 ; 38   |extern int g_iHighestFMNumber;
                            25496 ; 39   |extern int g_iHighestLineNumber;
                            25497 ; 40   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 422

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25498 ; 41   |int g_iCurrentVoiceFile=0;
                            25499 
                            25500 
Y:0000                      25501         org     y,".ydatasysrecord",init:
                            25502 Fg_iCurrentVoiceFile:
Y:0000 000000               25503         dc      $000000
                            25506 
                            25507 ; 42   |
                            25508 ; 43   |extern INT DriveLetter[];
                            25509 ; 44   |
                            25510 ; 45   |#ifndef DIGITS_IN_VOICE_FILENAME
                            25511 ; 46   |#define DIGITS_IN_VOICE_FILENAME   3
                            25512 ; 47   |#endif
                            25513 ; 48   |
                            25514 ; 49   |#if defined (TEST)
                            25515 ; 50   |extern BOOL g_bRecordTest;
                            25516 ; 51   |#endif
                            25517 ; 52   |
                            25518 ; 53   |//////////////////////////////////////////////////////
                            25519 ; 54   |//
                            25520 ; 55   |//>  Name:          RETCODE _reentrant Record_IsRecordFile(struct FileEntry *pEntry)
                            25521 ; 56   |//
                            25522 ; 57   |//   Type:          Function
                            25523 ; 58   |//
                            25524 ; 59   |//   Description:   used to simplify the code for building the current play queue
                            25525 ; 60   |//
                            25526 ; 61   |//   Inputs:        struct FileEntry *pEntry
                            25527 ; 62   |//
                            25528 ; 63   |//   Outputs:       TRUE or FALSE
                            25529 ; 64   |//
                            25530 ; 65   |//   Notes:         This function encapsulates the logic for finding recorded files so tha
                                  t
                            25531 ; 66   |//                  the developer could easily change the requirements for what is a recor
                                  d file or not.
                            25532 ; 67   |//
                            25533 ; 68   |//                  In this implementation:
                            25534 ; 69   |//                      a record file is a wav file that resides in the /voice/, /fm/, or 
                                  /line-in/ directory on either device
                            25535 ; 70   |//                      a non-voice file is any other playable file
                            25536 ; 71   |//                  Other possible implementations could be:
                            25537 ; 72   |//                      a voice file is any wav file
                            25538 ; 73   |//                      a music file is all others
                            25539 ; 74   |//                  This is (or was) cut and pasted from Playlist_IsVoiceFile();
                            25540 ; 75   |//<
                            25541 ; 76   |//////////////////////////////////////////////////////
                            25542 ; 77   |#ifdef USE_PLAYLIST1
                            25543 ; 78   |BOOL _reentrant Record_IsRecordFile(struct FileEntry *pEntry)
                            25544 ; 79   |{
                            25545 ; 80   |    BOOL rtn = FALSE;
                            25546 ; 81   |        WORD wSlash = DIRECTORY_SEPARATOR;
                            25547 ; 82   |
                            25548 ; 83   |    if(pEntry->m_iDecoder == RSRC_DEC_ADPCM_MOD_CODE)
                            25549 ; 84   |    {//make sure its a wave
                            25550 ; 85   |        if(pEntry->m_pContainer)
                            25551 ; 86   |        {//make sure it has a container (This will cull the '/' directory)
                            25552 ; 87   |            if(pEntry->m_pContainer->m_pContainer)
                            25553 ; 88   |            {//make sure the container has a container--this would be ensure any file is a
                                  t least one down
                            25554 ; 89   |                if(!pEntry->m_pContainer->m_pContainer->m_pContainer)
                            25555 ; 90   |                {//this ensures that this file is no more than one directory level deep
                            25556 ; 91   |                        // Build folder name with only the trailing slash.
                            25557 ; 92   |                        //initialize arrays and pointer for building path name
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 423

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25558 ; 93   |                    _packed BYTE szRecordFile[MAX_FOLDER_SIZE];
                            25559 ; 94   |                                        _packed BYTE FolderName[MAX_FOLDER_SIZE];
                            25560 ; 95   |                                        _packed BYTE* pRecFile;
                            25561 ; 96   |
                            25562 ; 97   |                                        pRecFile = szRecordFile;        //set pointer equa
                                  l to the 0 element
                            25563 ; 98   |                                        pRecFile[0] = 0;                        //Start wi
                                  th 0, needed to build string
                            25564 ; 99   |                                        #if defined (TEST)
                            25565 ; 100  |                                        if ( g_bRecordTest == TRUE )
                            25566 ; 101  |                                        {
                            25567 ; 102  |                                                ((WORD*)FolderName)[0]=REC_TEST_0;    //wo
                                  rd 0 (3 chars)
                            25568 ; 103  |                                                ((WORD*)FolderName)[1]=REC_TEST_1;        
                                  //word 1
                            25569 ; 104  |                                        }
                            25570 ; 105  |                                        else
                            25571 ; 106  |                                        {
                            25572 ; 107  |                                        #endif
                            25573 ; 108  |                                                switch(g_ADCsource)
                            25574 ; 109  |                                                {
                            25575 ; 110  |                                                case SOURCE_FM:
                            25576 ; 111  |                                                        ((WORD*)FolderName)[0]=FMDIR_0;   
                                   //word 0 (3 chars)
                            25577 ; 112  |                                                        break;
                            25578 ; 113  |
                            25579 ; 114  |                                                        case SOURCE_LINEIN:
                            25580 ; 115  |                                                        ((WORD*)FolderName)[0]=LINE1DIR_0;
                                      //word 0 (3 chars)
                            25581 ; 116  |                                                        ((WORD*)FolderName)[1]=LINE1DIR_1;
                                            //word 1
                            25582 ; 117  |                                                        ((WORD*)FolderName)[2]=LINE1DIR_2;
                                            //word 2
                            25583 ; 118  |                                                        break;
                            25584 ; 119  |
                            25585 ; 120  |                                                //default to voice directory or SOURCE_MIC
                                  
                            25586 ; 121  |                                                        default:
                            25587 ; 122  |                                                        ((WORD*)FolderName)[0]=VOICEDIR_0;
                                            //word 0 (3 chars)
                            25588 ; 123  |                                                        ((WORD*)FolderName)[1]=VOICEDIR_1;
                                            //word 1
                            25589 ; 124  |                                                        break;
                            25590 ; 125  |                                                }
                            25591 ; 126  |                                        #if defined (TEST)
                            25592 ; 127  |                                        }
                            25593 ; 128  |                                        #endif
                            25594 ; 129  |                                        packed_strcat(pRecFile,(_packed BYTE*)(FolderName)
                                  );//add the directory name
                            25595 ; 130  |                                        packed_strcat(pRecFile,(_packed BYTE*)(&wSlash)); 
                                  //add end slash
                            25596 ; 131  |
                            25597 ; 132  |                    if(!packed_strcmp(pEntry->m_pContainer->m_pszFilename,szRecordFile))
                            25598 ; 133  |                    {//make sure its parent is the correct record directory
                            25599 ; 134  |                        rtn = TRUE;
                            25600 ; 135  |                    }
                            25601 ; 136  |                }
                            25602 ; 137  |            }
                            25603 ; 138  |        }
                            25604 ; 139  |    }
                            25605 ; 140  |
                            25606 ; 141  |    return rtn;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 424

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25607 ; 142  |}
                            25608 ; 143  |#else
                            25609 ; 144  |#if (defined USE_PLAYLIST2) || (defined USE_PLAYLIST3)
                            25610 ; 145  |BOOL _reentrant Record_IsRecordFile(_packed BYTE *pFilename){
                            25611 
P:0000                      25612         org     p,".ptextsysrecord":
                            25617 FRecord_IsRecordFile:
P:0000 055F7C         2    225618         movec   ssh,y:(r7)+
P:0001 3F0400         2    425621         move    #4,n7
P:0002 000000         2    625622         nop
P:0003 204F00         2    825623         move    (r7)+n7
                            25632 
                            25633 ; 146  |        //we do not need to check the path since we only check files in the record paths v
                                  ia GetHighestRecordNumber
                            25634 ; 147  |        WORD wFileExtension;
                            25635 ; 148  |        WORD wStrLen;
                            25636 ; 149  |        int i;
                            25637 
P:0004 77F400 FFFFFD  3   1125639         move    #-3,n7
P:0006 000000         2   1325640         nop
P:0007 686F00         4   1725641         move    r0,y:(r7+n7)
                            25646 
                            25647 ; 150  |
                            25648 ; 151  |        wStrLen= packed_strlen(pFilename);
                            25649 
P:0008 0BF080 rrrrrr  6   2325651         jsr     packed_strlen
                            25655 
                            25656 ; 152  |    if(wStrLen>(MAX_FILENAME_LENGTH-1))
                            25657 
P:000A 46F400 0000FF  3   2625659         move    #>$FF,y0
P:000C 200055         2   2825660         cmp     y0,a
                            25661 
                            25662 ; 153  |      return 0;
                            25663 
P:000D 0AF0A7 rrrrrr  6   3425665         jgt     L22
                            25666 
                            25667 ; 154  |
                            25668 ; 155  |    while(wStrLen--)
                            25669 
P:000F 0AF080 rrrrrr  6   4025671         jmp     L20
                            25672 
                            25673 ; 156  |    {
                            25674 ; 157  |        wFileExtension = packed_get(pFilename,wStrLen);
                            25675 
P:0011 77F400 FFFFFE  3   4325677 L19:    move    #-2,n7
P:0013 000000         2   4525678         nop
P:0014 5C6F00         4   4925679         move    a1,y:(r7+n7)
P:0015 77F400 FFFFFD  3   5225682         move    #-3,n7
P:0017 000000         2   5425683         nop
P:0018 68EF00         4   5825684         move    y:(r7+n7),r0
P:0019 218E00         2   6025687         move    a1,a
P:001A 0BF080 rrrrrr  6   6625688         jsr     packed_get
P:001C 77F400 FFFFFC  3   6925691         move    #-4,n7
P:001E 000000         2   7125692         nop
P:001F 5C6F00         4   7525693         move    a1,y:(r7+n7)
                            25694 
                            25695 ; 158  |        if(wFileExtension=='.')
                            25696 
P:0020 218F00         2   7725698         move    a1,b
P:0021 44F400 00002E  3   8025699         move    #>46,x0
P:0023 2B0000         2   8225700         move    #0,b2
P:0024 20004D         2   8425701         cmp     x0,b
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 425

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0025 77F400 FFFFFE  3   8725702         move    #-2,n7
P:0027 000000         2   8925703         nop
P:0028 5EEF00         4   9325704         move    y:(r7+n7),a
P:0029 0AF0AA rrrrrr  6   9925707         jeq     L21
P:002B 218F00         2  10125709 L20:    move    a1,b
P:002C 46F400 000001  3  10425712         move    #>1,y0
P:002E 200054         2  10625713         sub     y0,a
P:002F 2B0000         2  10825716         move    #0,b2
P:0030 20000B         2  11025717         tst     b
P:0031 0AF0A2 rrrrrr  6  11625718         jne     L19
                            25719 
                            25720 ; 159  |                break;
                            25721 ; 160  |    }
                            25722 ; 161  |
                            25723 ; 162  |        //if the '.' could not be found return an error; else fill up wFileExtension
                            25724 ; 163  |        if(!wStrLen)
                            25725 
P:0033 2A0000         2  11825727 L21:    move    #0,a2
P:0034 200003         2  12025728         tst     a
P:0035 0AF0A2 rrrrrr  6  12625729         jne     L23
                            25730 
                            25731 ; 164  |                return 0;
                            25732 
P:0037 200013         2  12825734 L22:    clr     a   
P:0038 0AF080 rrrrrr  6  13425736         jmp     L25
                            25737 
                            25738 ; 165  |        else
                            25739 ; 166  |        {
                            25740 ; 167  |                //Pack 1st 3 characters after '.' for the extension
                            25741 ; 168  |        for(i=0;i<3;i++)
                            25742 
                            25744 L23:
P:003A 240000         2  13625746         move    #0,x0
P:003B 045FA0         2  13825748 L24:    movec   m0,n7
P:003C 000000         2  14025749         nop
P:003D 4C6F00         4  14425750         move    x0,y:(r7+n7)
                            25753 
                            25754 ; 169  |        {
                            25755 ; 170  |                packed_set((void*)&wFileExtension,i,packed_get(pFilename,++wStrLen));
                            25756 
P:003E 46F400 000001  3  14725758         move    #>1,y0
P:0040 200050         2  14925759         add     y0,a
P:0041 77F400 FFFFFE  3  15225760         move    #-2,n7
P:0043 000000         2  15425761         nop
P:0044 5C6F00         4  15825762         move    a1,y:(r7+n7)
P:0045 77F400 FFFFFD  3  16125765         move    #-3,n7
P:0047 000000         2  16325766         nop
P:0048 68EF00         4  16725767         move    y:(r7+n7),r0
P:0049 218E00         2  16925770         move    a1,a
P:004A 0BF080 rrrrrr  6  17525771         jsr     packed_get
P:004C 218F00         2  17725774         move    a1,b
P:004D 77F400 FFFFFC  3  18025775         move    #-4,n7
P:004F 000000         2  18225776         nop
P:0050 044F16         4  18625777         lua     (r7)+n7,r6
P:0051 22D000         2  18825778         move    r6,r0
P:0052 045FA0         2  19025779         movec   m0,n7
P:0053 000000         2  19225780         nop
P:0054 5EEF00         4  19625781         move    y:(r7+n7),a
P:0055 0BF080 rrrrrr  6  20225784         jsr     packed_set
P:0057 045FA0         2  20425788         movec   m0,n7
P:0058 000000         2  20625789         nop
P:0059 5EEF00         4  21025790         move    y:(r7+n7),a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 426

M:ADDR CODE           CYCLES LINE SOURCELINE
P:005A 47F400 000001  3  21325791         move    #>1,y1
P:005C 200070         2  21525792         add     y1,a
P:005D 218400         2  21725795         move    a1,x0
P:005E 56F400 000003  3  22025798         move    #>3,a
P:0060 200049         2  22225799         tfr     x0,b
P:0061 20000D         2  22425800         cmp     a,b
P:0062 77F400 FFFFFE  3  22725801         move    #-2,n7
P:0064 000000         2  22925802         nop
P:0065 5EEF00         4  23325803         move    y:(r7+n7),a
P:0066 0AF0A9 rrrrrr  6  23925806         jlt     L24
                            25807 
                            25808 ; 171  |        }
                            25809 ; 172  |        }
                            25810 ; 173  |
                            25811 ; 174  |        return (wFileExtension == WAV_FILE_EXT ? 1 : 0);
                            25812 
P:0068 77F400 FFFFFC  3  24225814         move    #-4,n7
P:006A 000000         2  24425815         nop
P:006B 5FEF00         4  24825816         move    y:(r7+n7),b
P:006C 44F400 564157  3  25125817         move    #5652823,x0
P:006E 2B0000         2  25325818         move    #0,b2
P:006F 20004D         2  25525819         cmp     x0,b
P:0070 2E0000         2  25725821         move    #0,a
P:0071 02A070         2  25925822         teq     y1,a
                            25824 
                            25825 ; 175  |}
                            25826 
P:0072 77F400 FFFFFB  3  26225828 L25:    move    #-5,n7
P:0074 000000         2  26425829         nop
P:0075 05EF7C         4  26825830         movec   y:(r7+n7),ssh
P:0076 204F00         2  27025832         move    (r7)+n7
P:0077 00000C         4  27425834         rts
                            25837 
                            25838 ; 176  |#endif
                            25839 ; 177  |#endif
                            25840 ; 178  |
                            25841 ; 179  |_reentrant WORD GetRecordNumber(_packed BYTE *pFilename)
                            25842 ; 180  |{
                            25843 
                            25848 FGetRecordNumber:
P:0078 055F7C         2  27625849         movec   ssh,y:(r7)+
P:0079 3F0400         2  27825852         move    #4,n7
P:007A 000000         2  28025853         nop
P:007B 204F00         2  28225854         move    (r7)+n7
                            25862 
                            25863 ; 181  |    WORD wVoiceNumber;
                            25864 ; 182  |    WORD wIterator=0;
                            25865 
P:007C 77F400 FFFFFC  3  28525867         move    #-4,n7
P:007E 000000         2  28725868         nop
P:007F 686F00         4  29125869         move    r0,y:(r7+n7)
P:0080 240000         2  29325872         move    #0,x0
P:0081 77F400 FFFFFD  3  29625874         move    #-3,n7
P:0083 000000         2  29825875         nop
P:0084 4C6F00         4  30225876         move    x0,y:(r7+n7)
                            25881 
                            25882 ; 183  |    WORD wValue=0;
                            25883 
P:0085 200013         2  30425885         clr     a   
                            25891 
                            25892 ; 184  |    WORD wChar;
                            25893 ; 185  |    BOOL bStarted = FALSE;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 427

M:ADDR CODE           CYCLES LINE SOURCELINE
                            25894 
P:0086 250000         2  30625896         move    #0,x1
P:0087 045FA0         2  30825898         movec   m0,n7
P:0088 000000         2  31025899         nop
P:0089 4D6F00         4  31425900         move    x1,y:(r7+n7)
                            25903 
                            25904 ; 186  |
                            25905 ; 187  |    while((wChar= packed_get(pFilename,wIterator++)))
                            25906 
P:008A 47F400 000030  3  31725908         move    #>$30,y1
P:008C 44F400 000039  3  32025909         move    #>$39,x0
P:008E 46F400 00000A  3  32325910         move    #>10,y0
P:0090 0AF080 rrrrrr  6  32925911         jmp     L32
                            25912 
                            25913 ; 188  |    {
                            25914 ; 189  |        if(wChar >='0' && wChar <='9')
                            25915 
                            25917 L28:
P:0092 200069         2  33125919         tfr     x1,b
P:0093 2B0000         2  33325920         move    #0,b2
P:0094 20007D         2  33525921         cmp     y1,b
P:0095 0AF0A9 rrrrrr  6  34125922         jlt     L30
P:0097 20004D         2  34325923         cmp     x0,b
P:0098 20A900         2  34525924         move    x1,b0
P:0099 0AF0A7 rrrrrr  6  35125927         jgt     L30
                            25928 
                            25929 ; 190  |        {
                            25930 ; 191  |            bStarted = TRUE;
                            25931 
P:009B 45F400 000001  3  35425933         move    #>1,x1
P:009D 045FA0         2  35625936         movec   m0,n7
P:009E 000000         2  35825937         nop
P:009F 4D6F00         4  36225938         move    x1,y:(r7+n7)
                            25941 
                            25942 ; 192  |            wValue = (wValue * 10)+wChar-'0';
                            25943 
P:00A0 218500         2  36425945         move    a1,x1
P:00A1 20003A         2  36625946         asl     b
P:00A2 2000EA         2  36825947         mac     x1,y0,b
P:00A3 20002A         2  37025948         asr     b
P:00A4 212F00         2  37225952         move    b0,b
P:00A5 20007C         2  37425953         sub     y1,b
P:00A6 21AE00         2  37625954         move    b1,a
                            25957 
                            25958 ; 193  |        }
                            25959 
P:00A7 0AF080 rrrrrr  6  38225961         jmp     L32
                            25962 
                            25963 ; 194  |        else
                            25964 ; 195  |        {
                            25965 ; 196  |            if(bStarted)
                            25966 
P:00A9 045FA0         2  38425968 L30:    movec   m0,n7
P:00AA 000000         2  38625969         nop
P:00AB 5FEF00         4  39025970         move    y:(r7+n7),b
P:00AC 2B0000         2  39225971         move    #0,b2
P:00AD 20000B         2  39425972         tst     b
P:00AE 0AF0A2 rrrrrr  6  40025973         jne     L33
P:00B0 77F400 FFFFFE  3  40325975 L32:    move    #-2,n7
P:00B2 000000         2  40525976         nop
P:00B3 5C6F00         4  40925977         move    a1,y:(r7+n7)
P:00B4 77F400 FFFFFD  3  41225980         move    #-3,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 428

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00B6 000000         2  41425981         nop
P:00B7 4EEF00         4  41825982         move    y:(r7+n7),y0
P:00B8 200051         2  42025985         tfr     y0,a
P:00B9 57F400 000001  3  42325986         move    #>1,b
P:00BB 200010         2  42525987         add     b,a
P:00BC 218F00         2  42725990         move    a1,b
P:00BD 5D6F00         4  43125991         move    b1,y:(r7+n7)
P:00BE 200051         2  43325996         tfr     y0,a
P:00BF 77F400 FFFFFC  3  43625997         move    #-4,n7
P:00C1 000000         2  43825998         nop
P:00C2 68EF00         4  44225999         move    y:(r7+n7),r0
P:00C3 218E00         2  44426002         move    a1,a
P:00C4 0BF080 rrrrrr  6  45026003         jsr     packed_get
P:00C6 218F00         2  45226006         move    a1,b
P:00C7 21A500         2  45426007         move    b1,x1
P:00C8 200069         2  45626009         tfr     x1,b
P:00C9 2B0000         2  45826010         move    #0,b2
P:00CA 20000B         2  46026011         tst     b
P:00CB 77F400 FFFFFE  3  46326012         move    #-2,n7
P:00CD 000000         2  46526013         nop
P:00CE 5EEF00         4  46926014         move    y:(r7+n7),a
P:00CF 47F400 000030  3  47226017         move    #>$30,y1
P:00D1 44F400 000039  3  47526018         move    #>$39,x0
P:00D3 46F400 00000A  3  47826019         move    #>10,y0
P:00D5 0AF0A2 rrrrrr  6  48426020         jne     L28
                            26021 
                            26022 ; 197  |                break;
                            26023 ; 198  |        }
                            26024 ; 199  |    }
                            26025 
                            26027 L33:
                            26028 
                            26029 ; 200  |
                            26030 ; 201  |    return wValue;
                            26031 ; 202  |}
                            26032 
P:00D7 77F400 FFFFFB  3  48726034         move    #-5,n7
P:00D9 000000         2  48926035         nop
P:00DA 05EF7C         4  49326036         movec   y:(r7+n7),ssh
P:00DB 204F00         2  49526038         move    (r7)+n7
P:00DC 00000C         4  49926040         rts
                            26047 
                            26048 ; 203  |
                            26049 ; 204  |
                            26050 ; 205  |
                            26051 ; 206  |#ifdef USE_PLAYLIST1
                            26052 ; 207  |_reentrant WORD GetHighestRecordNumber(int iDevice)
                            26053 ; 208  |{
                            26054 ; 209  |
                            26055 ; 210  |    WORD wHighestNumber=0;
                            26056 ; 211  |    WORD wCurrentNumber;
                            26057 ; 212  |    WORD i;
                            26058 ; 213  |    for(i=0;i<PLAYLIST_MAX_FILES;i++)
                            26059 ; 214  |    {
                            26060 ; 215  |        if(g_FileEntryPool[i].m_iDecoder > FILE_ENTRY_DIR && g_FileEntryPool[i].m_iDevice=
                                  =iDevice)
                            26061 ; 216  |        {//0 is directory, -1 is unused
                            26062 ; 217  |            if(Record_IsRecordFile(&g_FileEntryPool[i]))
                            26063 ; 218  |            {
                            26064 ; 219  |                wCurrentNumber = GetRecordNumber(g_FileEntryPool[i].m_pszFilename);
                            26065 ; 220  |                if(wCurrentNumber > wHighestNumber)
                            26066 ; 221  |                    wHighestNumber = wCurrentNumber;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 429

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26067 ; 222  |            }
                            26068 ; 223  |        }
                            26069 ; 224  |    }
                            26070 ; 225  |    return wHighestNumber;
                            26071 ; 226  |}
                            26072 ; 227  |#else
                            26073 ; 228  |#if (defined USE_PLAYLIST2) || (defined USE_PLAYLIST3) || (defined USE_PLAYLIST5)
                            26074 ; 229  |_reentrant WORD GetHighestRecordNumber(int iDevice)
                            26075 ; 230  |{
                            26076 
                            26081 FGetHighestRecordNumber:
                            26084 
                            26085 ; 231  |#if 0   // USE_PLAYLIST2
                            26086 ; 232  |        WORD wHighestNumber=0;
                            26087 ; 233  |    WORD wCurrentNumber;
                            26088 ; 234  |        _packed BYTE EntryName[MAX_FOLDER_SIZE+3];      //size of this array will depend o
                                  n what is returned by getting name from Fast File Handle + size of "a:\"
                            26089 ; 235  |        INT j[3];
                            26090 ; 236  |        DirEntry _X* pRecordDirectory = 0;
                            26091 ; 237  |        FileEntry* pRecordFile = 0;
                            26092 ; 238  |        EntryName[0] = 0;       //make sure the string is empty
                            26093 ; 239  |
                            26094 ; 240  |        packed_strcpy(EntryName, (_packed BYTE*) &DriveLetter[iDevice]);        //get the 
                                  root into the string
                            26095 ; 241  |        j[0] = ROOT_SEPARATOR;
                            26096 ; 242  |        packed_strcat(EntryName, (_packed BYTE*) j);
                            26097 ; 243  |
                            26098 ; 244  |        #if defined (TEST)      //to keep the test functionality alive
                            26099 ; 245  |        if ( g_bRecordTest == TRUE )
                            26100 ; 246  |        {
                            26101 ; 247  |                j[0] = REC_TEST_0;    //word 0 (3 chars)
                            26102 ; 248  |                j[1] = REC_TEST_1;        //word 1
                            26103 ; 249  |        }
                            26104 ; 250  |        else
                            26105 ; 251  |        {
                            26106 ; 252  |        #endif
                            26107 ; 253  |                switch(g_ADCsource)
                            26108 ; 254  |                {
                            26109 ; 255  |                        case SOURCE_FM:
                            26110 ; 256  |                                j[0] = FMDIR_0;                 //word 0 (3 chars)
                            26111 ; 257  |                                break;
                            26112 ; 258  |
                            26113 ; 259  |                        case SOURCE_LINEIN:
                            26114 ; 260  |                                j[0] = LINE1DIR_0;      //word 0 (3 chars)
                            26115 ; 261  |                                j[1] = LINE1DIR_1;              //word 1
                            26116 ; 262  |                                j[2] = LINE1DIR_2;              //word 2
                            26117 ; 263  |                                break;
                            26118 ; 264  |
                            26119 ; 265  |                        //default to voice directory or SOURCE_MIC
                            26120 ; 266  |                        default:
                            26121 ; 267  |                        j[0] = VOICEDIR_0;                      //word 0 (3 chars)
                            26122 ; 268  |                        j[1] = VOICEDIR_1;                      //word 1
                            26123 ; 269  |                        break;
                            26124 ; 270  |                }
                            26125 ; 271  |        #if defined (TEST)
                            26126 ; 272  |        }
                            26127 ; 273  |        #endif
                            26128 ; 274  |
                            26129 ; 275  |        packed_strcat(EntryName, (_packed BYTE*) j);
                            26130 ; 276  |        j[0] = DIRECTORY_SEPARATOR;
                            26131 ; 277  |        packed_strcat(EntryName, (_packed BYTE*) j);
                            26132 ; 278  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 430

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26133 ; 279  |        pRecordDirectory = (DirEntry _X*) SysCallFunction(RSRC_PLAYLIST_CODEBANK, Playlist
                                  _LocateDirEntryFromName, 0, 0, (INT *) EntryName);
                            26134 ; 280  |        if(!pRecordDirectory){
                            26135 ; 281  |                return 0;
                            26136 ; 282  |        }
                            26137 ; 283  |        pRecordFile = (FileEntry*) pRecordDirectory->m_pFileContents;   //get a pointer to
                                   the first file in the folder.
                            26138 ; 284  |
                            26139 ; 285  |        while(pRecordFile){
                            26140 ; 286  |                SysCallFunction(RSRC_PLAYLIST_CODEBANK, Playlist_GetSFN, TYPE_FILE, (INT) 
                                  pRecordFile, (INT *) EntryName);
                            26141 ; 287  |                if(Record_IsRecordFile(EntryName)){
                            26142 ; 288  |                        wCurrentNumber = GetRecordNumber(EntryName);
                            26143 ; 289  |                        if(wCurrentNumber > wHighestNumber)
                            26144 ; 290  |                                wHighestNumber = wCurrentNumber;
                            26145 ; 291  |                }
                            26146 ; 292  |                pRecordFile = (FileEntry*) pRecordFile->m_pNext;
                            26147 ; 293  |        }
                            26148 ; 294  |        return wHighestNumber;
                            26149 ; 295  |#else // Playlist2 and playlist3 use the same way to get the record file number
                            26150 ; 296  |        if (*pHighestNumber >= 999)
                            26151 
P:00DD 6EF000 rrrrrr  3  50226153         move    y:FpHighestNumber,r6
P:00DF 000000         2  50426154         nop
P:00E0 5FE600         2  50626155         move    y:(r6),b
P:00E1 46F400 0003E7  3  50926156         move    #999,y0
P:00E3 20005D         2  51126157         cmp     y0,b
P:00E4 0AF0A9 rrrrrr  6  51726158         jlt     L34
                            26159 
                            26160 ; 297  |                *pHighestNumber = 0;
                            26161 
P:00E6 20001B         2  51926163         clr     b   
P:00E7 5F6600         2  52126164         move    b,y:(r6)
                            26165 
                            26166 ; 298  |        return (*pHighestNumber)++;
                            26167 
P:00E8 5FE600         2  52326169 L34:    move    y:(r6),b
P:00E9 200001         2  52526170         tfr     b,a
P:00EA 44F400 000001  3  52826172         move    #>1,x0
P:00EC 200048         2  53026173         add     x0,b
P:00ED 5D6600         2  53226174         move    b1,y:(r6)
                            26175 
                            26176 ; 299  |#endif
                            26177 ; 300  |}
                            26178 
P:00EE 00000C         4  53626180         rts
                            26182 
                            26183 ; 301  |#endif
                            26184 ; 302  |#endif
                            26185 ; 303  |
                            26186 ; 304  |_reentrant RETCODE Record_CreateFilename(_packed BYTE *pPtr, WORD iNumber)
                            26187 ; 305  |{
                            26188 
                            26193 FRecord_CreateFilename:
P:00EF 055F7C         2  53826194         movec   ssh,y:(r7)+
P:00F0 3F0B00         2  54026197         move    #11,n7
P:00F1 000000         2  54226198         nop
P:00F2 204F00         2  54426199         move    (r7)+n7
                            26207 
                            26208 ; 306  |    RETCODE rtn = !SUCCESS;
                            26209 
P:00F3 77F400 FFFFFD  3  54726211         move    #-3,n7
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 431

M:ADDR CODE           CYCLES LINE SOURCELINE
P:00F5 000000         2  54926212         nop
P:00F6 5C6F00         4  55326213         move    a1,y:(r7+n7)
P:00F7 47F400 000001  3  55626216         move    #>1,y1
P:00F9 77F400 FFFFFE  3  55926218         move    #-2,n7
P:00FB 000000         2  56126219         nop
P:00FC 4F6F00         4  56526220         move    y1,y:(r7+n7)
                            26226 
                            26227 ; 307  |    WORD wTempString[MAX_FOLDER_SIZE/3+1];       //make sure there is enough room in words
                                  
                            26228 ; 308  |    WORD wSeparator = DIRECTORY_SEPARATOR;
                            26229 
P:00FD 292F00         2  56726231         move    #47,b0
P:00FE 77F400 FFFFF6  3  57026232         move    #-10,n7
P:0100 000000         2  57226233         nop
P:0101 596F00         4  57626234         move    b0,y:(r7+n7)
                            26236 
                            26237 ; 309  |        WORD wFileInitial ='V';                                 //Must be CAPS!!
                            26238 
P:0102 295600         2  57826240         move    #86,b0
P:0103 77F400 FFFFF5  3  58126241         move    #-11,n7
P:0105 000000         2  58326242         nop
P:0106 596F00         4  58726243         move    b0,y:(r7+n7)
                            26246 
                            26247 ; 310  |    int i;
                            26248 ; 311  |
                            26249 ; 312  |    //zero out the beginning so that strcat will work right
                            26250 ; 313  |    pPtr[0]=0;
                            26251 
P:0107 20001B         2  58926253         clr     b   
P:0108 5D6000         2  59126254         move    b1,y:(r0)
                            26255 
                            26256 ; 314  |
                            26257 ; 315  |        //add the directory separator
                            26258 ; 316  |        packed_strcat(pPtr,(_packed BYTE*)(&wSeparator));
                            26259 
P:0109 77F400 FFFFF6  3  59426261         move    #-10,n7
P:010B 000000         2  59626262         nop
P:010C 044F1D         4  60026263         lua     (r7)+n7,n5
P:010D 77F400 FFFFFC  3  60326264         move    #-4,n7
P:010F 000000         2  60526265         nop
P:0110 686F00         4  60926266         move    r0,y:(r7+n7)
P:0111 23B400         2  61126271         move    n5,r4
P:0112 0BF080 rrrrrr  6  61726272         jsr     packed_strcat
                            26275 
                            26276 ; 317  |
                            26277 ; 318  |    //Select Folder Name and Initial
                            26278 ; 319  |        #if defined (TEST)
                            26279 ; 320  |        if ( g_bRecordTest == TRUE )
                            26280 ; 321  |        {
                            26281 ; 322  |                wTempString[0]=REC_TEST_0;    //word 0 (3 chars)
                            26282 ; 323  |                wTempString[1]=REC_TEST_1;        //word 1
                            26283 ; 324  |                wFileInitial ='T';      //add L to end.  MUST BE CAPS!!!
                            26284 ; 325  |        }
                            26285 ; 326  |        else
                            26286 ; 327  |        {
                            26287 ; 328  |        #endif
                            26288 ; 329  |                switch(g_ADCsource)
                            26289 
P:0114 5FF000 rrrrrr  3  62026291         move    y:Fg_ADCsource,b
P:0116 47F400 000002  3  62326292         move    #>2,y1
P:0118 47F47D 000001  3  62626293         cmp     y1,b    #>1,y1
P:011A 0AF0AA rrrrrr  6  63226294         jeq     L36
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 432

M:ADDR CODE           CYCLES LINE SOURCELINE
P:011C 20007D         2  63426295         cmp     y1,b
P:011D 0AF0A2 rrrrrr  6  64026296         jne     L37
                            26297 
                            26298 ; 330  |                {
                            26299 ; 331  |                case SOURCE_FM:
                            26300 ; 332  |                        wTempString[0]=FMDIR_0;    //word 0 (3 chars)
                            26301 
P:011F 50F400 004D46  3  64326303         move    #19782,a0
P:0121 77F400 FFFFF7  3  64626304         move    #-9,n7
P:0123 000000         2  64826305         nop
P:0124 586F00         4  65226306         move    a0,y:(r7+n7)
                            26307 
                            26308 ; 333  |                                wFileInitial ='F';      //add F to end.  MUST BE CAPS!!!
                            26309 
P:0125 46F400 000046  3  65526311         move    #>70,y0
P:0127 77F400 FFFFF5  3  65826312         move    #-11,n7
P:0129 000000         2  66026313         nop
P:012A 4E6F00         4  66426314         move    y0,y:(r7+n7)
                            26315 
                            26316 ; 334  |                        break;
                            26317 
P:012B 0AF080 rrrrrr  6  67026319         jmp     L39
                            26320 
                            26321 ; 335  |
                            26322 ; 336  |                        case SOURCE_LINEIN:
                            26323 ; 337  |                        wTempString[0]=LINE1DIR_0;    //word 0 (3 chars)
                            26324 
P:012D 44F400 4E494C  3  67326326 L36:    move    #5130572,x0
P:012F 77F400 FFFFF7  3  67626327         move    #-9,n7
P:0131 000000         2  67826328         nop
P:0132 4C6F00         4  68226329         move    x0,y:(r7+n7)
                            26330 
                            26331 ; 338  |                        wTempString[1]=LINE1DIR_1;        //word 1
                            26332 
P:0133 55F400 492D45  3  68526334         move    #4795717,b1
P:0135 77F400 FFFFF8  3  68826335         move    #-8,n7
P:0137 000000         2  69026336         nop
P:0138 5D6F00         4  69426337         move    b1,y:(r7+n7)
                            26338 
                            26339 ; 339  |                        wTempString[2]=LINE1DIR_2;        //word 2
                            26340 
P:0139 2C4E00         2  69626342         move    #78,a1
P:013A 77F400 FFFFF9  3  69926343         move    #-7,n7
P:013C 000000         2  70126344         nop
P:013D 5C6F00         4  70526345         move    a1,y:(r7+n7)
                            26346 
                            26347 ; 340  |                                wFileInitial ='L';      //add L to end.  MUST BE CAPS!!!
                            26348 
P:013E 46F400 00004C  3  70826350         move    #>76,y0
P:0140 77F400 FFFFF5  3  71126351         move    #-11,n7
P:0142 000000         2  71326352         nop
P:0143 4E6F00         4  71726353         move    y0,y:(r7+n7)
                            26354 
                            26355 ; 341  |                        break;
                            26356 
P:0144 0AF080 rrrrrr  6  72326358         jmp     L39
                            26359 
                            26360 ; 342  |
                            26361 ; 343  |                        //default to voice directory or SOURCE_MIC
                            26362 ; 344  |                        default:
                            26363 ; 345  |                        wTempString[0]=VOICEDIR_0;        //word 0 (3 chars)
                            26364 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 433

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0146 44F400 494F56  3  72626366 L37:    move    #4804438,x0
P:0148 77F400 FFFFF7  3  72926367         move    #-9,n7
P:014A 000000         2  73126368         nop
P:014B 4C6F00         4  73526369         move    x0,y:(r7+n7)
                            26370 
                            26371 ; 346  |                        wTempString[1]=VOICEDIR_1;        //word 1
                            26372 
P:014C 55F400 004543  3  73826374         move    #17731,b1
P:014E 77F400 FFFFF8  3  74126375         move    #-8,n7
P:0150 000000         2  74326376         nop
P:0151 5D6F00         4  74726377         move    b1,y:(r7+n7)
                            26378 
                            26379 ; 347  |                                wFileInitial ='V';      //add V to end.  MUST BE CAPS!!!
                            26380 
P:0152 295600         2  74926382         move    #86,b0
P:0153 77F400 FFFFF5  3  75226383         move    #-11,n7
P:0155 000000         2  75426384         nop
P:0156 596F00         4  75826385         move    b0,y:(r7+n7)
                            26386 
                            26387 ; 348  |                        break;
                            26388 ; 349  |                }
                            26389 ; 350  |        #if defined (TEST)
                            26390 ; 351  |        }
                            26391 ; 352  |        #endif
                            26392 ; 353  |        packed_strcat(pPtr,(_packed BYTE*)(wTempString));//add the folder name
                            26393 
P:0157 77F400 FFFFF7  3  76126395 L39:    move    #-9,n7
P:0159 000000         2  76326396         nop
P:015A 044F14         4  76726397         lua     (r7)+n7,r4
P:015B 77F400 FFFFFC  3  77026398         move    #-4,n7
P:015D 000000         2  77226399         nop
P:015E 68EF00         4  77626400         move    y:(r7+n7),r0
P:015F 0BF080 rrrrrr  6  78226403         jsr     packed_strcat
P:0161 77F400 FFFFFC  3  78526406         move    #-4,n7
P:0163 000000         2  78726407         nop
P:0164 68EF00         4  79126408         move    y:(r7+n7),r0
                            26411 
                            26412 ; 354  |        packed_strcat(pPtr,(_packed BYTE*)(&wSeparator));//add the directory separator
                            26413 
P:0165 77F400 FFFFF6  3  79426415         move    #-10,n7
P:0167 000000         2  79626416         nop
P:0168 044F14         4  80026417         lua     (r7)+n7,r4
P:0169 0BF080 rrrrrr  6  80626418         jsr     packed_strcat
                            26421 
                            26422 ; 355  |
                            26423 ; 356  |        packed_strcat(pPtr,(_packed BYTE*)(&wFileInitial));//add the initial letter
                            26424 
P:016B 77F400 FFFFF5  3  80926426         move    #-11,n7
P:016D 000000         2  81126427         nop
P:016E 044F14         4  81526428         lua     (r7)+n7,r4
P:016F 77F400 FFFFFC  3  81826429         move    #-4,n7
P:0171 000000         2  82026430         nop
P:0172 68EF00         4  82426431         move    y:(r7+n7),r0
P:0173 0BF080 rrrrrr  6  83026434         jsr     packed_strcat
                            26438 
                            26439 ; 357  |
                            26440 ; 358  |    for(i=0;i<DIGITS_IN_VOICE_FILENAME;i++)
                            26441 
P:0175 77F400 FFFFF7  3  83326443         move    #-9,n7
P:0177 000000         2  83526444         nop
P:0178 044F1F         4  83926445         lua     (r7)+n7,n7
P:0179 23E500         2  84126446         move    n7,x1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 434

M:ADDR CODE           CYCLES LINE SOURCELINE
P:017A 20B600         2  84326447         move    x1,r6
P:017B 47F400 000030  3  84626448         move    #>$30,y1
P:017D 46F400 000003  3  84926449         move    #>3,y0
P:017F 060380 rrrrrr  6  85526450         do      #3,L46
                            26454 
                            26455 ; 359  |    {
                            26456 ; 360  |        wTempString[i]=0x30;
                            26457 
P:0181 4F5E00         2  85726459         move    y1,y:(r6)+
P:0182 000000         2  85926461         nop
                         (4)26462 L46:
                            26464 
                            26465 ; 361  |    }
                            26466 ; 362  |    i=0;
                            26467 
P:0183 200013         2  86126469         clr     a   
P:0184 20B600         2  86326472         move    x1,r6
                            26473 
                            26474 ; 363  |    while(iNumber)
                            26475 
P:0185 0AF080 rrrrrr  6  86926477         jmp     L43
                            26478 
                            26479 ; 364  |    {
                            26480 ; 365  |        if(i<DIGITS_IN_VOICE_FILENAME)
                            26481 
                            26483 L41:
P:0187 045FA0         2  87126486         movec   m0,n7
P:0188 000000         2  87326487         nop
P:0189 5C6F00         4  87726488         move    a1,y:(r7+n7)
P:018A 200055         2  87926489         cmp     y0,a
P:018B 0AF0A1 rrrrrr  6  88526492         jge     L42
                            26493 
                            26494 ; 366  |            wTempString[i] = (iNumber%10)+0x30;
                            26495 
P:018D 200061         2  88726497         tfr     x1,a
P:018E 57F400 00000A  3  89026498         move    #>10,b
P:0190 0BF080 rrrrrr  6  89626499         jsr     Rmod_uiuiui
P:0192 210E00         2  89826500         move    a0,a
P:0193 200070         2  90026501         add     y1,a
P:0194 5C6600         2  90226502         move    a1,y:(r6)
                            26503 
                            26504 ; 367  |        iNumber/=10;
                            26505 
P:0195 200061         2  90426507 L42:    tfr     x1,a
P:0196 57F400 00000A  3  90726508         move    #>10,b
P:0198 0BF080 rrrrrr  6  91326509         jsr     Rdiv_uiuiui
P:019A 77F400 FFFFFD  3  91626514         move    #-3,n7
P:019C 000000         2  91826515         nop
P:019D 586F00         4  92226516         move    a0,y:(r7+n7)
                            26519 
                            26520 ; 368  |        i++;
                            26521 
P:019E 45F400 000001  3  92526523         move    #>1,x1
P:01A0 205E00         2  92726524         move    (r6)+
P:01A1 045FA0         2  92926525         movec   m0,n7
P:01A2 000000         2  93126526         nop
P:01A3 5EEF00         4  93526527         move    y:(r7+n7),a
P:01A4 200060         2  93726528         add     x1,a
P:01A5 77F400 FFFFFD  3  94026532 L43:    move    #-3,n7
P:01A7 000000         2  94226533         nop
P:01A8 5FEF00         4  94626534         move    y:(r7+n7),b
P:01A9 21A500         2  94826535         move    b1,x1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 435

M:ADDR CODE           CYCLES LINE SOURCELINE
P:01AA 2B0000         2  95026536         move    #0,b2
P:01AB 20000B         2  95226537         tst     b
P:01AC 0AF0A2 rrrrrr  6  95826540         jne     L41
                            26541 
                            26542 ; 369  |    }
                            26543 ; 370  |    if(i<=DIGITS_IN_VOICE_FILENAME)
                            26544 
P:01AE 200055         2  96026546         cmp     y0,a
P:01AF 0AF0A7 rrrrrr  6  96626547         jgt     L45
                            26548 
                            26549 ; 371  |    {
                            26550 ; 372  |        for(i=DIGITS_IN_VOICE_FILENAME-1;i>=0;i--)
                            26551 
P:01B1 57F400 000002  3  96926553         move    #>2,b
                            26556 
                            26557 ; 373  |        {
                            26558 ; 374  |            packed_strcat(pPtr,(_packed BYTE*)(&wTempString[i]));
                            26559 
P:01B3 045FA0         2  97126561 L44:    movec   m0,n7
P:01B4 000000         2  97326562         nop
P:01B5 5D6F00         4  97726563         move    b1,y:(r7+n7)
P:01B6 21BE00         2  97926564         move    b1,n6
P:01B7 77F400 FFFFF7  3  98226567         move    #-9,n7
P:01B9 000000         2  98426568         nop
P:01BA 044F16         4  98826569         lua     (r7)+n7,r6
P:01BB 000000         2  99026570         nop
P:01BC 044E14         4  99426571         lua     (r6)+n6,r4
P:01BD 77F400 FFFFFC  3  99726572         move    #-4,n7
P:01BF 000000         2  99926573         nop
P:01C0 68EF00         4 100326574         move    y:(r7+n7),r0
P:01C1 0BF080 rrrrrr  6 100926577         jsr     packed_strcat
P:01C3 045FA0         2 101126582         movec   m0,n7
P:01C4 000000         2 101326583         nop
P:01C5 5FEF00         4 101726584         move    y:(r7+n7),b
P:01C6 56F400 000001  3 102026585         move    #>1,a
P:01C8 20001C         2 102226586         sub     a,b
P:01C9 0AF0A1 rrrrrr  6 102826589         jge     L44
                            26590 
                            26591 ; 375  |        }
                            26592 ; 376  |        wTempString[0]=0x41572e;//.wav
                            26593 
P:01CB 54F400 41572E  3 103126595         move    #4282158,a1
P:01CD 77F400 FFFFF7  3 103426596         move    #-9,n7
P:01CF 000000         2 103626597         nop
P:01D0 5C6F00         4 104026598         move    a1,y:(r7+n7)
                            26599 
                            26600 ; 377  |        wTempString[1]=0x000056;
                            26601 
P:01D1 46F400 000056  3 104326603         move    #>86,y0
P:01D3 77F400 FFFFF8  3 104626604         move    #-8,n7
P:01D5 000000         2 104826605         nop
P:01D6 4E6F00         4 105226606         move    y0,y:(r7+n7)
                            26607 
                            26608 ; 378  |        packed_strcat(pPtr,(_packed BYTE*)(wTempString));//add .wav
                            26609 
P:01D7 77F400 FFFFFC  3 105526611         move    #-4,n7
P:01D9 000000         2 105726612         nop
P:01DA 68EF00         4 106126613         move    y:(r7+n7),r0
P:01DB 77F400 FFFFF7  3 106426614         move    #-9,n7
P:01DD 000000         2 106626615         nop
P:01DE 044F14         4 107026616         lua     (r7)+n7,r4
P:01DF 0BF080 rrrrrr  6 107626617         jsr     packed_strcat
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 436

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26622 
                            26623 ; 379  |        rtn = SUCCESS;
                            26624 
P:01E1 260000         2 107826626         move    #0,y0
P:01E2 77F400 FFFFFE  3 108126629         move    #-2,n7
P:01E4 000000         2 108326630         nop
P:01E5 4E6F00         4 108726631         move    y0,y:(r7+n7)
                            26634 
                            26635 ; 380  |
                            26636 ; 381  |    }
                            26637 ; 382  |    return rtn;
                            26638 
P:01E6 77F400 FFFFFE  3 109026640 L45:    move    #-2,n7
P:01E8 000000         2 109226641         nop
P:01E9 5EEF00         4 109626642         move    y:(r7+n7),a
                            26645 
                            26646 ; 383  |}
                            26647 
P:01EA 77F400 FFFFF4  3 109926649         move    #-12,n7
P:01EC 000000         2 110126650         nop
P:01ED 05EF7C         4 110526651         movec   y:(r7+n7),ssh
P:01EE 204F00         2 110726653         move    (r7)+n7
P:01EF 00000C         4 111126655         rts
                            26658 
                            26659 ; 384  |
                            26660 ; 385  |
                            26661 ; 386  |_reentrant RETCODE Record_GetNextFilename(int iDevice, int iFilenameBufferLength, int*pPtr
                                  )
                            26662 ; 387  |{
                            26663 
                            26670 FRecord_GetNextFilename:
P:01F0 055F7C         2 111326671         movec   ssh,y:(r7)+
P:01F1 3F0400         2 111526674         move    #4,n7
P:01F2 000000         2 111726675         nop
P:01F3 204F00         2 111926676         move    (r7)+n7
                            26690 
                            26691 ; 388  |    // Playlist2 and playlist3 use the same way to get the record file number.
                            26692 ; 389  |    INT HandleNumber, i;
                            26693 ; 390  |
                            26694 ; 391  |    RETCODE rtn=!SUCCESS;
                            26695 
P:01F4 77F400 FFFFFC  3 112226697         move    #-4,n7
P:01F6 000000         2 112426698         nop
P:01F7 5C6F00         4 112826699         move    a1,y:(r7+n7)
P:01F8 45F400 000001  3 113126702         move    #>1,x1
P:01FA 20A700         2 113326703         move    x1,y1
                            26705 
                            26706 ; 392  |
                            26707 ; 393  |    if(pPtr && iFilenameBufferLength > 16)//must have room for /xxxxx/wwwwwwww.wav\0
                            26708 
P:01FB 220E00         2 113526710         move    r0,a
P:01FC 200003         2 113726711         tst     a
P:01FD 0AF0AA rrrrrr  6 114326712         jeq     L56
P:01FF 46F400 000010  3 114626713         move    #>16,y0
P:0201 20005D         2 114826714         cmp     y0,b
P:0202 0AF0AF rrrrrr  6 115426715         jle     L56
                            26716 
                            26717 ; 394  |    {
                            26718 ; 395  |           //loop if create a used filename
                            26719 ; 396  |                i = 0;
                            26720 
P:0204 20001B         2 115626722         clr     b   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 437

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26724 
                            26725 ; 397  |
                            26726 ; 398  |                while (i < MAX_NUM_OF_VOICE)
                            26727 
P:0205 62F400 rrrrrr  3 115926729         move    #Fg_iHighestFMNumber,r2
P:0207 74F400 rrrrrr  3 116226730         move    #Fg_iHighestVoiceNumber,n4
P:0209 65F400 rrrrrr  3 116526731         move    #Fg_iHighestLineNumber,r5
P:020B 46F400 0003E8  3 116826732         move    #1000,y0
                            26733 
                            26734 ; 399  |        {
                            26735 ; 400  |                if (g_ADCsource == SOURCE_FM)
                            26736 
P:020D 5EF000 rrrrrr  3 117126738 L48:    move    y:Fg_ADCsource,a
P:020F 200065         2 117326739         cmp     x1,a
P:0210 0AF0A2 rrrrrr  6 117926740         jne     L49
                            26741 
                            26742 ; 401  |                 pHighestNumber = &g_iHighestFMNumber;
                            26743 
P:0212 6A7000 rrrrrr  3 118226745         move    r2,y:FpHighestNumber
P:0214 0AF080 rrrrrr  6 118826746         jmp     L52
                            26747 
                            26748 ; 402  |            else if(g_ADCsource == SOURCE_MIC)                          // The MIC and Lin
                                  eIn have its recod file number respectively.
                            26749 
P:0216 200003         2 119026751 L49:    tst     a
P:0217 0AF0A2 rrrrrr  6 119626752         jne     L50
                            26753 
                            26754 ; 403  |                 pHighestNumber = &g_iHighestVoiceNumber;
                            26755 
P:0219 7C7000 rrrrrr  3 119926757         move    n4,y:FpHighestNumber
P:021B 0AF080 rrrrrr  6 120526758         jmp     L52
                            26759 
                            26760 ; 404  |            else
                            26761 ; 405  |                 pHighestNumber = &g_iHighestLineNumber;
                            26762 
P:021D 6D7000 rrrrrr  3 120826764 L50:    move    r5,y:FpHighestNumber
P:021F 045FA0         2 121026765 L52:    movec   m0,n7
P:0220 000000         2 121226766         nop
P:0221 5D6F00         4 121626767         move    b1,y:(r7+n7)
P:0222 77F400 FFFFFD  3 121926770         move    #-3,n7
P:0224 000000         2 122126771         nop
P:0225 686F00         4 122526772         move    r0,y:(r7+n7)
P:0226 77F400 FFFFFC  3 122826775         move    #-4,n7
P:0228 000000         2 123026776         nop
P:0229 5EEF00         4 123426777         move    y:(r7+n7),a
                            26780 
                            26781 ; 406  |            rtn = Record_CreateFilename((_packed BYTE*)pPtr,GetHighestRecordNumber(iDevice
                                  )+1);
                            26782 
P:022A 0BF080 rrrrrr  6 124026784         jsr     FGetHighestRecordNumber
P:022C 47F400 000001  3 124326789         move    #>1,y1
P:022E 200070         2 124526790         add     y1,a
P:022F 77F400 FFFFFD  3 124826791         move    #-3,n7
P:0231 000000         2 125026792         nop
P:0232 68EF00         4 125426793         move    y:(r7+n7),r0
P:0233 0BF080 rrrrrr  6 126026794         jsr     FRecord_CreateFilename
P:0235 21C700         2 126226795         move    a,y1
                            26797 
                            26798 ; 407  |                if ((rtn == SUCCESS) && ((HandleNumber = Fopen((_packed char*)pPtr, (_pack
                                  ed char *)"r")) >= 0))
                            26799 
P:0236 200003         2 126426801         tst     a
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 438

M:ADDR CODE           CYCLES LINE SOURCELINE
P:0237 77F400 FFFFFD  3 126726802         move    #-3,n7
P:0239 000000         2 126926803         nop
P:023A 68EF00         4 127326804         move    y:(r7+n7),r0
P:023B 0AF0A2 rrrrrr  6 127926807         jne     L56
P:023D 77F400 FFFFFE  3 128226808         move    #-2,n7
P:023F 000000         2 128426809         nop
P:0240 4F6F00         4 128826810         move    y1,y:(r7+n7)
P:0241 64F400 rrrrrr  3 129126817         move    #L47,r4
P:0243 0BF080 rrrrrr  6 129726818         jsr     FFopen
P:0245 200009         2 129926821         tfr     a,b
P:0246 20000B         2 130126823         tst     b
P:0247 77F400 FFFFFE  3 130426824         move    #-2,n7
P:0249 000000         2 130626825         nop
P:024A 4FEF00         4 131026826         move    y:(r7+n7),y1
P:024B 0AF0A9 rrrrrr  6 131626829         jlt     L56
                            26832 
                            26833 ; 408  |                            FSFileClose(HandleNumber);
                            26834 
P:024D 0BF080 rrrrrr  6 132226836         jsr     FFSFileClose
                            26838 
                            26839 ; 409  |                else
                            26840 ; 410  |                        break;
                            26841 ; 411  |                i++;
                            26842 
P:024F 045FA0         2 132426844         movec   m0,n7
P:0250 000000         2 132626845         nop
P:0251 5FEF00         4 133026846         move    y:(r7+n7),b
P:0252 45F400 000001  3 133326847         move    #>1,x1
P:0254 200068         2 133526848         add     x1,b
P:0255 46F400 0003E8  3 133826852         move    #1000,y0
P:0257 20005D         2 134026853         cmp     y0,b
P:0258 65F400 rrrrrr  3 134326854         move    #Fg_iHighestLineNumber,r5
P:025A 77F400 FFFFFD  3 134626855         move    #-3,n7
P:025C 000000         2 134826856         nop
P:025D 68EF00         4 135226857         move    y:(r7+n7),r0
P:025E 77F400 FFFFFE  3 135526860         move    #-2,n7
P:0260 000000         2 135726861         nop
P:0261 4FEF00         4 136126862         move    y:(r7+n7),y1
P:0262 62F400 rrrrrr  3 136426865         move    #Fg_iHighestFMNumber,r2
P:0264 74F400 rrrrrr  3 136726866         move    #Fg_iHighestVoiceNumber,n4
P:0266 0AF0A9 rrrrrr  6 137326867         jlt     L48
                            26868 
                            26869 ; 412  |        }
                            26870 ; 413  |    }
                            26871 ; 414  |    return rtn;
                            26872 
P:0268 200071         2 137526874 L56:    tfr     y1,a
                            26877 
                            26878 ; 415  |}
                            26879 
P:0269 77F400 FFFFFB  3 137826881         move    #-5,n7
P:026B 000000         2 138026882         nop
P:026C 05EF7C         4 138426883         movec   y:(r7+n7),ssh
P:026D 204F00         2 138626885         move    (r7)+n7
P:026E 00000C         4 139026887         rts
                            26893 
                            26894 ; 416  |
                            26895 
                            26905 
                            26906 
Y:0000                      26907         org     y,".yconstsysrecord",const:
Y:0000 000072 000000        26908 L47:    dc      "r"++$00
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 439

M:ADDR CODE           CYCLES LINE SOURCELINE
                            26912 
                            26913         extern  Rdiv_uiuiui, Rmod_uiuiui, packed_get, packed_set
                            26914         extern  packed_strcat, packed_strlen, FFSFileClose, FFopen
                            26915         extern  y:Fg_ADCsource, y:Fg_iHighestFMNumber
                            26916         extern  y:Fg_iHighestLineNumber, y:Fg_iHighestVoiceNumber
                            26917         extern  y:FpHighestNumber
                            26918 
                            26919         global  FGetHighestRecordNumber, FGetRecordNumber
                            26920         global  FRecord_CreateFilename, FRecord_GetNextFilename
                            26921         global  FRecord_IsRecordFile, Fg_iCurrentVoiceFile
                            26922 
                            26923         local   L19, L20, L21, L22, L23, L24, L25, L28, L30, L32, L33, L34
                            26924         local   L36, L37, L39, L41, L42, L43, L44, L45, L46, L47, L48, L49
                            26925         local   L50, L52, L56
                            26926 
                            26927         calls   "GetRecordNumber", "packed_get"
                            26928         calls   "Record_CreateFilename", "Rdiv_uiuiui", "Rmod_uiuiui"
                            26929         calls   "Record_CreateFilename", "packed_strcat"
                            26930         calls   "Record_GetNextFilename", "FSFileClose", "Fopen"
                            26931         calls   "Record_GetNextFilename", "GetHighestRecordNumber"
                            26932         calls   "Record_GetNextFilename", "Record_CreateFilename"
                            26933         calls   "Record_IsRecordFile", "packed_get", "packed_set"
                            26934         calls   "Record_IsRecordFile", "packed_strlen"
                            26935 
