debug=1
save-temps=1

[connectivity]
nk=feagg_top:1:feagg_top_1
sp=feagg_top_1.X_bank1:HBM[1]
sp=feagg_top_1.X_bank2:HBM[3]
sp=feagg_top_1.X_bank3:HBM[5]
sp=feagg_top_1.A:DDR[1]
sp=feagg_top_1.AX_bank1:HBM[0]
sp=feagg_top_1.AX_bank2:HBM[2]
sp=feagg_top_1.AX_bank3:HBM[4]

slr=feagg_top_1:SLR0
