// Seed: 4142529232
module module_0 (
    output logic id_0,
    input id_1,
    output tri1 id_2,
    input id_3,
    output id_4,
    output id_5
);
  type_8(
      1 - "", 1, id_2[1'b0]
  );
  assign id_4 = 1;
endmodule
