// Seed: 960939412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 'd0 : -1] id_20 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor  id_1
);
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_5,
      id_9,
      id_5,
      id_6,
      id_7,
      id_10,
      id_10,
      id_9,
      id_8,
      id_3,
      id_3,
      id_3,
      id_9,
      id_4,
      id_8,
      id_3,
      id_4
  );
endmodule
