<div id="pf63" class="pf w0 h0" data-page-no="63"><div class="pc pc63 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg63.png"/><div class="t m0 x9 h1b y502 ff1 fsc fc0 sc0 ls0 ws0">3.9.4.1<span class="_ _b"> </span>UART0 overview</div><div class="t m0 x9 hf y503 ff3 fs5 fc0 sc0 ls0 ws0">The UART0 module supports basic UART with DMA interface function, x4 to x32</div><div class="t m0 x9 hf y504 ff3 fs5 fc0 sc0 ls0 ws0">oversampling of baud-rate.</div><div class="t m0 x9 hf y79d ff3 fs5 fc0 sc0 ls0 ws0">This module supports LIN slave operation.</div><div class="t m0 x9 hf y6db ff3 fs5 fc0 sc0 ls0 ws0">The module can remain functional in VLPS mode provided the clock it is using remains</div><div class="t m0 x9 hf y6dc ff3 fs5 fc0 sc0 ls0">enabled.</div><div class="t m0 x9 hf y79e ff3 fs5 fc0 sc0 ls0 ws0">ISO7816 protocol is intended to be handled in software for this product. To support smart</div><div class="t m0 x9 hf y79f ff3 fs5 fc0 sc0 ls0 ws0">card reading, TxD pin can be configured as pseudo open drain for 1-wire half-duplex like</div><div class="t m0 x9 hf y7a0 ff3 fs5 fc0 sc0 ls0 ws0">ISO7816 communication via the SIM_SOPT5[UART0ODE] bit.</div><div class="t m0 x9 h1b y7a1 ff1 fsc fc0 sc0 ls0 ws0">3.9.4.2<span class="_ _b"> </span>UART1 and UART2 Overview</div><div class="t m0 x9 hf y7a2 ff3 fs5 fc0 sc0 ls0 ws0">This device contains two basic universal asynchronous receiver/transmitter (UART)</div><div class="t m0 x9 hf y6e2 ff3 fs5 fc0 sc0 ls0 ws0">modules with DMA function support. Generally, these modules are used in RS-232,</div><div class="t m0 x9 hf y556 ff3 fs5 fc0 sc0 ls0 ws0">RS-485, and other communications. This module supports LIN Slave operation.</div><div class="t m0 xc8 hd y7a3 ff1 fs7 fc0 sc0 ls0 ws0">Human-machine interfaces (HMI)</div><div class="t m0 x9 he y7a4 ff1 fs1 fc0 sc0 ls0 ws0">3.10.1<span class="_ _b"> </span>GPIO Configuration</div><div class="c x8c y7a5 w8 h20"><div class="t m2 xd9 h1a y5c2 ff2 fsb fc0 sc0 ls0 ws0">Signal multiplexing</div><div class="t m0 xab h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 xab h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xac h1a y37e ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 xad h1a y37f ff2 fsb fc0 sc0 ls0">bridge</div><div class="t m0 x2a h1a y5c3 ff2 fsb fc0 sc0 ls0 ws0">Module signals</div><div class="t m0 x7b h19 y7a6 ff2 fsa fc0 sc0 ls0 ws0">GPIO controller</div><div class="t m2 x84 h1a y7a7 ff2 fsb fc0 sc0 ls0 ws0">ARM Cortex -M0+</div><div class="t m2 x9d h1a y7a8 ff2 fsb fc0 sc0 ls0">Core</div><div class="t m0 xa7 h1a y5c3 ff2 fsb fc0 sc0 ls0 ws0">Register access</div></div><div class="t m0 xd8 h9 y7a9 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-37. GPIO configuration</div><div class="t m0 x8 h9 y7aa ff1 fs2 fc0 sc0 ls0 ws0">Table 3-48.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y7ab ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y7ac ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _4f"> </span>GPIO<span class="_ _10e"> </span><span class="fc1">GPIO</span></div><div class="t m0 x4b h7 y7ad ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y7ae ff2 fs4 fc0 sc0 ls0 ws1c0">Clocking <span class="fc1 ws0">Clock Distribution</span></div><div class="t m0 x1b h7 y7af ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 hd y7b0 ff1 fs7 fc0 sc0 ls0">3.10</div><div class="t m0 x79 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>99</div><a class="l" href="#pf303" data-dest-detail='[771,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:395.546000px;bottom:114.439000px;width:22.509000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:98.938600px;width:85.014000px;height:9.000400px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:371.795000px;bottom:83.438600px;width:70.011000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
