{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635515737592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635515737593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 29 22:55:37 2021 " "Processing started: Fri Oct 29 22:55:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635515737593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515737593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wave_table_sound -c wave_table_sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off wave_table_sound -c wave_table_sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515737593 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635515738121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635515738122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_virtual_rom_controller " "Found entity 1: wts_virtual_rom_controller" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515748018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_tone_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_tone_generator " "Found entity 1: wts_tone_generator" {  } { { "../rtl/wts_tone_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515748020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_timer " "Found entity 1: wts_timer" {  } { { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515748022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748022 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 wts_register.v(1302) " "Verilog HDL Expression warning at wts_register.v(1302): truncated literal to match 11 bits" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 1302 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1635515748026 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 wts_register.v(1303) " "Verilog HDL Expression warning at wts_register.v(1303): truncated literal to match 11 bits" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 1303 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1635515748027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_register " "Found entity 1: wts_register" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515748027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_ram " "Found entity 1: wts_ram" {  } { { "../rtl/wts_ram.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_ram.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515748029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_noise_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_noise_generator " "Found entity 1: wts_noise_generator" {  } { { "../rtl/wts_noise_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515748031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_core " "Found entity 1: wts_core" {  } { { "../rtl/wts_core.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515748034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_volume.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_volume.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_volume " "Found entity 1: wts_channel_volume" {  } { { "../rtl/wts_channel_volume.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515748036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_part.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_part.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_part " "Found entity 1: wts_channel_part" {  } { { "../rtl/wts_channel_part.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515748038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_channel_mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_channel_mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_channel_mixer " "Found entity 1: wts_channel_mixer" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515748042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_adsr_envelope_generator " "Found entity 1: wts_adsr_envelope_generator" {  } { { "../rtl/wts_adsr_envelope_generator.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515748044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748044 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "wts_for_cartridge.v(60) " "Verilog HDL warning at wts_for_cartridge.v(60): extended using \"x\" or \"z\"" {  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635515748045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hra/documents/github/wave_table_sound/rtl/wts_for_cartridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hra/documents/github/wave_table_sound/rtl/wts_for_cartridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 wts_for_cartridge " "Found entity 1: wts_for_cartridge" {  } { { "../rtl/wts_for_cartridge.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635515748046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_bank_en wts_virtual_rom_controller.v(108) " "Verilog HDL Implicit Net warning at wts_virtual_rom_controller.v(108): created implicit net for \"w_bank_en\"" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_rom_mode wts_virtual_rom_controller.v(112) " "Verilog HDL Implicit Net warning at wts_virtual_rom_controller.v(112): created implicit net for \"w_rom_mode\"" {  } { { "../rtl/wts_virtual_rom_controller.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_noise0 wts_channel_mixer.v(588) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(588): created implicit net for \"w_noise0\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 588 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_noise1 wts_channel_mixer.v(589) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(589): created implicit net for \"w_noise1\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 589 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748046 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address_reset wts_channel_mixer.v(620) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(620): created implicit net for \"address_reset\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 620 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_half_timing0 wts_channel_mixer.v(622) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(622): created implicit net for \"w_half_timing0\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 622 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748047 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_half_timing1 wts_channel_mixer.v(641) " "Verilog HDL Implicit Net warning at wts_channel_mixer.v(641): created implicit net for \"w_half_timing1\"" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 641 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wts_for_cartridge " "Elaborating entity \"wts_for_cartridge\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635515748362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_core wts_core:u_wts_core " "Elaborating entity \"wts_core\" for hierarchy \"wts_core:u_wts_core\"" {  } { { "../rtl/wts_for_cartridge.v" "u_wts_core" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_channel_mixer wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer " "Elaborating entity \"wts_channel_mixer\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\"" {  } { { "../rtl/wts_core.v" "u_wts_channel_mixer" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748428 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_a0 wts_channel_mixer.v(212) " "Verilog HDL warning at wts_channel_mixer.v(212): object w_sram_a_a0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 212 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748431 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_b0 wts_channel_mixer.v(213) " "Verilog HDL warning at wts_channel_mixer.v(213): object w_sram_a_b0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 213 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748431 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_c0 wts_channel_mixer.v(214) " "Verilog HDL warning at wts_channel_mixer.v(214): object w_sram_a_c0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 214 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748431 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_d0 wts_channel_mixer.v(215) " "Verilog HDL warning at wts_channel_mixer.v(215): object w_sram_a_d0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 215 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748431 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_e0 wts_channel_mixer.v(216) " "Verilog HDL warning at wts_channel_mixer.v(216): object w_sram_a_e0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 216 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748431 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_a1 wts_channel_mixer.v(217) " "Verilog HDL warning at wts_channel_mixer.v(217): object w_sram_a_a1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 217 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748431 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_b1 wts_channel_mixer.v(218) " "Verilog HDL warning at wts_channel_mixer.v(218): object w_sram_a_b1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 218 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748431 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_c1 wts_channel_mixer.v(219) " "Verilog HDL warning at wts_channel_mixer.v(219): object w_sram_a_c1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 219 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748432 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_d1 wts_channel_mixer.v(220) " "Verilog HDL warning at wts_channel_mixer.v(220): object w_sram_a_d1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748432 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_sram_a_e1 wts_channel_mixer.v(221) " "Verilog HDL warning at wts_channel_mixer.v(221): object w_sram_a_e1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748432 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ff_sram_id_d wts_channel_mixer.v(251) " "Verilog HDL or VHDL warning at wts_channel_mixer.v(251): object \"ff_sram_id_d\" assigned a value but never read" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1635515748432 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_a0 wts_channel_mixer.v(254) " "Verilog HDL warning at wts_channel_mixer.v(254): object w_half_timing_a0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 254 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748432 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_b0 wts_channel_mixer.v(255) " "Verilog HDL warning at wts_channel_mixer.v(255): object w_half_timing_b0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 255 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748432 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_c0 wts_channel_mixer.v(256) " "Verilog HDL warning at wts_channel_mixer.v(256): object w_half_timing_c0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 256 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748432 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_d0 wts_channel_mixer.v(257) " "Verilog HDL warning at wts_channel_mixer.v(257): object w_half_timing_d0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 257 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748432 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_e0 wts_channel_mixer.v(258) " "Verilog HDL warning at wts_channel_mixer.v(258): object w_half_timing_e0 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 258 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748432 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_a1 wts_channel_mixer.v(259) " "Verilog HDL warning at wts_channel_mixer.v(259): object w_half_timing_a1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748433 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_b1 wts_channel_mixer.v(260) " "Verilog HDL warning at wts_channel_mixer.v(260): object w_half_timing_b1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 260 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748433 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_c1 wts_channel_mixer.v(261) " "Verilog HDL warning at wts_channel_mixer.v(261): object w_half_timing_c1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 261 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748433 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_d1 wts_channel_mixer.v(262) " "Verilog HDL warning at wts_channel_mixer.v(262): object w_half_timing_d1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 262 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748433 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_half_timing_e1 wts_channel_mixer.v(263) " "Verilog HDL warning at wts_channel_mixer.v(263): object w_half_timing_e1 used but never assigned" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 263 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1635515748433 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 wts_channel_mixer.v(326) " "Verilog HDL assignment warning at wts_channel_mixer.v(326): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515748434 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 wts_channel_mixer.v(363) " "Verilog HDL assignment warning at wts_channel_mixer.v(363): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515748434 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 wts_channel_mixer.v(372) " "Verilog HDL assignment warning at wts_channel_mixer.v(372): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515748435 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_a0\[6..5\] 0 wts_channel_mixer.v(212) " "Net \"w_sram_a_a0\[6..5\]\" at wts_channel_mixer.v(212) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 212 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748441 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_b0\[6..5\] 0 wts_channel_mixer.v(213) " "Net \"w_sram_a_b0\[6..5\]\" at wts_channel_mixer.v(213) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 213 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748441 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_c0\[6..5\] 0 wts_channel_mixer.v(214) " "Net \"w_sram_a_c0\[6..5\]\" at wts_channel_mixer.v(214) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 214 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748441 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_d0\[6..5\] 0 wts_channel_mixer.v(215) " "Net \"w_sram_a_d0\[6..5\]\" at wts_channel_mixer.v(215) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 215 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748441 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_e0\[6..5\] 0 wts_channel_mixer.v(216) " "Net \"w_sram_a_e0\[6..5\]\" at wts_channel_mixer.v(216) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 216 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748441 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_a1\[6..5\] 0 wts_channel_mixer.v(217) " "Net \"w_sram_a_a1\[6..5\]\" at wts_channel_mixer.v(217) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 217 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748441 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_b1\[6..5\] 0 wts_channel_mixer.v(218) " "Net \"w_sram_a_b1\[6..5\]\" at wts_channel_mixer.v(218) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 218 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748441 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_c1\[6..5\] 0 wts_channel_mixer.v(219) " "Net \"w_sram_a_c1\[6..5\]\" at wts_channel_mixer.v(219) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 219 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748441 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_d1\[6..5\] 0 wts_channel_mixer.v(220) " "Net \"w_sram_a_d1\[6..5\]\" at wts_channel_mixer.v(220) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 220 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748442 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_sram_a_e1\[6..5\] 0 wts_channel_mixer.v(221) " "Net \"w_sram_a_e1\[6..5\]\" at wts_channel_mixer.v(221) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 221 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748442 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_a0 0 wts_channel_mixer.v(254) " "Net \"w_half_timing_a0\" at wts_channel_mixer.v(254) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 254 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748442 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_b0 0 wts_channel_mixer.v(255) " "Net \"w_half_timing_b0\" at wts_channel_mixer.v(255) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 255 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748442 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_c0 0 wts_channel_mixer.v(256) " "Net \"w_half_timing_c0\" at wts_channel_mixer.v(256) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 256 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748442 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_d0 0 wts_channel_mixer.v(257) " "Net \"w_half_timing_d0\" at wts_channel_mixer.v(257) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748442 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_e0 0 wts_channel_mixer.v(258) " "Net \"w_half_timing_e0\" at wts_channel_mixer.v(258) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 258 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748442 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_a1 0 wts_channel_mixer.v(259) " "Net \"w_half_timing_a1\" at wts_channel_mixer.v(259) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748442 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_b1 0 wts_channel_mixer.v(260) " "Net \"w_half_timing_b1\" at wts_channel_mixer.v(260) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 260 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748442 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_c1 0 wts_channel_mixer.v(261) " "Net \"w_half_timing_c1\" at wts_channel_mixer.v(261) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 261 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748442 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_d1 0 wts_channel_mixer.v(262) " "Net \"w_half_timing_d1\" at wts_channel_mixer.v(262) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 262 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748442 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_half_timing_e1 0 wts_channel_mixer.v(263) " "Net \"w_half_timing_e1\" at wts_channel_mixer.v(263) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/wts_channel_mixer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 263 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635515748442 "|wts_for_cartridge|wts_core:u_wts_core|wts_channel_mixer:u_wts_channel_mixer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_ram wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00 " "Elaborating entity \"wts_ram\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_ram:u_ram00\"" {  } { { "../rtl/wts_channel_mixer.v" "u_ram00" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_channel_volume wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0 " "Elaborating entity \"wts_channel_volume\" for hierarchy \"wts_core:u_wts_core\|wts_channel_mixer:u_wts_channel_mixer\|wts_channel_volume:u_channel_volume0\"" {  } { { "../rtl/wts_channel_mixer.v" "u_channel_volume0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_timer wts_core:u_wts_core\|wts_timer:u_wts_timer " "Elaborating entity \"wts_timer\" for hierarchy \"wts_core:u_wts_core\|wts_timer:u_wts_timer\"" {  } { { "../rtl/wts_core.v" "u_wts_timer" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 wts_timer.v(48) " "Verilog HDL assignment warning at wts_timer.v(48): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515748666 "|wts_for_cartridge|wts_core:u_wts_core|wts_timer:u_wts_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 wts_timer.v(68) " "Verilog HDL assignment warning at wts_timer.v(68): truncated value with size 3 to match size of target (2)" {  } { { "../rtl/wts_timer.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635515748667 "|wts_for_cartridge|wts_core:u_wts_core|wts_timer:u_wts_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wts_register wts_core:u_wts_core\|wts_register:u_wts_register " "Elaborating entity \"wts_register\" for hierarchy \"wts_core:u_wts_core\|wts_register:u_wts_register\"" {  } { { "../rtl/wts_core.v" "u_wts_register" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635515748667 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_ar_d0 wts_register.v(606) " "Verilog HDL Always Construct warning at wts_register.v(606): inferring latch(es) for variable \"reg_ar_d0\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635515748762 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[0\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[0\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748874 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[1\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[1\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748874 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[2\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[2\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748874 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[3\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[3\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748875 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[4\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[4\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748875 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[5\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[5\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748875 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[6\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[6\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748875 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ar_d0\[7\] wts_register.v(606) " "Inferred latch for \"reg_ar_d0\[7\]\" at wts_register.v(606)" {  } { { "../rtl/wts_register.v" "" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v" 606 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515748875 "|wts_for_cartridge|wts_core:u_wts_core|wts_register:u_wts_register"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_adsr_envelope_generator_5ch_0 wts_adsr_envelope_generator_5ch " "Node instance \"u_adsr_envelope_generator_5ch_0\" instantiates undefined entity \"wts_adsr_envelope_generator_5ch\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/wts_channel_mixer.v" "u_adsr_envelope_generator_5ch_0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 525 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1635515749037 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_adsr_envelope_generator_5ch_1 wts_adsr_envelope_generator_5ch " "Node instance \"u_adsr_envelope_generator_5ch_1\" instantiates undefined entity \"wts_adsr_envelope_generator_5ch\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/wts_channel_mixer.v" "u_adsr_envelope_generator_5ch_1" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 582 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1635515749037 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_wts_noise_generator_4ch wts_noise_generator_4ch " "Node instance \"u_wts_noise_generator_4ch\" instantiates undefined entity \"wts_noise_generator_4ch\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/wts_channel_mixer.v" "u_wts_noise_generator_4ch" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 614 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1635515749038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_tone_generator_5ch_0 wts_tone_generator_5ch " "Node instance \"u_tone_generator_5ch_0\" instantiates undefined entity \"wts_tone_generator_5ch\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/wts_channel_mixer.v" "u_tone_generator_5ch_0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 633 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1635515749038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_tone_generator_5ch_1 wts_tone_generator_5ch " "Node instance \"u_tone_generator_5ch_1\" instantiates undefined entity \"wts_tone_generator_5ch\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/wts_channel_mixer.v" "u_tone_generator_5ch_1" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 652 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1635515749038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_volume_selector0 wts_selector " "Node instance \"u_volume_selector0\" instantiates undefined entity \"wts_selector\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/wts_channel_mixer.v" "u_volume_selector0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 662 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1635515749038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_volume_selector1 wts_selector " "Node instance \"u_volume_selector1\" instantiates undefined entity \"wts_selector\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/wts_channel_mixer.v" "u_volume_selector1" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 672 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1635515749038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_enable_selector0 wts_selector " "Node instance \"u_enable_selector0\" instantiates undefined entity \"wts_selector\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/wts_channel_mixer.v" "u_enable_selector0" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 682 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1635515749038 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u_enable_selector1 wts_selector " "Node instance \"u_enable_selector1\" instantiates undefined entity \"wts_selector\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/wts_channel_mixer.v" "u_enable_selector1" { Text "C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v" 692 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1635515749038 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.map.smsg " "Generated suppressed messages file C:/Users/hra/Documents/github/wave_table_sound/quartus/output_files/wave_table_sound.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515749103 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 57 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635515749210 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 29 22:55:49 2021 " "Processing ended: Fri Oct 29 22:55:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635515749210 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635515749210 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635515749210 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515749210 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 57 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 57 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635515749881 ""}
