digraph "CFG for '_Z7getMaskPjS_jjj' function" {
	label="CFG for '_Z7getMaskPjS_jjj' function";

	Node0x61aa0a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = mul i32 %12, %11\l  %14 = add i32 %13, %6\l  %15 = icmp ult i32 %14, %2\l  br i1 %15, label %16, label %26\l|{<s0>T|<s1>F}}"];
	Node0x61aa0a0:s0 -> Node0x61abf20;
	Node0x61aa0a0:s1 -> Node0x61abfb0;
	Node0x61abf20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%16:\l16:                                               \l  %17 = zext i32 %14 to i64\l  %18 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %17\l  %19 = load i32, i32 addrspace(1)* %18, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %20 = lshr i32 %19, %3\l  %21 = and i32 %20, 1\l  %22 = icmp eq i32 %4, 0\l  %23 = zext i1 %22 to i32\l  %24 = xor i32 %21, %23\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %17\l  store i32 %24, i32 addrspace(1)* %25, align 4, !tbaa !7\l  br label %26\l}"];
	Node0x61abf20 -> Node0x61abfb0;
	Node0x61abfb0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  ret void\l}"];
}
