# Fully_Connected_layer_Verilog
