Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 13 17:58:29 2023
| Host         : LAPTOP-NUP5ASSV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.588      -27.520                     27                 1536        0.107        0.000                      0                 1536        4.500        0.000                       0                   537  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.588      -27.520                     27                 1536        0.107        0.000                      0                 1536        4.500        0.000                       0                   537  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           27  Failing Endpoints,  Worst Slack       -1.588ns,  Total Violation      -27.520ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.588ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.546ns  (logic 1.820ns (15.763%)  route 9.726ns (84.237%))
  Logic Levels:           11  (LUT4=2 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.548     5.132    man/clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=117, routed)         1.066     6.654    man/regfile/Q[2]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.778 f  man/regfile/M_temp_encoding_q[14]_i_19/O
                         net (fo=64, routed)          1.240     8.018    man/regfile/M_regfile_ra[1]
    SLICE_X49Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.142 f  man/regfile/M_temp_encoding_q[13]_i_6/O
                         net (fo=1, routed)           0.301     8.443    man/regfile/M_temp_encoding_q[13]_i_6_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.567 f  man/regfile/M_temp_encoding_q[13]_i_3/O
                         net (fo=1, routed)           0.325     8.892    man/sel_mux/M_temp_encoding_q_reg[13]_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.016 f  man/sel_mux/M_temp_encoding_q[13]_i_1/O
                         net (fo=28, routed)          1.692    10.708    man/regfile/M_alu16_a[13]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.832 f  man/regfile/M_reg_current_position_q[5]_i_14/O
                         net (fo=1, routed)           1.215    12.047    man/regfile/M_reg_current_position_q[5]_i_14_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.171 f  man/regfile/M_reg_current_position_q[5]_i_7/O
                         net (fo=1, routed)           0.644    12.815    man/regfile/M_reg_current_position_q[5]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.939 f  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          1.046    13.985    man/regfile/M_alu16_out[5]
    SLICE_X53Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.109 f  man/regfile/FSM_sequential_M_phase_q[5]_i_20/O
                         net (fo=9, routed)           0.996    15.105    man/regfile/FSM_sequential_M_phase_q[5]_i_20_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.124    15.229 f  man/regfile/FSM_sequential_M_phase_q[3]_i_7/O
                         net (fo=4, routed)           0.479    15.708    man/regfile/FSM_sequential_M_phase_q[3]_i_7_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I4_O)        0.124    15.832 r  man/regfile/M_phase_q_rep[2]_i_4/O
                         net (fo=1, routed)           0.722    16.554    man/regfile/M_phase_q_rep[2]_i_4_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I2_O)        0.124    16.678 r  man/regfile/M_phase_q_rep[2]_i_1/O
                         net (fo=1, routed)           0.000    16.678    man/M_phase_d__0[2]
    SLICE_X53Y83         FDRE                                         r  man/M_phase_q_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.435    14.839    man/clk_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  man/M_phase_q_reg_rep[2]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.029    15.091    man/M_phase_q_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -16.678    
  -------------------------------------------------------------------
                         slack                                 -1.588    

Slack (VIOLATED) :        -1.583ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.549ns  (logic 1.820ns (15.759%)  route 9.729ns (84.241%))
  Logic Levels:           11  (LUT4=2 LUT6=9)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.548     5.132    man/clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=117, routed)         1.066     6.654    man/regfile/Q[2]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  man/regfile/M_temp_encoding_q[14]_i_19/O
                         net (fo=64, routed)          1.240     8.018    man/regfile/M_regfile_ra[1]
    SLICE_X49Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.142 r  man/regfile/M_temp_encoding_q[13]_i_6/O
                         net (fo=1, routed)           0.301     8.443    man/regfile/M_temp_encoding_q[13]_i_6_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.567 r  man/regfile/M_temp_encoding_q[13]_i_3/O
                         net (fo=1, routed)           0.325     8.892    man/sel_mux/M_temp_encoding_q_reg[13]_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.016 r  man/sel_mux/M_temp_encoding_q[13]_i_1/O
                         net (fo=28, routed)          1.692    10.708    man/regfile/M_alu16_a[13]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  man/regfile/M_reg_current_position_q[5]_i_14/O
                         net (fo=1, routed)           1.215    12.047    man/regfile/M_reg_current_position_q[5]_i_14_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.171 r  man/regfile/M_reg_current_position_q[5]_i_7/O
                         net (fo=1, routed)           0.644    12.815    man/regfile/M_reg_current_position_q[5]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.939 r  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          1.046    13.985    man/regfile/M_alu16_out[5]
    SLICE_X53Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.109 r  man/regfile/FSM_sequential_M_phase_q[5]_i_20/O
                         net (fo=9, routed)           0.996    15.105    man/regfile/FSM_sequential_M_phase_q[5]_i_20_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.124    15.229 r  man/regfile/FSM_sequential_M_phase_q[3]_i_7/O
                         net (fo=4, routed)           0.480    15.709    man/regfile/FSM_sequential_M_phase_q[3]_i_7_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I1_O)        0.124    15.833 r  man/regfile/M_phase_q_rep[3]_i_2/O
                         net (fo=1, routed)           0.723    16.557    man/regfile/M_phase_q_rep[3]_i_2_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.681 r  man/regfile/M_phase_q_rep[3]_i_1/O
                         net (fo=1, routed)           0.000    16.681    man/M_phase_d__0[3]
    SLICE_X53Y88         FDRE                                         r  man/M_phase_q_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.439    14.843    man/clk_IBUF_BUFG
    SLICE_X53Y88         FDRE                                         r  man/M_phase_q_reg_rep[3]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X53Y88         FDRE (Setup_fdre_C_D)        0.032    15.098    man/M_phase_q_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -16.681    
  -------------------------------------------------------------------
                         slack                                 -1.583    

Slack (VIOLATED) :        -1.445ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.416ns  (logic 1.820ns (15.942%)  route 9.596ns (84.058%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.546     5.130    man/clk_IBUF_BUFG
    SLICE_X55Y79         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  man/FSM_sequential_M_phase_q_reg[5]/Q
                         net (fo=84, routed)          1.062     6.648    man/regfile/Q[5]
    SLICE_X55Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.772 r  man/regfile/M_temp_encoding_q[14]_i_19/O
                         net (fo=64, routed)          1.240     8.012    man/regfile/M_regfile_ra[1]
    SLICE_X49Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.136 r  man/regfile/M_temp_encoding_q[13]_i_6/O
                         net (fo=1, routed)           0.301     8.437    man/regfile/M_temp_encoding_q[13]_i_6_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.561 r  man/regfile/M_temp_encoding_q[13]_i_3/O
                         net (fo=1, routed)           0.325     8.886    man/sel_mux/M_temp_encoding_q_reg[13]_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.010 r  man/sel_mux/M_temp_encoding_q[13]_i_1/O
                         net (fo=28, routed)          1.692    10.702    man/regfile/M_alu16_a[13]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.826 r  man/regfile/M_reg_current_position_q[5]_i_14/O
                         net (fo=1, routed)           1.215    12.041    man/regfile/M_reg_current_position_q[5]_i_14_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.165 r  man/regfile/M_reg_current_position_q[5]_i_7/O
                         net (fo=1, routed)           0.644    12.809    man/regfile/M_reg_current_position_q[5]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.933 r  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          1.046    13.978    man/regfile/M_alu16_out[5]
    SLICE_X53Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.102 r  man/regfile/FSM_sequential_M_phase_q[5]_i_20/O
                         net (fo=9, routed)           0.575    14.677    man/regfile/FSM_sequential_M_phase_q[5]_i_20_n_0
    SLICE_X52Y83         LUT5 (Prop_lut5_I1_O)        0.124    14.801 f  man/regfile/FSM_sequential_M_phase_q[2]_i_8/O
                         net (fo=10, routed)          0.672    15.473    man/regfile/FSM_sequential_M_phase_q[2]_i_8_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I2_O)        0.124    15.597 r  man/regfile/FSM_sequential_M_phase_q[2]_i_6/O
                         net (fo=1, routed)           0.825    16.422    man/regfile/FSM_sequential_M_phase_q[2]_i_6_n_0
    SLICE_X55Y81         LUT6 (Prop_lut6_I4_O)        0.124    16.546 r  man/regfile/FSM_sequential_M_phase_q[2]_i_1/O
                         net (fo=1, routed)           0.000    16.546    man/regfile_n_10
    SLICE_X55Y81         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.432    14.836    man/clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X55Y81         FDRE (Setup_fdre_C_D)        0.029    15.102    man/FSM_sequential_M_phase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -16.546    
  -------------------------------------------------------------------
                         slack                                 -1.445    

Slack (VIOLATED) :        -1.433ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.452ns  (logic 1.820ns (15.892%)  route 9.632ns (84.108%))
  Logic Levels:           11  (LUT4=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.548     5.132    man/clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=117, routed)         1.066     6.654    man/regfile/Q[2]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  man/regfile/M_temp_encoding_q[14]_i_19/O
                         net (fo=64, routed)          1.240     8.018    man/regfile/M_regfile_ra[1]
    SLICE_X49Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.142 r  man/regfile/M_temp_encoding_q[13]_i_6/O
                         net (fo=1, routed)           0.301     8.443    man/regfile/M_temp_encoding_q[13]_i_6_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.567 r  man/regfile/M_temp_encoding_q[13]_i_3/O
                         net (fo=1, routed)           0.325     8.892    man/sel_mux/M_temp_encoding_q_reg[13]_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.016 r  man/sel_mux/M_temp_encoding_q[13]_i_1/O
                         net (fo=28, routed)          1.692    10.708    man/regfile/M_alu16_a[13]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  man/regfile/M_reg_current_position_q[5]_i_14/O
                         net (fo=1, routed)           1.215    12.047    man/regfile/M_reg_current_position_q[5]_i_14_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.171 r  man/regfile/M_reg_current_position_q[5]_i_7/O
                         net (fo=1, routed)           0.644    12.815    man/regfile/M_reg_current_position_q[5]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.939 r  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          1.046    13.985    man/regfile/M_alu16_out[5]
    SLICE_X53Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.109 r  man/regfile/FSM_sequential_M_phase_q[5]_i_20/O
                         net (fo=9, routed)           0.996    15.105    man/regfile/FSM_sequential_M_phase_q[5]_i_20_n_0
    SLICE_X54Y86         LUT6 (Prop_lut6_I3_O)        0.124    15.229 r  man/regfile/FSM_sequential_M_phase_q[3]_i_7/O
                         net (fo=4, routed)           0.335    15.564    man/regfile/FSM_sequential_M_phase_q[3]_i_7_n_0
    SLICE_X57Y86         LUT6 (Prop_lut6_I4_O)        0.124    15.688 r  man/regfile/FSM_sequential_M_phase_q[3]_i_5/O
                         net (fo=1, routed)           0.772    16.460    man/regfile/FSM_sequential_M_phase_q[3]_i_5_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I1_O)        0.124    16.584 r  man/regfile/FSM_sequential_M_phase_q[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.584    man/regfile_n_9
    SLICE_X54Y79         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431    14.835    man/clk_IBUF_BUFG
    SLICE_X54Y79         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[3]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)        0.079    15.151    man/FSM_sequential_M_phase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -16.584    
  -------------------------------------------------------------------
                         slack                                 -1.433    

Slack (VIOLATED) :        -1.420ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.432ns  (logic 1.820ns (15.920%)  route 9.612ns (84.080%))
  Logic Levels:           11  (LUT4=2 LUT6=9)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.548     5.132    man/clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=117, routed)         1.066     6.654    man/regfile/Q[2]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.778 f  man/regfile/M_temp_encoding_q[14]_i_19/O
                         net (fo=64, routed)          1.240     8.018    man/regfile/M_regfile_ra[1]
    SLICE_X49Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.142 f  man/regfile/M_temp_encoding_q[13]_i_6/O
                         net (fo=1, routed)           0.301     8.443    man/regfile/M_temp_encoding_q[13]_i_6_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.567 f  man/regfile/M_temp_encoding_q[13]_i_3/O
                         net (fo=1, routed)           0.325     8.892    man/sel_mux/M_temp_encoding_q_reg[13]_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.016 f  man/sel_mux/M_temp_encoding_q[13]_i_1/O
                         net (fo=28, routed)          1.692    10.708    man/regfile/M_alu16_a[13]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.832 f  man/regfile/M_reg_current_position_q[5]_i_14/O
                         net (fo=1, routed)           1.215    12.047    man/regfile/M_reg_current_position_q[5]_i_14_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.171 f  man/regfile/M_reg_current_position_q[5]_i_7/O
                         net (fo=1, routed)           0.644    12.815    man/regfile/M_reg_current_position_q[5]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.939 f  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          1.046    13.985    man/regfile/M_alu16_out[5]
    SLICE_X53Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.109 f  man/regfile/FSM_sequential_M_phase_q[5]_i_20/O
                         net (fo=9, routed)           0.793    14.902    man/regfile/FSM_sequential_M_phase_q[5]_i_20_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.124    15.026 f  man/regfile/FSM_sequential_M_phase_q[5]_i_17/O
                         net (fo=12, routed)          0.631    15.657    man/regfile/FSM_sequential_M_phase_q[5]_i_17_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I5_O)        0.124    15.781 r  man/regfile/M_phase_q_rep[1]_i_3/O
                         net (fo=1, routed)           0.659    16.440    man/regfile/M_phase_q_rep[1]_i_3_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I1_O)        0.124    16.564 r  man/regfile/M_phase_q_rep[1]_i_1/O
                         net (fo=1, routed)           0.000    16.564    man/M_phase_d__0[1]
    SLICE_X52Y86         FDRE                                         r  man/M_phase_q_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.437    14.841    man/clk_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  man/M_phase_q_reg_rep[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X52Y86         FDRE (Setup_fdre_C_D)        0.081    15.145    man/M_phase_q_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -16.564    
  -------------------------------------------------------------------
                         slack                                 -1.420    

Slack (VIOLATED) :        -1.362ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.379ns  (logic 1.820ns (15.995%)  route 9.559ns (84.005%))
  Logic Levels:           11  (LUT4=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.548     5.132    man/clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=117, routed)         1.066     6.654    man/regfile/Q[2]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  man/regfile/M_temp_encoding_q[14]_i_19/O
                         net (fo=64, routed)          1.240     8.018    man/regfile/M_regfile_ra[1]
    SLICE_X49Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.142 r  man/regfile/M_temp_encoding_q[13]_i_6/O
                         net (fo=1, routed)           0.301     8.443    man/regfile/M_temp_encoding_q[13]_i_6_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.567 r  man/regfile/M_temp_encoding_q[13]_i_3/O
                         net (fo=1, routed)           0.325     8.892    man/sel_mux/M_temp_encoding_q_reg[13]_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.016 r  man/sel_mux/M_temp_encoding_q[13]_i_1/O
                         net (fo=28, routed)          1.692    10.708    man/regfile/M_alu16_a[13]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  man/regfile/M_reg_current_position_q[5]_i_14/O
                         net (fo=1, routed)           1.215    12.047    man/regfile/M_reg_current_position_q[5]_i_14_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.171 r  man/regfile/M_reg_current_position_q[5]_i_7/O
                         net (fo=1, routed)           0.644    12.815    man/regfile/M_reg_current_position_q[5]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.939 r  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          1.046    13.985    man/regfile/M_alu16_out[5]
    SLICE_X53Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.109 r  man/regfile/FSM_sequential_M_phase_q[5]_i_20/O
                         net (fo=9, routed)           0.719    14.828    man/regfile/FSM_sequential_M_phase_q[5]_i_20_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.952 r  man/regfile/FSM_sequential_M_phase_q[5]_i_16/O
                         net (fo=9, routed)           0.709    15.661    man/regfile/FSM_sequential_M_phase_q[5]_i_16_n_0
    SLICE_X56Y80         LUT6 (Prop_lut6_I1_O)        0.124    15.785 r  man/regfile/FSM_sequential_M_phase_q[4]_i_7/O
                         net (fo=1, routed)           0.602    16.387    man/regfile/FSM_sequential_M_phase_q[4]_i_7_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I5_O)        0.124    16.511 r  man/regfile/FSM_sequential_M_phase_q[4]_i_1/O
                         net (fo=1, routed)           0.000    16.511    man/regfile_n_8
    SLICE_X54Y80         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431    14.835    man/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[4]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X54Y80         FDRE (Setup_fdre_C_D)        0.077    15.149    man/FSM_sequential_M_phase_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -16.511    
  -------------------------------------------------------------------
                         slack                                 -1.362    

Slack (VIOLATED) :        -1.340ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.346ns  (logic 1.820ns (16.041%)  route 9.526ns (83.959%))
  Logic Levels:           11  (LUT4=2 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.548     5.132    man/clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=117, routed)         1.066     6.654    man/regfile/Q[2]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  man/regfile/M_temp_encoding_q[14]_i_19/O
                         net (fo=64, routed)          1.240     8.018    man/regfile/M_regfile_ra[1]
    SLICE_X49Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.142 r  man/regfile/M_temp_encoding_q[13]_i_6/O
                         net (fo=1, routed)           0.301     8.443    man/regfile/M_temp_encoding_q[13]_i_6_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.567 r  man/regfile/M_temp_encoding_q[13]_i_3/O
                         net (fo=1, routed)           0.325     8.892    man/sel_mux/M_temp_encoding_q_reg[13]_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.016 r  man/sel_mux/M_temp_encoding_q[13]_i_1/O
                         net (fo=28, routed)          1.692    10.708    man/regfile/M_alu16_a[13]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  man/regfile/M_reg_current_position_q[5]_i_14/O
                         net (fo=1, routed)           1.215    12.047    man/regfile/M_reg_current_position_q[5]_i_14_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.171 r  man/regfile/M_reg_current_position_q[5]_i_7/O
                         net (fo=1, routed)           0.644    12.815    man/regfile/M_reg_current_position_q[5]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.939 r  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          1.046    13.985    man/regfile/M_alu16_out[5]
    SLICE_X53Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.109 r  man/regfile/FSM_sequential_M_phase_q[5]_i_20/O
                         net (fo=9, routed)           0.719    14.828    man/regfile/FSM_sequential_M_phase_q[5]_i_20_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.952 r  man/regfile/FSM_sequential_M_phase_q[5]_i_16/O
                         net (fo=9, routed)           0.531    15.483    man/regfile/FSM_sequential_M_phase_q[5]_i_16_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I5_O)        0.124    15.607 r  man/regfile/M_phase_q_rep[0]_i_3/O
                         net (fo=1, routed)           0.748    16.354    man/regfile/M_phase_q_rep[0]_i_3_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I1_O)        0.124    16.478 r  man/regfile/M_phase_q_rep[0]_i_1/O
                         net (fo=1, routed)           0.000    16.478    man/M_phase_d__0[0]
    SLICE_X52Y83         FDRE                                         r  man/M_phase_q_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.435    14.839    man/clk_IBUF_BUFG
    SLICE_X52Y83         FDRE                                         r  man/M_phase_q_reg_rep[0]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X52Y83         FDRE (Setup_fdre_C_D)        0.077    15.139    man/M_phase_q_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -16.478    
  -------------------------------------------------------------------
                         slack                                 -1.340    

Slack (VIOLATED) :        -1.328ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.289ns  (logic 1.820ns (16.122%)  route 9.469ns (83.878%))
  Logic Levels:           11  (LUT4=2 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.548     5.132    man/clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=117, routed)         1.066     6.654    man/regfile/Q[2]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  man/regfile/M_temp_encoding_q[14]_i_19/O
                         net (fo=64, routed)          1.240     8.018    man/regfile/M_regfile_ra[1]
    SLICE_X49Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.142 r  man/regfile/M_temp_encoding_q[13]_i_6/O
                         net (fo=1, routed)           0.301     8.443    man/regfile/M_temp_encoding_q[13]_i_6_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.567 r  man/regfile/M_temp_encoding_q[13]_i_3/O
                         net (fo=1, routed)           0.325     8.892    man/sel_mux/M_temp_encoding_q_reg[13]_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.016 r  man/sel_mux/M_temp_encoding_q[13]_i_1/O
                         net (fo=28, routed)          1.692    10.708    man/regfile/M_alu16_a[13]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  man/regfile/M_reg_current_position_q[5]_i_14/O
                         net (fo=1, routed)           1.215    12.047    man/regfile/M_reg_current_position_q[5]_i_14_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.171 r  man/regfile/M_reg_current_position_q[5]_i_7/O
                         net (fo=1, routed)           0.644    12.815    man/regfile/M_reg_current_position_q[5]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.939 r  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          1.046    13.985    man/regfile/M_alu16_out[5]
    SLICE_X53Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.109 r  man/regfile/FSM_sequential_M_phase_q[5]_i_20/O
                         net (fo=9, routed)           0.719    14.828    man/regfile/FSM_sequential_M_phase_q[5]_i_20_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.952 r  man/regfile/FSM_sequential_M_phase_q[5]_i_16/O
                         net (fo=9, routed)           0.531    15.483    man/regfile/FSM_sequential_M_phase_q[5]_i_16_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.607 f  man/regfile/M_phase_q_rep[5]_i_2/O
                         net (fo=2, routed)           0.690    16.297    man/regfile/M_phase_q_rep[5]_i_2_n_0
    SLICE_X53Y83         LUT6 (Prop_lut6_I0_O)        0.124    16.421 r  man/regfile/M_phase_q_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    16.421    man/M_phase_d__0[5]
    SLICE_X53Y83         FDRE                                         r  man/M_phase_q_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.435    14.839    man/clk_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  man/M_phase_q_reg_rep[5]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.031    15.093    man/M_phase_q_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -16.421    
  -------------------------------------------------------------------
                         slack                                 -1.328    

Slack (VIOLATED) :        -1.301ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/FSM_sequential_M_phase_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.319ns  (logic 1.820ns (16.079%)  route 9.499ns (83.921%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.548     5.132    man/clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=117, routed)         1.066     6.654    man/regfile/Q[2]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  man/regfile/M_temp_encoding_q[14]_i_19/O
                         net (fo=64, routed)          1.240     8.018    man/regfile/M_regfile_ra[1]
    SLICE_X49Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.142 r  man/regfile/M_temp_encoding_q[13]_i_6/O
                         net (fo=1, routed)           0.301     8.443    man/regfile/M_temp_encoding_q[13]_i_6_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.567 r  man/regfile/M_temp_encoding_q[13]_i_3/O
                         net (fo=1, routed)           0.325     8.892    man/sel_mux/M_temp_encoding_q_reg[13]_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.016 r  man/sel_mux/M_temp_encoding_q[13]_i_1/O
                         net (fo=28, routed)          1.692    10.708    man/regfile/M_alu16_a[13]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  man/regfile/M_reg_current_position_q[5]_i_14/O
                         net (fo=1, routed)           1.215    12.047    man/regfile/M_reg_current_position_q[5]_i_14_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.171 r  man/regfile/M_reg_current_position_q[5]_i_7/O
                         net (fo=1, routed)           0.644    12.815    man/regfile/M_reg_current_position_q[5]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.939 r  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          1.046    13.985    man/regfile/M_alu16_out[5]
    SLICE_X53Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.109 r  man/regfile/FSM_sequential_M_phase_q[5]_i_20/O
                         net (fo=9, routed)           0.575    14.684    man/regfile/FSM_sequential_M_phase_q[5]_i_20_n_0
    SLICE_X52Y83         LUT5 (Prop_lut5_I1_O)        0.124    14.808 f  man/regfile/FSM_sequential_M_phase_q[2]_i_8/O
                         net (fo=10, routed)          0.656    15.464    man/regfile/FSM_sequential_M_phase_q[2]_i_8_n_0
    SLICE_X53Y80         LUT6 (Prop_lut6_I0_O)        0.124    15.588 f  man/regfile/FSM_sequential_M_phase_q[1]_i_4/O
                         net (fo=1, routed)           0.739    16.327    man/regfile/FSM_sequential_M_phase_q[1]_i_4_n_0
    SLICE_X54Y80         LUT6 (Prop_lut6_I4_O)        0.124    16.451 r  man/regfile/FSM_sequential_M_phase_q[1]_i_1/O
                         net (fo=1, routed)           0.000    16.451    man/regfile_n_11
    SLICE_X54Y80         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.431    14.835    man/clk_IBUF_BUFG
    SLICE_X54Y80         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[1]/C
                         clock pessimism              0.272    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X54Y80         FDRE (Setup_fdre_C_D)        0.079    15.151    man/FSM_sequential_M_phase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -16.451    
  -------------------------------------------------------------------
                         slack                                 -1.301    

Slack (VIOLATED) :        -1.204ns  (required time - arrival time)
  Source:                 man/FSM_sequential_M_phase_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/M_phase_q_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.208ns  (logic 1.820ns (16.238%)  route 9.388ns (83.762%))
  Logic Levels:           11  (LUT4=2 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.548     5.132    man/clk_IBUF_BUFG
    SLICE_X55Y81         FDRE                                         r  man/FSM_sequential_M_phase_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.456     5.588 r  man/FSM_sequential_M_phase_q_reg[2]/Q
                         net (fo=117, routed)         1.066     6.654    man/regfile/Q[2]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.124     6.778 r  man/regfile/M_temp_encoding_q[14]_i_19/O
                         net (fo=64, routed)          1.240     8.018    man/regfile/M_regfile_ra[1]
    SLICE_X49Y87         LUT4 (Prop_lut4_I2_O)        0.124     8.142 r  man/regfile/M_temp_encoding_q[13]_i_6/O
                         net (fo=1, routed)           0.301     8.443    man/regfile/M_temp_encoding_q[13]_i_6_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.567 r  man/regfile/M_temp_encoding_q[13]_i_3/O
                         net (fo=1, routed)           0.325     8.892    man/sel_mux/M_temp_encoding_q_reg[13]_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     9.016 r  man/sel_mux/M_temp_encoding_q[13]_i_1/O
                         net (fo=28, routed)          1.692    10.708    man/regfile/M_alu16_a[13]
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    10.832 r  man/regfile/M_reg_current_position_q[5]_i_14/O
                         net (fo=1, routed)           1.215    12.047    man/regfile/M_reg_current_position_q[5]_i_14_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I2_O)        0.124    12.171 r  man/regfile/M_reg_current_position_q[5]_i_7/O
                         net (fo=1, routed)           0.644    12.815    man/regfile/M_reg_current_position_q[5]_i_7_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.939 r  man/regfile/M_reg_current_position_q[5]_i_1/O
                         net (fo=16, routed)          1.046    13.985    man/regfile/M_alu16_out[5]
    SLICE_X53Y83         LUT4 (Prop_lut4_I3_O)        0.124    14.109 r  man/regfile/FSM_sequential_M_phase_q[5]_i_20/O
                         net (fo=9, routed)           0.719    14.828    man/regfile/FSM_sequential_M_phase_q[5]_i_20_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I4_O)        0.124    14.952 r  man/regfile/FSM_sequential_M_phase_q[5]_i_16/O
                         net (fo=9, routed)           0.531    15.483    man/regfile/FSM_sequential_M_phase_q[5]_i_16_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I4_O)        0.124    15.607 f  man/regfile/M_phase_q_rep[5]_i_2/O
                         net (fo=2, routed)           0.609    16.216    man/regfile/M_phase_q_rep[5]_i_2_n_0
    SLICE_X56Y81         LUT6 (Prop_lut6_I3_O)        0.124    16.340 r  man/regfile/M_phase_q_rep[4]_i_1/O
                         net (fo=1, routed)           0.000    16.340    man/M_phase_d__0[4]
    SLICE_X56Y81         FDRE                                         r  man/M_phase_q_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         1.433    14.837    man/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  man/M_phase_q_reg_rep[4]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X56Y81         FDRE (Setup_fdre_C_D)        0.077    15.137    man/M_phase_q_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -16.340    
  -------------------------------------------------------------------
                         slack                                 -1.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.553%)  route 0.292ns (67.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.547     1.491    reset_cond/clk_IBUF_BUFG
    SLICE_X35Y75         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDSE (Prop_fdse_C_Q)         0.141     1.632 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.292     1.924    reset_cond/M_stage_d[3]
    SLICE_X42Y78         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.819     2.008    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y78         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.758    
    SLICE_X42Y78         FDSE (Hold_fdse_C_D)         0.059     1.817    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.038%)  route 0.057ns (28.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.552     1.496    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X33Y79         FDRE                                         r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  man/led_out_gen_0[3].led_out/M_temp_encoding_q_reg[12]/Q
                         net (fo=1, routed)           0.057     1.694    man/led_out_gen_0[3].led_out/M_temp_encoding_q[12]
    SLICE_X32Y79         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.818     2.008    man/led_out_gen_0[3].led_out/clk_IBUF_BUFG
    SLICE_X32Y79         FDRE                                         r  man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X32Y79         FDRE (Hold_fdre_C_D)         0.047     1.556    man/led_out_gen_0[3].led_out/M_led_encoding_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.555     1.499    man/led_out_gen_0[0].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X28Y82         FDRE                                         r  man/led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  man/led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.074     1.714    man/led_out_gen_0[0].led_out/led_strip/M_ctr_q[1]
    SLICE_X29Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.759 r  man/led_out_gen_0[0].led_out/led_strip/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.759    man/led_out_gen_0[0].led_out/led_strip/M_ctr_q[4]_i_1_n_0
    SLICE_X29Y82         FDRE                                         r  man/led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.822     2.012    man/led_out_gen_0[0].led_out/led_strip/clk_IBUF_BUFG
    SLICE_X29Y82         FDRE                                         r  man/led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X29Y82         FDRE (Hold_fdre_C_D)         0.092     1.604    man/led_out_gen_0[0].led_out/led_strip/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.556     1.500    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[13]/Q
                         net (fo=1, routed)           0.102     1.743    man/led_out_gen_0[0].led_out/M_temp_encoding_q[13]
    SLICE_X31Y83         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.822     2.012    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X31Y83         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[13]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.070     1.584    man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.065%)  route 0.102ns (41.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.557     1.501    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[10]/Q
                         net (fo=1, routed)           0.102     1.744    man/led_out_gen_0[0].led_out/M_temp_encoding_q[10]
    SLICE_X31Y84         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.823     2.013    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[10]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.070     1.585    man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.557     1.501    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[2]/Q
                         net (fo=1, routed)           0.103     1.745    man/led_out_gen_0[0].led_out/M_temp_encoding_q[2]
    SLICE_X31Y84         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.823     2.013    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[2]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.070     1.585    man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.821%)  route 0.103ns (42.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.556     1.500    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X32Y83         FDRE                                         r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[1]/Q
                         net (fo=1, routed)           0.103     1.744    man/led_out_gen_0[0].led_out/M_temp_encoding_q[1]
    SLICE_X31Y83         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.822     2.012    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X31Y83         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[1]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.066     1.580    man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.821%)  route 0.103ns (42.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.557     1.501    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X32Y84         FDRE                                         r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  man/led_out_gen_0[0].led_out/M_temp_encoding_q_reg[14]/Q
                         net (fo=1, routed)           0.103     1.745    man/led_out_gen_0[0].led_out/M_temp_encoding_q[14]
    SLICE_X31Y84         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.823     2.013    man/led_out_gen_0[0].led_out/clk_IBUF_BUFG
    SLICE_X31Y84         FDRE                                         r  man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[14]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.066     1.581    man/led_out_gen_0[0].led_out/M_led_encoding_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.553     1.497    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[8]/Q
                         net (fo=1, routed)           0.112     1.750    man/led_out_gen_0[1].led_out/M_temp_encoding_q[8]
    SLICE_X35Y82         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.820     2.010    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X35Y82         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]/C
                         clock pessimism             -0.499     1.512    
    SLICE_X35Y82         FDRE (Hold_fdre_C_D)         0.072     1.584    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.554     1.498    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X33Y81         FDRE                                         r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  man/led_out_gen_0[1].led_out/M_temp_encoding_q_reg[5]/Q
                         net (fo=1, routed)           0.112     1.751    man/led_out_gen_0[1].led_out/M_temp_encoding_q[5]
    SLICE_X33Y82         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=536, routed)         0.821     2.011    man/led_out_gen_0[1].led_out/clk_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[5]/C
                         clock pessimism             -0.499     1.513    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.072     1.585    man/led_out_gen_0[1].led_out/M_led_encoding_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y72   M_test_mode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y68   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y69   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y69   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y69   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y85   man/regfile/M_reg_current_colour_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y86   man/regfile/M_reg_current_colour_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y88   man/regfile/M_reg_guess_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y85   man/regfile/M_reg_guess_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y85   man/regfile/M_reg_guess_q_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y87   man/regfile/M_reg_guess_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y85   man/regfile/M_reg_hint_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y85   man/regfile/M_reg_hint_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y84   man/regfile/M_reg_temp_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y84   man/regfile/M_reg_temp_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y70   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y71   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y69   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y69   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y69   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y70   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y70   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y70   buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[6]/C



