#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022002bdf350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000022002c54050_0 .net "PC", 31 0, v0000022002c172f0_0;  1 drivers
v0000022002c53790_0 .var "clk", 0 0;
v0000022002c538d0_0 .net "clkout", 0 0, L_0000022002c555d0;  1 drivers
v0000022002c53150_0 .net "cycles_consumed", 31 0, v0000022002c54230_0;  1 drivers
v0000022002c54190_0 .var "rst", 0 0;
S_0000022002b85d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000022002bdf350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000022002bf2030 .param/l "RType" 0 4 2, C4<000000>;
P_0000022002bf2068 .param/l "add" 0 4 5, C4<100000>;
P_0000022002bf20a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000022002bf20d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000022002bf2110 .param/l "and_" 0 4 5, C4<100100>;
P_0000022002bf2148 .param/l "andi" 0 4 8, C4<001100>;
P_0000022002bf2180 .param/l "beq" 0 4 10, C4<000100>;
P_0000022002bf21b8 .param/l "bne" 0 4 10, C4<000101>;
P_0000022002bf21f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022002bf2228 .param/l "j" 0 4 12, C4<000010>;
P_0000022002bf2260 .param/l "jal" 0 4 12, C4<000011>;
P_0000022002bf2298 .param/l "jr" 0 4 6, C4<001000>;
P_0000022002bf22d0 .param/l "lw" 0 4 8, C4<100011>;
P_0000022002bf2308 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022002bf2340 .param/l "or_" 0 4 5, C4<100101>;
P_0000022002bf2378 .param/l "ori" 0 4 8, C4<001101>;
P_0000022002bf23b0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022002bf23e8 .param/l "sll" 0 4 6, C4<000000>;
P_0000022002bf2420 .param/l "slt" 0 4 5, C4<101010>;
P_0000022002bf2458 .param/l "slti" 0 4 8, C4<101010>;
P_0000022002bf2490 .param/l "srl" 0 4 6, C4<000010>;
P_0000022002bf24c8 .param/l "sub" 0 4 5, C4<100010>;
P_0000022002bf2500 .param/l "subu" 0 4 5, C4<100011>;
P_0000022002bf2538 .param/l "sw" 0 4 8, C4<101011>;
P_0000022002bf2570 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022002bf25a8 .param/l "xori" 0 4 8, C4<001110>;
L_0000022002c55330 .functor NOT 1, v0000022002c54190_0, C4<0>, C4<0>, C4<0>;
L_0000022002c558e0 .functor NOT 1, v0000022002c54190_0, C4<0>, C4<0>, C4<0>;
L_0000022002c552c0 .functor NOT 1, v0000022002c54190_0, C4<0>, C4<0>, C4<0>;
L_0000022002c55a30 .functor NOT 1, v0000022002c54190_0, C4<0>, C4<0>, C4<0>;
L_0000022002c55d40 .functor NOT 1, v0000022002c54190_0, C4<0>, C4<0>, C4<0>;
L_0000022002c54fb0 .functor NOT 1, v0000022002c54190_0, C4<0>, C4<0>, C4<0>;
L_0000022002c55950 .functor NOT 1, v0000022002c54190_0, C4<0>, C4<0>, C4<0>;
L_0000022002c553a0 .functor NOT 1, v0000022002c54190_0, C4<0>, C4<0>, C4<0>;
L_0000022002c555d0 .functor OR 1, v0000022002c53790_0, v0000022002be9a30_0, C4<0>, C4<0>;
L_0000022002c55bf0 .functor OR 1, L_0000022002c9ed50, L_0000022002c9e490, C4<0>, C4<0>;
L_0000022002c55aa0 .functor AND 1, L_0000022002c9e530, L_0000022002c9f570, C4<1>, C4<1>;
L_0000022002c55b10 .functor NOT 1, v0000022002c54190_0, C4<0>, C4<0>, C4<0>;
L_0000022002c55020 .functor OR 1, L_0000022002c9f430, L_0000022002c9f4d0, C4<0>, C4<0>;
L_0000022002c55db0 .functor OR 1, L_0000022002c55020, L_0000022002c9fa70, C4<0>, C4<0>;
L_0000022002c55b80 .functor OR 1, L_0000022002c9e850, L_0000022002cb5be0, C4<0>, C4<0>;
L_0000022002c55640 .functor AND 1, L_0000022002c9e350, L_0000022002c55b80, C4<1>, C4<1>;
L_0000022002c54ed0 .functor OR 1, L_0000022002cb5460, L_0000022002cb4420, C4<0>, C4<0>;
L_0000022002c55c60 .functor AND 1, L_0000022002cb5780, L_0000022002c54ed0, C4<1>, C4<1>;
L_0000022002c55100 .functor NOT 1, L_0000022002c555d0, C4<0>, C4<0>, C4<0>;
v0000022002c17a70_0 .net "ALUOp", 3 0, v0000022002be9850_0;  1 drivers
v0000022002c17cf0_0 .net "ALUResult", 31 0, v0000022002c18470_0;  1 drivers
v0000022002c17d90_0 .net "ALUSrc", 0 0, v0000022002bead90_0;  1 drivers
v0000022002c1ddc0_0 .net "ALUin2", 31 0, L_0000022002cb4f60;  1 drivers
v0000022002c1cec0_0 .net "MemReadEn", 0 0, v0000022002be98f0_0;  1 drivers
v0000022002c1e4a0_0 .net "MemWriteEn", 0 0, v0000022002beae30_0;  1 drivers
v0000022002c1cc40_0 .net "MemtoReg", 0 0, v0000022002be9990_0;  1 drivers
v0000022002c1e5e0_0 .net "PC", 31 0, v0000022002c172f0_0;  alias, 1 drivers
v0000022002c1c920_0 .net "PCPlus1", 31 0, L_0000022002c9ecb0;  1 drivers
v0000022002c1ce20_0 .net "PCsrc", 0 0, v0000022002c185b0_0;  1 drivers
v0000022002c1d6e0_0 .net "RegDst", 0 0, v0000022002bea930_0;  1 drivers
v0000022002c1de60_0 .net "RegWriteEn", 0 0, v0000022002be9e90_0;  1 drivers
v0000022002c1e680_0 .net "WriteRegister", 4 0, L_0000022002c9f930;  1 drivers
v0000022002c1d640_0 .net *"_ivl_0", 0 0, L_0000022002c55330;  1 drivers
L_0000022002c55ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022002c1d780_0 .net/2u *"_ivl_10", 4 0, L_0000022002c55ee0;  1 drivers
L_0000022002c562d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c1dbe0_0 .net *"_ivl_101", 15 0, L_0000022002c562d0;  1 drivers
v0000022002c1e040_0 .net *"_ivl_102", 31 0, L_0000022002c9eb70;  1 drivers
L_0000022002c56318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c1d8c0_0 .net *"_ivl_105", 25 0, L_0000022002c56318;  1 drivers
L_0000022002c56360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c1e360_0 .net/2u *"_ivl_106", 31 0, L_0000022002c56360;  1 drivers
v0000022002c1e2c0_0 .net *"_ivl_108", 0 0, L_0000022002c9e530;  1 drivers
L_0000022002c563a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000022002c1d3c0_0 .net/2u *"_ivl_110", 5 0, L_0000022002c563a8;  1 drivers
v0000022002c1d000_0 .net *"_ivl_112", 0 0, L_0000022002c9f570;  1 drivers
v0000022002c1d820_0 .net *"_ivl_115", 0 0, L_0000022002c55aa0;  1 drivers
v0000022002c1e720_0 .net *"_ivl_116", 47 0, L_0000022002c9f610;  1 drivers
L_0000022002c563f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c1c9c0_0 .net *"_ivl_119", 15 0, L_0000022002c563f0;  1 drivers
L_0000022002c55f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022002c1d280_0 .net/2u *"_ivl_12", 5 0, L_0000022002c55f28;  1 drivers
v0000022002c1daa0_0 .net *"_ivl_120", 47 0, L_0000022002c9def0;  1 drivers
L_0000022002c56438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c1e400_0 .net *"_ivl_123", 15 0, L_0000022002c56438;  1 drivers
v0000022002c1d960_0 .net *"_ivl_125", 0 0, L_0000022002c9e670;  1 drivers
v0000022002c1da00_0 .net *"_ivl_126", 31 0, L_0000022002c9f2f0;  1 drivers
v0000022002c1db40_0 .net *"_ivl_128", 47 0, L_0000022002c9e710;  1 drivers
v0000022002c1df00_0 .net *"_ivl_130", 47 0, L_0000022002c9f110;  1 drivers
v0000022002c1e0e0_0 .net *"_ivl_132", 47 0, L_0000022002c9e990;  1 drivers
v0000022002c1d5a0_0 .net *"_ivl_134", 47 0, L_0000022002c9ea30;  1 drivers
v0000022002c1e7c0_0 .net *"_ivl_14", 0 0, L_0000022002c529d0;  1 drivers
v0000022002c1cf60_0 .net *"_ivl_140", 0 0, L_0000022002c55b10;  1 drivers
L_0000022002c564c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c1dc80_0 .net/2u *"_ivl_142", 31 0, L_0000022002c564c8;  1 drivers
L_0000022002c565a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000022002c1dd20_0 .net/2u *"_ivl_146", 5 0, L_0000022002c565a0;  1 drivers
v0000022002c1dfa0_0 .net *"_ivl_148", 0 0, L_0000022002c9f430;  1 drivers
L_0000022002c565e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000022002c1ca60_0 .net/2u *"_ivl_150", 5 0, L_0000022002c565e8;  1 drivers
v0000022002c1e180_0 .net *"_ivl_152", 0 0, L_0000022002c9f4d0;  1 drivers
v0000022002c1e220_0 .net *"_ivl_155", 0 0, L_0000022002c55020;  1 drivers
L_0000022002c56630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000022002c1e540_0 .net/2u *"_ivl_156", 5 0, L_0000022002c56630;  1 drivers
v0000022002c1cb00_0 .net *"_ivl_158", 0 0, L_0000022002c9fa70;  1 drivers
L_0000022002c55f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000022002c1cba0_0 .net/2u *"_ivl_16", 4 0, L_0000022002c55f70;  1 drivers
v0000022002c1cce0_0 .net *"_ivl_161", 0 0, L_0000022002c55db0;  1 drivers
L_0000022002c56678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c1cd80_0 .net/2u *"_ivl_162", 15 0, L_0000022002c56678;  1 drivers
v0000022002c1d0a0_0 .net *"_ivl_164", 31 0, L_0000022002c9fb10;  1 drivers
v0000022002c1d140_0 .net *"_ivl_167", 0 0, L_0000022002c9fcf0;  1 drivers
v0000022002c1d1e0_0 .net *"_ivl_168", 15 0, L_0000022002c9e030;  1 drivers
v0000022002c1d320_0 .net *"_ivl_170", 31 0, L_0000022002c9e210;  1 drivers
v0000022002c1d460_0 .net *"_ivl_174", 31 0, L_0000022002c9e2b0;  1 drivers
L_0000022002c566c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c1d500_0 .net *"_ivl_177", 25 0, L_0000022002c566c0;  1 drivers
L_0000022002c56708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c51d20_0 .net/2u *"_ivl_178", 31 0, L_0000022002c56708;  1 drivers
v0000022002c52400_0 .net *"_ivl_180", 0 0, L_0000022002c9e350;  1 drivers
L_0000022002c56750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022002c51fa0_0 .net/2u *"_ivl_182", 5 0, L_0000022002c56750;  1 drivers
v0000022002c50e20_0 .net *"_ivl_184", 0 0, L_0000022002c9e850;  1 drivers
L_0000022002c56798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022002c51460_0 .net/2u *"_ivl_186", 5 0, L_0000022002c56798;  1 drivers
v0000022002c52220_0 .net *"_ivl_188", 0 0, L_0000022002cb5be0;  1 drivers
v0000022002c50c40_0 .net *"_ivl_19", 4 0, L_0000022002c53a10;  1 drivers
v0000022002c51e60_0 .net *"_ivl_191", 0 0, L_0000022002c55b80;  1 drivers
v0000022002c51640_0 .net *"_ivl_193", 0 0, L_0000022002c55640;  1 drivers
L_0000022002c567e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022002c51be0_0 .net/2u *"_ivl_194", 5 0, L_0000022002c567e0;  1 drivers
v0000022002c516e0_0 .net *"_ivl_196", 0 0, L_0000022002cb55a0;  1 drivers
L_0000022002c56828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022002c51500_0 .net/2u *"_ivl_198", 31 0, L_0000022002c56828;  1 drivers
L_0000022002c55e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022002c513c0_0 .net/2u *"_ivl_2", 5 0, L_0000022002c55e98;  1 drivers
v0000022002c51f00_0 .net *"_ivl_20", 4 0, L_0000022002c53290;  1 drivers
v0000022002c524a0_0 .net *"_ivl_200", 31 0, L_0000022002cb4ec0;  1 drivers
v0000022002c51dc0_0 .net *"_ivl_204", 31 0, L_0000022002cb4380;  1 drivers
L_0000022002c56870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c51a00_0 .net *"_ivl_207", 25 0, L_0000022002c56870;  1 drivers
L_0000022002c568b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c52040_0 .net/2u *"_ivl_208", 31 0, L_0000022002c568b8;  1 drivers
v0000022002c51780_0 .net *"_ivl_210", 0 0, L_0000022002cb5780;  1 drivers
L_0000022002c56900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022002c50920_0 .net/2u *"_ivl_212", 5 0, L_0000022002c56900;  1 drivers
v0000022002c50b00_0 .net *"_ivl_214", 0 0, L_0000022002cb5460;  1 drivers
L_0000022002c56948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022002c509c0_0 .net/2u *"_ivl_216", 5 0, L_0000022002c56948;  1 drivers
v0000022002c50ba0_0 .net *"_ivl_218", 0 0, L_0000022002cb4420;  1 drivers
v0000022002c515a0_0 .net *"_ivl_221", 0 0, L_0000022002c54ed0;  1 drivers
v0000022002c51960_0 .net *"_ivl_223", 0 0, L_0000022002c55c60;  1 drivers
L_0000022002c56990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022002c51c80_0 .net/2u *"_ivl_224", 5 0, L_0000022002c56990;  1 drivers
v0000022002c51820_0 .net *"_ivl_226", 0 0, L_0000022002cb4560;  1 drivers
v0000022002c50740_0 .net *"_ivl_228", 31 0, L_0000022002cb5c80;  1 drivers
v0000022002c52540_0 .net *"_ivl_24", 0 0, L_0000022002c552c0;  1 drivers
L_0000022002c55fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022002c506a0_0 .net/2u *"_ivl_26", 4 0, L_0000022002c55fb8;  1 drivers
v0000022002c520e0_0 .net *"_ivl_29", 4 0, L_0000022002c533d0;  1 drivers
v0000022002c507e0_0 .net *"_ivl_32", 0 0, L_0000022002c55a30;  1 drivers
L_0000022002c56000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022002c52180_0 .net/2u *"_ivl_34", 4 0, L_0000022002c56000;  1 drivers
v0000022002c522c0_0 .net *"_ivl_37", 4 0, L_0000022002c53ab0;  1 drivers
v0000022002c52360_0 .net *"_ivl_40", 0 0, L_0000022002c55d40;  1 drivers
L_0000022002c56048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c50a60_0 .net/2u *"_ivl_42", 15 0, L_0000022002c56048;  1 drivers
v0000022002c518c0_0 .net *"_ivl_45", 15 0, L_0000022002c9f7f0;  1 drivers
v0000022002c50ce0_0 .net *"_ivl_48", 0 0, L_0000022002c54fb0;  1 drivers
v0000022002c511e0_0 .net *"_ivl_5", 5 0, L_0000022002c53970;  1 drivers
L_0000022002c56090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c50880_0 .net/2u *"_ivl_50", 36 0, L_0000022002c56090;  1 drivers
L_0000022002c560d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c50d80_0 .net/2u *"_ivl_52", 31 0, L_0000022002c560d8;  1 drivers
v0000022002c51aa0_0 .net *"_ivl_55", 4 0, L_0000022002c9ead0;  1 drivers
v0000022002c51b40_0 .net *"_ivl_56", 36 0, L_0000022002c9df90;  1 drivers
v0000022002c51140_0 .net *"_ivl_58", 36 0, L_0000022002c9fc50;  1 drivers
v0000022002c50ec0_0 .net *"_ivl_62", 0 0, L_0000022002c55950;  1 drivers
L_0000022002c56120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022002c50f60_0 .net/2u *"_ivl_64", 5 0, L_0000022002c56120;  1 drivers
v0000022002c51000_0 .net *"_ivl_67", 5 0, L_0000022002c9edf0;  1 drivers
v0000022002c510a0_0 .net *"_ivl_70", 0 0, L_0000022002c553a0;  1 drivers
L_0000022002c56168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c51280_0 .net/2u *"_ivl_72", 57 0, L_0000022002c56168;  1 drivers
L_0000022002c561b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c51320_0 .net/2u *"_ivl_74", 31 0, L_0000022002c561b0;  1 drivers
v0000022002c54410_0 .net *"_ivl_77", 25 0, L_0000022002c9fbb0;  1 drivers
v0000022002c52c50_0 .net *"_ivl_78", 57 0, L_0000022002c9ef30;  1 drivers
v0000022002c52750_0 .net *"_ivl_8", 0 0, L_0000022002c558e0;  1 drivers
v0000022002c53d30_0 .net *"_ivl_80", 57 0, L_0000022002c9efd0;  1 drivers
L_0000022002c561f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022002c52b10_0 .net/2u *"_ivl_84", 31 0, L_0000022002c561f8;  1 drivers
L_0000022002c56240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022002c527f0_0 .net/2u *"_ivl_88", 5 0, L_0000022002c56240;  1 drivers
v0000022002c52930_0 .net *"_ivl_90", 0 0, L_0000022002c9ed50;  1 drivers
L_0000022002c56288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022002c52ed0_0 .net/2u *"_ivl_92", 5 0, L_0000022002c56288;  1 drivers
v0000022002c535b0_0 .net *"_ivl_94", 0 0, L_0000022002c9e490;  1 drivers
v0000022002c53470_0 .net *"_ivl_97", 0 0, L_0000022002c55bf0;  1 drivers
v0000022002c53330_0 .net *"_ivl_98", 47 0, L_0000022002c9e3f0;  1 drivers
v0000022002c53650_0 .net "adderResult", 31 0, L_0000022002c9f890;  1 drivers
v0000022002c53b50_0 .net "address", 31 0, L_0000022002c9e8f0;  1 drivers
v0000022002c53dd0_0 .net "clk", 0 0, L_0000022002c555d0;  alias, 1 drivers
v0000022002c54230_0 .var "cycles_consumed", 31 0;
v0000022002c54370_0 .net "extImm", 31 0, L_0000022002c9e170;  1 drivers
v0000022002c52bb0_0 .net "funct", 5 0, L_0000022002c9ee90;  1 drivers
v0000022002c53830_0 .net "hlt", 0 0, v0000022002be9a30_0;  1 drivers
v0000022002c52cf0_0 .net "imm", 15 0, L_0000022002c9e5d0;  1 drivers
v0000022002c540f0_0 .net "immediate", 31 0, L_0000022002cb44c0;  1 drivers
v0000022002c544b0_0 .net "input_clk", 0 0, v0000022002c53790_0;  1 drivers
v0000022002c52d90_0 .net "instruction", 31 0, L_0000022002c9e0d0;  1 drivers
v0000022002c536f0_0 .net "memoryReadData", 31 0, v0000022002c171b0_0;  1 drivers
v0000022002c53010_0 .net "nextPC", 31 0, L_0000022002c9f6b0;  1 drivers
v0000022002c53f10_0 .net "opcode", 5 0, L_0000022002c531f0;  1 drivers
v0000022002c52a70_0 .net "rd", 4 0, L_0000022002c542d0;  1 drivers
v0000022002c53e70_0 .net "readData1", 31 0, L_0000022002c55410;  1 drivers
v0000022002c52e30_0 .net "readData1_w", 31 0, L_0000022002cb58c0;  1 drivers
v0000022002c54550_0 .net "readData2", 31 0, L_0000022002c554f0;  1 drivers
v0000022002c526b0_0 .net "rs", 4 0, L_0000022002c53510;  1 drivers
v0000022002c53c90_0 .net "rst", 0 0, v0000022002c54190_0;  1 drivers
v0000022002c53bf0_0 .net "rt", 4 0, L_0000022002c9f1b0;  1 drivers
v0000022002c52f70_0 .net "shamt", 31 0, L_0000022002c9f070;  1 drivers
v0000022002c530b0_0 .net "wire_instruction", 31 0, L_0000022002c559c0;  1 drivers
v0000022002c53fb0_0 .net "writeData", 31 0, L_0000022002cb47e0;  1 drivers
v0000022002c52890_0 .net "zero", 0 0, L_0000022002cb5960;  1 drivers
L_0000022002c53970 .part L_0000022002c9e0d0, 26, 6;
L_0000022002c531f0 .functor MUXZ 6, L_0000022002c53970, L_0000022002c55e98, L_0000022002c55330, C4<>;
L_0000022002c529d0 .cmp/eq 6, L_0000022002c531f0, L_0000022002c55f28;
L_0000022002c53a10 .part L_0000022002c9e0d0, 11, 5;
L_0000022002c53290 .functor MUXZ 5, L_0000022002c53a10, L_0000022002c55f70, L_0000022002c529d0, C4<>;
L_0000022002c542d0 .functor MUXZ 5, L_0000022002c53290, L_0000022002c55ee0, L_0000022002c558e0, C4<>;
L_0000022002c533d0 .part L_0000022002c9e0d0, 21, 5;
L_0000022002c53510 .functor MUXZ 5, L_0000022002c533d0, L_0000022002c55fb8, L_0000022002c552c0, C4<>;
L_0000022002c53ab0 .part L_0000022002c9e0d0, 16, 5;
L_0000022002c9f1b0 .functor MUXZ 5, L_0000022002c53ab0, L_0000022002c56000, L_0000022002c55a30, C4<>;
L_0000022002c9f7f0 .part L_0000022002c9e0d0, 0, 16;
L_0000022002c9e5d0 .functor MUXZ 16, L_0000022002c9f7f0, L_0000022002c56048, L_0000022002c55d40, C4<>;
L_0000022002c9ead0 .part L_0000022002c9e0d0, 6, 5;
L_0000022002c9df90 .concat [ 5 32 0 0], L_0000022002c9ead0, L_0000022002c560d8;
L_0000022002c9fc50 .functor MUXZ 37, L_0000022002c9df90, L_0000022002c56090, L_0000022002c54fb0, C4<>;
L_0000022002c9f070 .part L_0000022002c9fc50, 0, 32;
L_0000022002c9edf0 .part L_0000022002c9e0d0, 0, 6;
L_0000022002c9ee90 .functor MUXZ 6, L_0000022002c9edf0, L_0000022002c56120, L_0000022002c55950, C4<>;
L_0000022002c9fbb0 .part L_0000022002c9e0d0, 0, 26;
L_0000022002c9ef30 .concat [ 26 32 0 0], L_0000022002c9fbb0, L_0000022002c561b0;
L_0000022002c9efd0 .functor MUXZ 58, L_0000022002c9ef30, L_0000022002c56168, L_0000022002c553a0, C4<>;
L_0000022002c9e8f0 .part L_0000022002c9efd0, 0, 32;
L_0000022002c9ecb0 .arith/sum 32, v0000022002c172f0_0, L_0000022002c561f8;
L_0000022002c9ed50 .cmp/eq 6, L_0000022002c531f0, L_0000022002c56240;
L_0000022002c9e490 .cmp/eq 6, L_0000022002c531f0, L_0000022002c56288;
L_0000022002c9e3f0 .concat [ 32 16 0 0], L_0000022002c9e8f0, L_0000022002c562d0;
L_0000022002c9eb70 .concat [ 6 26 0 0], L_0000022002c531f0, L_0000022002c56318;
L_0000022002c9e530 .cmp/eq 32, L_0000022002c9eb70, L_0000022002c56360;
L_0000022002c9f570 .cmp/eq 6, L_0000022002c9ee90, L_0000022002c563a8;
L_0000022002c9f610 .concat [ 32 16 0 0], L_0000022002c55410, L_0000022002c563f0;
L_0000022002c9def0 .concat [ 32 16 0 0], v0000022002c172f0_0, L_0000022002c56438;
L_0000022002c9e670 .part L_0000022002c9e5d0, 15, 1;
LS_0000022002c9f2f0_0_0 .concat [ 1 1 1 1], L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670;
LS_0000022002c9f2f0_0_4 .concat [ 1 1 1 1], L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670;
LS_0000022002c9f2f0_0_8 .concat [ 1 1 1 1], L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670;
LS_0000022002c9f2f0_0_12 .concat [ 1 1 1 1], L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670;
LS_0000022002c9f2f0_0_16 .concat [ 1 1 1 1], L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670;
LS_0000022002c9f2f0_0_20 .concat [ 1 1 1 1], L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670;
LS_0000022002c9f2f0_0_24 .concat [ 1 1 1 1], L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670;
LS_0000022002c9f2f0_0_28 .concat [ 1 1 1 1], L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670, L_0000022002c9e670;
LS_0000022002c9f2f0_1_0 .concat [ 4 4 4 4], LS_0000022002c9f2f0_0_0, LS_0000022002c9f2f0_0_4, LS_0000022002c9f2f0_0_8, LS_0000022002c9f2f0_0_12;
LS_0000022002c9f2f0_1_4 .concat [ 4 4 4 4], LS_0000022002c9f2f0_0_16, LS_0000022002c9f2f0_0_20, LS_0000022002c9f2f0_0_24, LS_0000022002c9f2f0_0_28;
L_0000022002c9f2f0 .concat [ 16 16 0 0], LS_0000022002c9f2f0_1_0, LS_0000022002c9f2f0_1_4;
L_0000022002c9e710 .concat [ 16 32 0 0], L_0000022002c9e5d0, L_0000022002c9f2f0;
L_0000022002c9f110 .arith/sum 48, L_0000022002c9def0, L_0000022002c9e710;
L_0000022002c9e990 .functor MUXZ 48, L_0000022002c9f110, L_0000022002c9f610, L_0000022002c55aa0, C4<>;
L_0000022002c9ea30 .functor MUXZ 48, L_0000022002c9e990, L_0000022002c9e3f0, L_0000022002c55bf0, C4<>;
L_0000022002c9f890 .part L_0000022002c9ea30, 0, 32;
L_0000022002c9f6b0 .functor MUXZ 32, L_0000022002c9ecb0, L_0000022002c9f890, v0000022002c185b0_0, C4<>;
L_0000022002c9e0d0 .functor MUXZ 32, L_0000022002c559c0, L_0000022002c564c8, L_0000022002c55b10, C4<>;
L_0000022002c9f430 .cmp/eq 6, L_0000022002c531f0, L_0000022002c565a0;
L_0000022002c9f4d0 .cmp/eq 6, L_0000022002c531f0, L_0000022002c565e8;
L_0000022002c9fa70 .cmp/eq 6, L_0000022002c531f0, L_0000022002c56630;
L_0000022002c9fb10 .concat [ 16 16 0 0], L_0000022002c9e5d0, L_0000022002c56678;
L_0000022002c9fcf0 .part L_0000022002c9e5d0, 15, 1;
LS_0000022002c9e030_0_0 .concat [ 1 1 1 1], L_0000022002c9fcf0, L_0000022002c9fcf0, L_0000022002c9fcf0, L_0000022002c9fcf0;
LS_0000022002c9e030_0_4 .concat [ 1 1 1 1], L_0000022002c9fcf0, L_0000022002c9fcf0, L_0000022002c9fcf0, L_0000022002c9fcf0;
LS_0000022002c9e030_0_8 .concat [ 1 1 1 1], L_0000022002c9fcf0, L_0000022002c9fcf0, L_0000022002c9fcf0, L_0000022002c9fcf0;
LS_0000022002c9e030_0_12 .concat [ 1 1 1 1], L_0000022002c9fcf0, L_0000022002c9fcf0, L_0000022002c9fcf0, L_0000022002c9fcf0;
L_0000022002c9e030 .concat [ 4 4 4 4], LS_0000022002c9e030_0_0, LS_0000022002c9e030_0_4, LS_0000022002c9e030_0_8, LS_0000022002c9e030_0_12;
L_0000022002c9e210 .concat [ 16 16 0 0], L_0000022002c9e5d0, L_0000022002c9e030;
L_0000022002c9e170 .functor MUXZ 32, L_0000022002c9e210, L_0000022002c9fb10, L_0000022002c55db0, C4<>;
L_0000022002c9e2b0 .concat [ 6 26 0 0], L_0000022002c531f0, L_0000022002c566c0;
L_0000022002c9e350 .cmp/eq 32, L_0000022002c9e2b0, L_0000022002c56708;
L_0000022002c9e850 .cmp/eq 6, L_0000022002c9ee90, L_0000022002c56750;
L_0000022002cb5be0 .cmp/eq 6, L_0000022002c9ee90, L_0000022002c56798;
L_0000022002cb55a0 .cmp/eq 6, L_0000022002c531f0, L_0000022002c567e0;
L_0000022002cb4ec0 .functor MUXZ 32, L_0000022002c9e170, L_0000022002c56828, L_0000022002cb55a0, C4<>;
L_0000022002cb44c0 .functor MUXZ 32, L_0000022002cb4ec0, L_0000022002c9f070, L_0000022002c55640, C4<>;
L_0000022002cb4380 .concat [ 6 26 0 0], L_0000022002c531f0, L_0000022002c56870;
L_0000022002cb5780 .cmp/eq 32, L_0000022002cb4380, L_0000022002c568b8;
L_0000022002cb5460 .cmp/eq 6, L_0000022002c9ee90, L_0000022002c56900;
L_0000022002cb4420 .cmp/eq 6, L_0000022002c9ee90, L_0000022002c56948;
L_0000022002cb4560 .cmp/eq 6, L_0000022002c531f0, L_0000022002c56990;
L_0000022002cb5c80 .functor MUXZ 32, L_0000022002c55410, v0000022002c172f0_0, L_0000022002cb4560, C4<>;
L_0000022002cb58c0 .functor MUXZ 32, L_0000022002cb5c80, L_0000022002c554f0, L_0000022002c55c60, C4<>;
S_0000022002b85ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000022002b85d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022002bd9520 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000022002c55560 .functor NOT 1, v0000022002bead90_0, C4<0>, C4<0>, C4<0>;
v0000022002bea390_0 .net *"_ivl_0", 0 0, L_0000022002c55560;  1 drivers
v0000022002be9030_0 .net "in1", 31 0, L_0000022002c554f0;  alias, 1 drivers
v0000022002be9c10_0 .net "in2", 31 0, L_0000022002cb44c0;  alias, 1 drivers
v0000022002bea570_0 .net "out", 31 0, L_0000022002cb4f60;  alias, 1 drivers
v0000022002bea610_0 .net "s", 0 0, v0000022002bead90_0;  alias, 1 drivers
L_0000022002cb4f60 .functor MUXZ 32, L_0000022002cb44c0, L_0000022002c554f0, L_0000022002c55560, C4<>;
S_00000220028a69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000022002b85d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000022002c152d0 .param/l "RType" 0 4 2, C4<000000>;
P_0000022002c15308 .param/l "add" 0 4 5, C4<100000>;
P_0000022002c15340 .param/l "addi" 0 4 8, C4<001000>;
P_0000022002c15378 .param/l "addu" 0 4 5, C4<100001>;
P_0000022002c153b0 .param/l "and_" 0 4 5, C4<100100>;
P_0000022002c153e8 .param/l "andi" 0 4 8, C4<001100>;
P_0000022002c15420 .param/l "beq" 0 4 10, C4<000100>;
P_0000022002c15458 .param/l "bne" 0 4 10, C4<000101>;
P_0000022002c15490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022002c154c8 .param/l "j" 0 4 12, C4<000010>;
P_0000022002c15500 .param/l "jal" 0 4 12, C4<000011>;
P_0000022002c15538 .param/l "jr" 0 4 6, C4<001000>;
P_0000022002c15570 .param/l "lw" 0 4 8, C4<100011>;
P_0000022002c155a8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022002c155e0 .param/l "or_" 0 4 5, C4<100101>;
P_0000022002c15618 .param/l "ori" 0 4 8, C4<001101>;
P_0000022002c15650 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022002c15688 .param/l "sll" 0 4 6, C4<000000>;
P_0000022002c156c0 .param/l "slt" 0 4 5, C4<101010>;
P_0000022002c156f8 .param/l "slti" 0 4 8, C4<101010>;
P_0000022002c15730 .param/l "srl" 0 4 6, C4<000010>;
P_0000022002c15768 .param/l "sub" 0 4 5, C4<100010>;
P_0000022002c157a0 .param/l "subu" 0 4 5, C4<100011>;
P_0000022002c157d8 .param/l "sw" 0 4 8, C4<101011>;
P_0000022002c15810 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022002c15848 .param/l "xori" 0 4 8, C4<001110>;
v0000022002be9850_0 .var "ALUOp", 3 0;
v0000022002bead90_0 .var "ALUSrc", 0 0;
v0000022002be98f0_0 .var "MemReadEn", 0 0;
v0000022002beae30_0 .var "MemWriteEn", 0 0;
v0000022002be9990_0 .var "MemtoReg", 0 0;
v0000022002bea930_0 .var "RegDst", 0 0;
v0000022002be9e90_0 .var "RegWriteEn", 0 0;
v0000022002bea6b0_0 .net "funct", 5 0, L_0000022002c9ee90;  alias, 1 drivers
v0000022002be9a30_0 .var "hlt", 0 0;
v0000022002be9b70_0 .net "opcode", 5 0, L_0000022002c531f0;  alias, 1 drivers
v0000022002beaed0_0 .net "rst", 0 0, v0000022002c54190_0;  alias, 1 drivers
E_0000022002bd9b60 .event anyedge, v0000022002beaed0_0, v0000022002be9b70_0, v0000022002bea6b0_0;
S_00000220028a6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000022002b85d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000022002bd9d60 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000022002c559c0 .functor BUFZ 32, L_0000022002c9fd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022002be9f30_0 .net "Data_Out", 31 0, L_0000022002c559c0;  alias, 1 drivers
v0000022002be9fd0 .array "InstMem", 0 1023, 31 0;
v0000022002bea070_0 .net *"_ivl_0", 31 0, L_0000022002c9fd90;  1 drivers
v0000022002beac50_0 .net *"_ivl_3", 9 0, L_0000022002c9f250;  1 drivers
v0000022002bea110_0 .net *"_ivl_4", 11 0, L_0000022002c9ec10;  1 drivers
L_0000022002c56480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022002bea750_0 .net *"_ivl_7", 1 0, L_0000022002c56480;  1 drivers
v0000022002bea7f0_0 .net "addr", 31 0, v0000022002c172f0_0;  alias, 1 drivers
v0000022002bea1b0_0 .var/i "i", 31 0;
L_0000022002c9fd90 .array/port v0000022002be9fd0, L_0000022002c9ec10;
L_0000022002c9f250 .part v0000022002c172f0_0, 0, 10;
L_0000022002c9ec10 .concat [ 10 2 0 0], L_0000022002c9f250, L_0000022002c56480;
S_0000022002b85400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000022002b85d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000022002c55410 .functor BUFZ 32, L_0000022002c9f750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022002c554f0 .functor BUFZ 32, L_0000022002c9f9d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022002beab10_0 .net *"_ivl_0", 31 0, L_0000022002c9f750;  1 drivers
v0000022002beabb0_0 .net *"_ivl_10", 6 0, L_0000022002c9f390;  1 drivers
L_0000022002c56558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022002bc4ee0_0 .net *"_ivl_13", 1 0, L_0000022002c56558;  1 drivers
v0000022002bc6420_0 .net *"_ivl_2", 6 0, L_0000022002c9e7b0;  1 drivers
L_0000022002c56510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022002c18650_0 .net *"_ivl_5", 1 0, L_0000022002c56510;  1 drivers
v0000022002c16a30_0 .net *"_ivl_8", 31 0, L_0000022002c9f9d0;  1 drivers
v0000022002c183d0_0 .net "clk", 0 0, L_0000022002c555d0;  alias, 1 drivers
v0000022002c17890_0 .var/i "i", 31 0;
v0000022002c17b10_0 .net "readData1", 31 0, L_0000022002c55410;  alias, 1 drivers
v0000022002c17070_0 .net "readData2", 31 0, L_0000022002c554f0;  alias, 1 drivers
v0000022002c17ed0_0 .net "readRegister1", 4 0, L_0000022002c53510;  alias, 1 drivers
v0000022002c17570_0 .net "readRegister2", 4 0, L_0000022002c9f1b0;  alias, 1 drivers
v0000022002c174d0 .array "registers", 31 0, 31 0;
v0000022002c16cb0_0 .net "rst", 0 0, v0000022002c54190_0;  alias, 1 drivers
v0000022002c17e30_0 .net "we", 0 0, v0000022002be9e90_0;  alias, 1 drivers
v0000022002c17390_0 .net "writeData", 31 0, L_0000022002cb47e0;  alias, 1 drivers
v0000022002c168f0_0 .net "writeRegister", 4 0, L_0000022002c9f930;  alias, 1 drivers
E_0000022002bd96a0/0 .event negedge, v0000022002beaed0_0;
E_0000022002bd96a0/1 .event posedge, v0000022002c183d0_0;
E_0000022002bd96a0 .event/or E_0000022002bd96a0/0, E_0000022002bd96a0/1;
L_0000022002c9f750 .array/port v0000022002c174d0, L_0000022002c9e7b0;
L_0000022002c9e7b0 .concat [ 5 2 0 0], L_0000022002c53510, L_0000022002c56510;
L_0000022002c9f9d0 .array/port v0000022002c174d0, L_0000022002c9f390;
L_0000022002c9f390 .concat [ 5 2 0 0], L_0000022002c9f1b0, L_0000022002c56558;
S_0000022002b85590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000022002b85400;
 .timescale 0 0;
v0000022002bea9d0_0 .var/i "i", 31 0;
S_0000022002b6f7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000022002b85d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000022002bd9a60 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000022002c55090 .functor NOT 1, v0000022002bea930_0, C4<0>, C4<0>, C4<0>;
v0000022002c17930_0 .net *"_ivl_0", 0 0, L_0000022002c55090;  1 drivers
v0000022002c17430_0 .net "in1", 4 0, L_0000022002c9f1b0;  alias, 1 drivers
v0000022002c17c50_0 .net "in2", 4 0, L_0000022002c542d0;  alias, 1 drivers
v0000022002c176b0_0 .net "out", 4 0, L_0000022002c9f930;  alias, 1 drivers
v0000022002c16fd0_0 .net "s", 0 0, v0000022002bea930_0;  alias, 1 drivers
L_0000022002c9f930 .functor MUXZ 5, L_0000022002c542d0, L_0000022002c9f1b0, L_0000022002c55090, C4<>;
S_0000022002b6f930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000022002b85d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022002bd9f20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000022002c556b0 .functor NOT 1, v0000022002be9990_0, C4<0>, C4<0>, C4<0>;
v0000022002c17f70_0 .net *"_ivl_0", 0 0, L_0000022002c556b0;  1 drivers
v0000022002c17610_0 .net "in1", 31 0, v0000022002c18470_0;  alias, 1 drivers
v0000022002c16990_0 .net "in2", 31 0, v0000022002c171b0_0;  alias, 1 drivers
v0000022002c181f0_0 .net "out", 31 0, L_0000022002cb47e0;  alias, 1 drivers
v0000022002c16c10_0 .net "s", 0 0, v0000022002be9990_0;  alias, 1 drivers
L_0000022002cb47e0 .functor MUXZ 32, v0000022002c171b0_0, v0000022002c18470_0, L_0000022002c556b0, C4<>;
S_0000022002bb6240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000022002b85d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000022002bb63d0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000022002bb6408 .param/l "AND" 0 9 12, C4<0010>;
P_0000022002bb6440 .param/l "NOR" 0 9 12, C4<0101>;
P_0000022002bb6478 .param/l "OR" 0 9 12, C4<0011>;
P_0000022002bb64b0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000022002bb64e8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000022002bb6520 .param/l "SLT" 0 9 12, C4<0110>;
P_0000022002bb6558 .param/l "SRL" 0 9 12, C4<1001>;
P_0000022002bb6590 .param/l "SUB" 0 9 12, C4<0001>;
P_0000022002bb65c8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000022002bb6600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000022002bb6638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000022002c569d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022002c16ad0_0 .net/2u *"_ivl_0", 31 0, L_0000022002c569d8;  1 drivers
v0000022002c18010_0 .net "opSel", 3 0, v0000022002be9850_0;  alias, 1 drivers
v0000022002c180b0_0 .net "operand1", 31 0, L_0000022002cb58c0;  alias, 1 drivers
v0000022002c18330_0 .net "operand2", 31 0, L_0000022002cb4f60;  alias, 1 drivers
v0000022002c18470_0 .var "result", 31 0;
v0000022002c186f0_0 .net "zero", 0 0, L_0000022002cb5960;  alias, 1 drivers
E_0000022002bd98e0 .event anyedge, v0000022002be9850_0, v0000022002c180b0_0, v0000022002bea570_0;
L_0000022002cb5960 .cmp/eq 32, v0000022002c18470_0, L_0000022002c569d8;
S_0000022002b9d8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000022002b85d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000022002c50090 .param/l "RType" 0 4 2, C4<000000>;
P_0000022002c500c8 .param/l "add" 0 4 5, C4<100000>;
P_0000022002c50100 .param/l "addi" 0 4 8, C4<001000>;
P_0000022002c50138 .param/l "addu" 0 4 5, C4<100001>;
P_0000022002c50170 .param/l "and_" 0 4 5, C4<100100>;
P_0000022002c501a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000022002c501e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022002c50218 .param/l "bne" 0 4 10, C4<000101>;
P_0000022002c50250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022002c50288 .param/l "j" 0 4 12, C4<000010>;
P_0000022002c502c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000022002c502f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022002c50330 .param/l "lw" 0 4 8, C4<100011>;
P_0000022002c50368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022002c503a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000022002c503d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000022002c50410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022002c50448 .param/l "sll" 0 4 6, C4<000000>;
P_0000022002c50480 .param/l "slt" 0 4 5, C4<101010>;
P_0000022002c504b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000022002c504f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022002c50528 .param/l "sub" 0 4 5, C4<100010>;
P_0000022002c50560 .param/l "subu" 0 4 5, C4<100011>;
P_0000022002c50598 .param/l "sw" 0 4 8, C4<101011>;
P_0000022002c505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022002c50608 .param/l "xori" 0 4 8, C4<001110>;
v0000022002c185b0_0 .var "PCsrc", 0 0;
v0000022002c18150_0 .net "funct", 5 0, L_0000022002c9ee90;  alias, 1 drivers
v0000022002c18510_0 .net "opcode", 5 0, L_0000022002c531f0;  alias, 1 drivers
v0000022002c18290_0 .net "operand1", 31 0, L_0000022002c55410;  alias, 1 drivers
v0000022002c18790_0 .net "operand2", 31 0, L_0000022002cb4f60;  alias, 1 drivers
v0000022002c16b70_0 .net "rst", 0 0, v0000022002c54190_0;  alias, 1 drivers
E_0000022002bd9ba0/0 .event anyedge, v0000022002beaed0_0, v0000022002be9b70_0, v0000022002c17b10_0, v0000022002bea570_0;
E_0000022002bd9ba0/1 .event anyedge, v0000022002bea6b0_0;
E_0000022002bd9ba0 .event/or E_0000022002bd9ba0/0, E_0000022002bd9ba0/1;
S_0000022002b9da60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000022002b85d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000022002c16d50 .array "DataMem", 0 1023, 31 0;
v0000022002c16df0_0 .net "address", 31 0, v0000022002c18470_0;  alias, 1 drivers
v0000022002c17750_0 .net "clock", 0 0, L_0000022002c55100;  1 drivers
v0000022002c16e90_0 .net "data", 31 0, L_0000022002c554f0;  alias, 1 drivers
v0000022002c16f30_0 .var/i "i", 31 0;
v0000022002c171b0_0 .var "q", 31 0;
v0000022002c17110_0 .net "rden", 0 0, v0000022002be98f0_0;  alias, 1 drivers
v0000022002c17250_0 .net "wren", 0 0, v0000022002beae30_0;  alias, 1 drivers
E_0000022002bd9de0 .event posedge, v0000022002c17750_0;
S_0000022002b66a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000022002b85d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000022002bd97a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000022002c17bb0_0 .net "PCin", 31 0, L_0000022002c9f6b0;  alias, 1 drivers
v0000022002c172f0_0 .var "PCout", 31 0;
v0000022002c177f0_0 .net "clk", 0 0, L_0000022002c555d0;  alias, 1 drivers
v0000022002c179d0_0 .net "rst", 0 0, v0000022002c54190_0;  alias, 1 drivers
    .scope S_0000022002b9d8d0;
T_0 ;
    %wait E_0000022002bd9ba0;
    %load/vec4 v0000022002c16b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022002c185b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022002c18510_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000022002c18290_0;
    %load/vec4 v0000022002c18790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000022002c18510_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000022002c18290_0;
    %load/vec4 v0000022002c18790_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000022002c18510_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000022002c18510_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000022002c18510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000022002c18150_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000022002c185b0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000022002b66a50;
T_1 ;
    %wait E_0000022002bd96a0;
    %load/vec4 v0000022002c179d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022002c172f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022002c17bb0_0;
    %assign/vec4 v0000022002c172f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000220028a6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022002bea1b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000022002bea1b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022002bea1b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %load/vec4 v0000022002bea1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022002bea1b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002be9fd0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000220028a69c0;
T_3 ;
    %wait E_0000022002bd9b60;
    %load/vec4 v0000022002beaed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000022002be9a30_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022002bead90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022002be9e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022002beae30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022002be9990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022002be98f0_0, 0;
    %assign/vec4 v0000022002bea930_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000022002be9a30_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000022002be9850_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000022002bead90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022002be9e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022002beae30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022002be9990_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022002be98f0_0, 0, 1;
    %store/vec4 v0000022002bea930_0, 0, 1;
    %load/vec4 v0000022002be9b70_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002be9a30_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002bea930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002be9e90_0, 0;
    %load/vec4 v0000022002bea6b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002bead90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002bead90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002be9e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002bea930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002bead90_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002be9e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022002bea930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002bead90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002be9e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002bead90_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002be9e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002bead90_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002be9e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002bead90_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002be9e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002bead90_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002be98f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002be9e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002bead90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002be9990_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002beae30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022002bead90_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022002be9850_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022002b85400;
T_4 ;
    %wait E_0000022002bd96a0;
    %fork t_1, S_0000022002b85590;
    %jmp t_0;
    .scope S_0000022002b85590;
t_1 ;
    %load/vec4 v0000022002c16cb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022002bea9d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000022002bea9d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022002bea9d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002c174d0, 0, 4;
    %load/vec4 v0000022002bea9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022002bea9d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022002c17e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000022002c17390_0;
    %load/vec4 v0000022002c168f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002c174d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002c174d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000022002b85400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022002b85400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022002c17890_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000022002c17890_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000022002c17890_0;
    %ix/getv/s 4, v0000022002c17890_0;
    %load/vec4a v0000022002c174d0, 4;
    %ix/getv/s 4, v0000022002c17890_0;
    %load/vec4a v0000022002c174d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000022002c17890_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022002c17890_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000022002bb6240;
T_6 ;
    %wait E_0000022002bd98e0;
    %load/vec4 v0000022002c18010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022002c18470_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000022002c180b0_0;
    %load/vec4 v0000022002c18330_0;
    %add;
    %assign/vec4 v0000022002c18470_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000022002c180b0_0;
    %load/vec4 v0000022002c18330_0;
    %sub;
    %assign/vec4 v0000022002c18470_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000022002c180b0_0;
    %load/vec4 v0000022002c18330_0;
    %and;
    %assign/vec4 v0000022002c18470_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000022002c180b0_0;
    %load/vec4 v0000022002c18330_0;
    %or;
    %assign/vec4 v0000022002c18470_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000022002c180b0_0;
    %load/vec4 v0000022002c18330_0;
    %xor;
    %assign/vec4 v0000022002c18470_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000022002c180b0_0;
    %load/vec4 v0000022002c18330_0;
    %or;
    %inv;
    %assign/vec4 v0000022002c18470_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000022002c180b0_0;
    %load/vec4 v0000022002c18330_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000022002c18470_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000022002c18330_0;
    %load/vec4 v0000022002c180b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000022002c18470_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000022002c180b0_0;
    %ix/getv 4, v0000022002c18330_0;
    %shiftl 4;
    %assign/vec4 v0000022002c18470_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000022002c180b0_0;
    %ix/getv 4, v0000022002c18330_0;
    %shiftr 4;
    %assign/vec4 v0000022002c18470_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022002b9da60;
T_7 ;
    %wait E_0000022002bd9de0;
    %load/vec4 v0000022002c17110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000022002c16df0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000022002c16d50, 4;
    %assign/vec4 v0000022002c171b0_0, 0;
T_7.0 ;
    %load/vec4 v0000022002c17250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000022002c16e90_0;
    %ix/getv 3, v0000022002c16df0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002c16d50, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022002b9da60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022002c16f30_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000022002c16f30_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022002c16f30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022002c16d50, 0, 4;
    %load/vec4 v0000022002c16f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022002c16f30_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000022002b9da60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022002c16f30_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000022002c16f30_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000022002c16f30_0;
    %load/vec4a v0000022002c16d50, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000022002c16f30_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000022002c16f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022002c16f30_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000022002b85d40;
T_10 ;
    %wait E_0000022002bd96a0;
    %load/vec4 v0000022002c53c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022002c54230_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022002c54230_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022002c54230_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022002bdf350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022002c53790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022002c54190_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000022002bdf350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000022002c53790_0;
    %inv;
    %assign/vec4 v0000022002c53790_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022002bdf350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022002c54190_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022002c54190_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000022002c53150_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
