Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_ad9144_0.ip --block-symbol-file --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_ad9144_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Warning: mcu_subsystem_axi_ad9144_0.axi_ad9144_0.if_tx_data: Interface must have an associated reset
Warning: mcu_subsystem_axi_ad9144_0.axi_ad9144_0.if_tx_data: axi_ad9144_0.if_tx_data does not have an associated reset
Warning: mcu_subsystem_axi_ad9144_0: You have exported the interface axi_ad9144_0.if_tx_data but not its associated reset interface.  Export associatedReset of axi_ad9144_0.if_tx_data
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_ad9144_0.ip --synthesis=VERILOG --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_axi_ad9144_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Warning: mcu_subsystem_axi_ad9144_0.axi_ad9144_0.if_tx_data: Interface must have an associated reset
Warning: mcu_subsystem_axi_ad9144_0.axi_ad9144_0.if_tx_data: axi_ad9144_0.if_tx_data does not have an associated reset
Warning: mcu_subsystem_axi_ad9144_0: You have exported the interface axi_ad9144_0.if_tx_data but not its associated reset interface.  Export associatedReset of axi_ad9144_0.if_tx_data
Info: mcu_subsystem_axi_ad9144_0: "Transforming system: mcu_subsystem_axi_ad9144_0"
Info: mcu_subsystem_axi_ad9144_0: "Naming system components in system: mcu_subsystem_axi_ad9144_0"
Info: mcu_subsystem_axi_ad9144_0: "Processing generation queue"
Info: mcu_subsystem_axi_ad9144_0: "Generating: mcu_subsystem_axi_ad9144_0"
Info: mcu_subsystem_axi_ad9144_0: "Generating: axi_ad9144"
Info: mcu_subsystem_axi_ad9144_0: Done "mcu_subsystem_axi_ad9144_0" with 2 modules, 27 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
