{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541816653062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541816653077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 09 21:24:12 2018 " "Processing started: Fri Nov 09 21:24:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541816653077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816653077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816653077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541816653968 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541816653968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 4 4 " "Found 4 design units, including 4 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541816672855 ""} { "Info" "ISGN_ENTITY_NAME" "2 gated_d_latch " "Found entity 2: gated_d_latch" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541816672855 ""} { "Info" "ISGN_ENTITY_NAME" "3 ped_flip_flop " "Found entity 3: ped_flip_flop" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541816672855 ""} { "Info" "ISGN_ENTITY_NAME" "4 Part5 " "Found entity 4: Part5" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541816672855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part5 " "Elaborating entity \"Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key_state Part5.v(87) " "Verilog HDL Always Construct warning at Part5.v(87): variable \"key_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input2 Part5.v(79) " "Verilog HDL Always Construct warning at Part5.v(79): inferring latch(es) for variable \"input2\", which holds its previous value in one or more paths through the always construct" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[0\] Part5.v(79) " "Inferred latch for \"input2\[0\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[1\] Part5.v(79) " "Inferred latch for \"input2\[1\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[2\] Part5.v(79) " "Inferred latch for \"input2\[2\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[3\] Part5.v(79) " "Inferred latch for \"input2\[3\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[4\] Part5.v(79) " "Inferred latch for \"input2\[4\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[5\] Part5.v(79) " "Inferred latch for \"input2\[5\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[6\] Part5.v(79) " "Inferred latch for \"input2\[6\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[7\] Part5.v(79) " "Inferred latch for \"input2\[7\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[8\] Part5.v(79) " "Inferred latch for \"input2\[8\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[9\] Part5.v(79) " "Inferred latch for \"input2\[9\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[10\] Part5.v(79) " "Inferred latch for \"input2\[10\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[11\] Part5.v(79) " "Inferred latch for \"input2\[11\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[12\] Part5.v(79) " "Inferred latch for \"input2\[12\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[13\] Part5.v(79) " "Inferred latch for \"input2\[13\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[14\] Part5.v(79) " "Inferred latch for \"input2\[14\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input2\[15\] Part5.v(79) " "Inferred latch for \"input2\[15\]\" at Part5.v(79)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672917 "|Part5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ped_flip_flop ped_flip_flop:bit0 " "Elaborating entity \"ped_flip_flop\" for hierarchy \"ped_flip_flop:bit0\"" {  } { { "Part5.v" "bit0" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541816672934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gated_d_latch ped_flip_flop:bit0\|gated_d_latch:latch_1 " "Elaborating entity \"gated_d_latch\" for hierarchy \"ped_flip_flop:bit0\|gated_d_latch:latch_1\"" {  } { { "Part5.v" "latch_1" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541816672949 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q Part5.v(33) " "Verilog HDL Always Construct warning at Part5.v(33): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541816672949 "|Part5|ped_flip_flop:bit0|gated_d_latch:latch_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q Part5.v(34) " "Inferred latch for \"Q\" at Part5.v(34)" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816672949 "|Part5|ped_flip_flop:bit0|gated_d_latch:latch_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_display seven_segment_display:disp0 " "Elaborating entity \"seven_segment_display\" for hierarchy \"seven_segment_display:disp0\"" {  } { { "Part5.v" "disp0" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541816673012 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk GND " "Pin \"clk\" is stuck at GND" {  } { { "Part5.v" "" { Text "C:/Users/USER1/Digital Logic/BasicSequentialLogic/Part5/Part5.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541816674128 "|Part5|clk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541816674128 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541816674346 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541816675503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541816675503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541816675722 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541816675722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541816675722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541816675722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541816675769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 09 21:24:35 2018 " "Processing ended: Fri Nov 09 21:24:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541816675769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541816675769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541816675769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541816675769 ""}
