--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml atlys_lab_video.twx atlys_lab_video.ncd -o
atlys_lab_video.twr atlys_lab_video.pcf

Design file:              atlys_lab_video.ncd
Physical constraint file: atlys_lab_video.pcf
Device,package,speed:     xc6slx45,fgg484,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    1.922(R)|      SLOW  |    0.795(R)|      SLOW  |pixel_clk_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
tmds<0>     |         7.936(R)|      SLOW  |         4.094(R)|      FAST  |serialize_clk_BUFG|   0.000|
tmds<1>     |         7.987(R)|      SLOW  |         4.145(R)|      FAST  |serialize_clk_BUFG|   0.000|
tmds<2>     |         7.987(R)|      SLOW  |         4.145(R)|      FAST  |serialize_clk_BUFG|   0.000|
tmds<3>     |         7.986(R)|      SLOW  |         4.144(R)|      FAST  |serialize_clk_BUFG|   0.000|
tmdsb<0>    |         7.978(R)|      SLOW  |         4.110(R)|      FAST  |serialize_clk_BUFG|   0.000|
tmdsb<1>    |         8.029(R)|      SLOW  |         4.161(R)|      FAST  |serialize_clk_BUFG|   0.000|
tmdsb<2>    |         8.029(R)|      SLOW  |         4.161(R)|      FAST  |serialize_clk_BUFG|   0.000|
tmdsb<3>    |         8.028(R)|      SLOW  |         4.160(R)|      FAST  |serialize_clk_BUFG|   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.447|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Feb 05 16:10:04 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 259 MB



