// Seed: 3001135871
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  input id_2;
  input id_1;
  reg   id_4;
  logic id_5;
  type_17(
      id_2 != id_3, 1'h0 * id_1 - 1
  );
  always @(posedge 1 or id_3) begin
    id_4 <= 1;
  end
  type_18(
      ~id_4, id_3, 1'b0, id_2, 1
  );
  reg id_6;
  assign id_5 = id_5;
  assign id_4 = id_6 ? 1 - id_6 : 1'b0 ? 1'b0 : id_5 ? 1 : id_1 ? 1'b0 + id_4 + 1 : id_6;
  reg id_7, id_8;
  assign id_4 = id_1;
  type_21 id_9 (
      .id_0(),
      .id_1(id_1),
      .id_2()
  );
  logic id_10 = id_5;
  type_23(
      id_8, 1, id_6
  );
  logic id_11;
  logic id_12;
  logic id_13 = id_13;
  logic id_14;
endmodule
