INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:16:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 buffer15/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            buffer4/dataReg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        8.641ns  (logic 1.483ns (17.161%)  route 7.158ns (82.839%))
  Logic Levels:           17  (CARRY4=3 LUT2=1 LUT3=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1455, unset)         0.508     0.508    buffer15/control/clk
    SLICE_X16Y150        FDRE                                         r  buffer15/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.232     0.740 f  buffer15/control/outputValid_reg/Q
                         net (fo=42, routed)          0.586     1.326    buffer15/control/outputValid_reg_0
    SLICE_X18Y153        LUT6 (Prop_lut6_I1_O)        0.119     1.445 f  buffer15/control/n_ready_INST_0_i_5/O
                         net (fo=4, routed)           0.296     1.741    control_merge0/tehb/control/index_tehb
    SLICE_X17Y154        LUT3 (Prop_lut3_I2_O)        0.049     1.790 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=9, routed)           0.290     2.080    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X17Y157        LUT5 (Prop_lut5_I4_O)        0.129     2.209 r  control_merge0/tehb/control/n_ready_INST_0_i_1/O
                         net (fo=47, routed)          0.864     3.073    buffer6/control/p_1_in
    SLICE_X4Y143         LUT6 (Prop_lut6_I0_O)        0.043     3.116 r  buffer6/control/dataReg[12]_i_1__0/O
                         net (fo=2, routed)           0.405     3.521    buffer2/control/D[5]
    SLICE_X4Y142         LUT3 (Prop_lut3_I0_O)        0.051     3.572 r  buffer2/control/outs[12]_i_2/O
                         net (fo=5, routed)           0.566     4.138    cmpi0/buffer2_outs[12]
    SLICE_X3Y147         LUT6 (Prop_lut6_I0_O)        0.129     4.267 r  cmpi0/Memory[0][0]_i_32/O
                         net (fo=1, routed)           0.269     4.536    cmpi0/Memory[0][0]_i_32_n_0
    SLICE_X4Y147         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     4.727 r  cmpi0/Memory_reg[0][0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.727    cmpi0/Memory_reg[0][0]_i_13_n_0
    SLICE_X4Y148         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.776 r  cmpi0/Memory_reg[0][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.776    cmpi0/Memory_reg[0][0]_i_4_n_0
    SLICE_X4Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.825 f  cmpi0/Memory_reg[0][0]_i_2/CO[3]
                         net (fo=11, routed)          0.821     5.646    buffer8/fifo/result[0]
    SLICE_X17Y156        LUT3 (Prop_lut3_I0_O)        0.053     5.699 f  buffer8/fifo/i__i_9/O
                         net (fo=6, routed)           0.214     5.913    control_merge0/tehb/control/ctrlEnd_ready_reg
    SLICE_X17Y155        LUT6 (Prop_lut6_I0_O)        0.131     6.044 r  control_merge0/tehb/control/transmitValue_i_2__32/O
                         net (fo=10, routed)          0.255     6.299    control_merge2/tehb/control/transmitValue_reg_30
    SLICE_X18Y154        LUT5 (Prop_lut5_I2_O)        0.043     6.342 r  control_merge2/tehb/control/dataReg[31]_i_8__0/O
                         net (fo=22, routed)          0.464     6.805    control_merge2/tehb/control/fullReg_reg_1
    SLICE_X14Y152        LUT5 (Prop_lut5_I1_O)        0.043     6.848 f  control_merge2/tehb/control/dataReg[6]_i_3__0/O
                         net (fo=16, routed)          0.523     7.371    control_merge2/tehb/control/mux5/p_1_in
    SLICE_X13Y148        LUT2 (Prop_lut2_I0_O)        0.043     7.414 f  control_merge2/tehb/control/transmitValue_i_2__3/O
                         net (fo=8, routed)           0.392     7.807    buffer15/control/mux5_outs_valid
    SLICE_X14Y149        LUT6 (Prop_lut6_I1_O)        0.043     7.850 r  buffer15/control/fullReg_i_12/O
                         net (fo=2, routed)           0.242     8.092    buffer15/control/fullReg_i_12_n_0
    SLICE_X16Y149        LUT6 (Prop_lut6_I5_O)        0.043     8.135 f  buffer15/control/fullReg_i_4__4/O
                         net (fo=10, routed)          0.452     8.586    buffer15/control/outputValid_reg_1
    SLICE_X17Y150        LUT6 (Prop_lut6_I1_O)        0.043     8.629 r  buffer15/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.520     9.149    buffer4/E[0]
    SLICE_X11Y156        FDRE                                         r  buffer4/dataReg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=1455, unset)         0.483    12.683    buffer4/clk
    SLICE_X11Y156        FDRE                                         r  buffer4/dataReg_reg[24]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X11Y156        FDRE (Setup_fdre_C_CE)      -0.194    12.453    buffer4/dataReg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  3.304    




