#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Feb 07 18:55:12 2017
# Process ID: 8900
# Current directory: H:/Xilinxprojects/project_counterfinal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5920 H:\Xilinxprojects\project_counterfinal\project_counterfinal.xpr
# Log file: H:/Xilinxprojects/project_counterfinal/vivado.log
# Journal file: H:/Xilinxprojects/project_counterfinal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Xilinxprojects/project_counterfinal/project_counterfinal.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/m983a462/project_counterfinal' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'project_counterfinal.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 809.793 ; gain = 136.793
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "H:/Xilinxprojects/project_counterfinal/project_counterfinal.srcs/sources_1/new/counter_sourcef.vhd" into library xil_defaultlib [H:/Xilinxprojects/project_counterfinal/project_counterfinal.srcs/sources_1/new/counter_sourcef.vhd:1]
[Tue Feb 07 18:56:26 2017] Launched synth_1...
Run output will be captured here: H:/Xilinxprojects/project_counterfinal/project_counterfinal.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1132.828 ; gain = 323.035
place_ports clk E3
place_ports enable U9
place_ports ended T8
place_ports reset P4
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list enable]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ended]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
file mkdir H:/Xilinxprojects/project_counterfinal/project_counterfinal.srcs/constrs_1/new
close [ open H:/Xilinxprojects/project_counterfinal/project_counterfinal.srcs/constrs_1/new/constr.xdc w ]
add_files -fileset constrs_1 H:/Xilinxprojects/project_counterfinal/project_counterfinal.srcs/constrs_1/new/constr.xdc
set_property target_constrs_file H:/Xilinxprojects/project_counterfinal/project_counterfinal.srcs/constrs_1/new/constr.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Feb 07 19:00:24 2017] Launched synth_1...
Run output will be captured here: H:/Xilinxprojects/project_counterfinal/project_counterfinal.runs/synth_1/runme.log
[Tue Feb 07 19:00:24 2017] Launched impl_1...
Run output will be captured here: H:/Xilinxprojects/project_counterfinal/project_counterfinal.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ratecounter_sourcef_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Xilinxprojects/project_counterfinal/project_counterfinal.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ratecounter_sourcef_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_counterfinal/project_counterfinal.srcs/sources_1/new/counter_sourcef.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_source
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_counterfinal/project_counterfinal.srcs/sim_1/new/simfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ratecounter_sourcef_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Xilinxprojects/project_counterfinal/project_counterfinal.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 338c36092a914caca8861412d2bddd65 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ratecounter_sourcef_tb_behav xil_defaultlib.ratecounter_sourcef_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ratecounter_source [ratecounter_source_default]
Compiling architecture bench of entity xil_defaultlib.ratecounter_sourcef_tb
Built simulation snapshot ratecounter_sourcef_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Xilinxprojects/project_counterfinal/project_counterfinal.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ratecounter_sourcef_tb_behav -key {Behavioral:sim_1:Functional:ratecounter_sourcef_tb} -tclbatch {ratecounter_sourcef_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ratecounter_sourcef_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ratecounter_sourcef_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1510.938 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Tue Feb 07 19:03:39 2017] Launched impl_1...
Run output will be captured here: H:/Xilinxprojects/project_counterfinal/project_counterfinal.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list {count[23]} {count[22]} {count[21]} {count[20]} {count[19]} {count[18]} {count[17]} {count[16]} {count[15]} {count[14]} {count[13]} {count[12]} {count[11]} {count[10]} {count[9]} {count[8]} {count[7]} {count[6]} {count[5]} {count[4]} {count[3]} {count[2]} {count[1]} {count[0]}]]
refresh_design
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [H:/Xilinxprojects/project_counterfinal/project_counterfinal.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [H:/Xilinxprojects/project_counterfinal/project_counterfinal.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.684 ; gain = 0.000
set_property IOSTANDARD LVCMOS33 [get_ports [list {count[23]} {count[22]} {count[21]} {count[20]} {count[19]} {count[18]} {count[17]} {count[16]} {count[15]} {count[14]} {count[13]} {count[12]} {count[11]} {count[10]} {count[9]} {count[8]} {count[7]} {count[6]} {count[5]} {count[4]} {count[3]} {count[2]} {count[1]} {count[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1587.816 ; gain = 0.000
[Tue Feb 07 19:07:17 2017] Launched impl_1...
Run output will be captured here: H:/Xilinxprojects/project_counterfinal/project_counterfinal.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Feb 07 19:09:49 2017] Launched impl_1...
Run output will be captured here: H:/Xilinxprojects/project_counterfinal/project_counterfinal.runs/impl_1/runme.log
set_property package_pin "" [get_ports [list  {count[23]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {count[23]} {count[22]} {count[21]} {count[20]} {count[19]} {count[18]} {count[17]} {count[16]} {count[15]} {count[14]} {count[13]} {count[12]} {count[11]} {count[10]} {count[9]} {count[8]} {count[7]} {count[6]} {count[5]} {count[4]} {count[3]} {count[2]} {count[1]} {count[0]}]]
set_property offchip_term NONE [get_ports [list {count[23]} {count[22]} {count[21]} {count[20]} {count[19]} {count[18]} {count[17]} {count[16]} {count[15]} {count[14]} {count[13]} {count[12]} {count[11]} {count[10]} {count[9]} {count[8]} {count[7]} {count[6]} {count[5]} {count[4]} {count[3]} {count[2]} {count[1]} {count[0]}]]
reset_run synth_1
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1587.816 ; gain = 0.000
save_constraints -force
launch_runs impl_1
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Feb 07 19:16:32 2017] Launched synth_1...
Run output will be captured here: H:/Xilinxprojects/project_counterfinal/project_counterfinal.runs/synth_1/runme.log
[Tue Feb 07 19:16:32 2017] Launched impl_1...
Run output will be captured here: H:/Xilinxprojects/project_counterfinal/project_counterfinal.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Feb 07 19:20:13 2017] Launched impl_1...
Run output will be captured here: H:/Xilinxprojects/project_counterfinal/project_counterfinal.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1587.816 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274663879A
set_property PROGRAM.FILE {H:/Xilinxprojects/project_counterfinal/project_counterfinal.runs/impl_1/ratecounter_source.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {H:/Xilinxprojects/project_counterfinal/project_counterfinal.runs/impl_1/ratecounter_source.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1653.242 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 07 19:24:07 2017...
