{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "39f86b8e",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import json\n",
    "\n",
    "# 1) 读取legal_doc列表\n",
    "legal_doc_path = r\"D:\\icrg\\code\\LLM_multi_modal\\ICML_2025\\HiVerilog\\HiVerilog\\test_on_benchmark\\tasks_hiverilog_expansion.txt\"\n",
    "with open(legal_doc_path, 'r', encoding='utf-8') as f:\n",
    "    legal_doc = f.read().splitlines()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "d2d36c35",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['JC_counter',\n",
       " 'accu',\n",
       " 'adder_16bit',\n",
       " 'adder_16bit_csa',\n",
       " 'adder_32bit',\n",
       " 'adder_8bit',\n",
       " 'alu',\n",
       " 'barrel_shifter',\n",
       " 'comparator_32bit',\n",
       " 'counter_12',\n",
       " 'div_16bit',\n",
       " 'div_32bit',\n",
       " 'freq_div',\n",
       " 'freq_divbyeven',\n",
       " 'freq_divbyfrac',\n",
       " 'freq_divbyodd',\n",
       " 'instr_reg',\n",
       " 'multi_16bit',\n",
       " 'pe',\n",
       " 'radix2_div',\n",
       " 'ring_counter',\n",
       " 'shift8',\n",
       " 'shift_reg',\n",
       " 'signal_generator',\n",
       " 'square_wave',\n",
       " 'stagepipe3',\n",
       " 'stagepipe5',\n",
       " 'sub_16bit',\n",
       " 'sub_32bit',\n",
       " 'sub_64bit',\n",
       " 'sub_8bit',\n",
       " 'systolic1x2',\n",
       " 'systolic1x4',\n",
       " 'up_down_counter',\n",
       " 'pe_v_0',\n",
       " 'pe_v_1',\n",
       " 'pe_v_2',\n",
       " 'pe_v_3',\n",
       " 'pe_v_4',\n",
       " 'adder_8bit_v_5',\n",
       " 'adder_8bit_v_6',\n",
       " 'adder_8bit_v_7',\n",
       " 'adder_8bit_v_8',\n",
       " 'adder_8bit_v_9',\n",
       " 'up_down_counter_v_10',\n",
       " 'up_down_counter_v_11',\n",
       " 'up_down_counter_v_12',\n",
       " 'up_down_counter_v_13',\n",
       " 'sub_8bit_v_14',\n",
       " 'sub_8bit_v_15',\n",
       " 'sub_8bit_v_16',\n",
       " 'sub_8bit_v_17',\n",
       " 'stagepipe3_v_18',\n",
       " 'stagepipe3_v_19',\n",
       " 'stagepipe3_v_20',\n",
       " 'stagepipe3_v_21',\n",
       " 'barrel_shifter_v_22',\n",
       " 'barrel_shifter_v_23',\n",
       " 'barrel_shifter_v_24',\n",
       " 'barrel_shifter_v_25',\n",
       " 'sub_16bit_v_26',\n",
       " 'sub_16bit_v_27',\n",
       " 'sub_16bit_v_28',\n",
       " 'sub_16bit_v_29',\n",
       " 'systolic1x4_v_30',\n",
       " 'systolic1x4_v_31',\n",
       " 'systolic1x4_v_32',\n",
       " 'systolic1x2_v_33',\n",
       " 'systolic1x2_v_34',\n",
       " 'systolic1x2_v_35',\n",
       " 'comparator_32bit_v_36',\n",
       " 'comparator_32bit_v_37',\n",
       " 'comparator_32bit_v_38',\n",
       " 'instr_reg_v_39',\n",
       " 'instr_reg_v_40',\n",
       " 'square_wave_v_41',\n",
       " 'square_wave_v_42',\n",
       " 'adder_16bit_v_43',\n",
       " 'adder_16bit_v_44',\n",
       " 'shift8_v_45',\n",
       " 'shift8_v_46',\n",
       " 'freq_div_v_47',\n",
       " 'freq_div_v_48',\n",
       " 'freq_divbyodd_v_49',\n",
       " 'alu_v_50',\n",
       " 'accu_v_51',\n",
       " 'stagepipe5_v_52',\n",
       " 'adder_16bit_csa_v_53',\n",
       " 'adder_32bit_v_54',\n",
       " 'shift_reg_v_55',\n",
       " 'ring_counter_v_56']"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "legal_doc"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "24b133b7",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "对于文件夹 'stagepipe':\n",
      "  有效子文件夹数量: 2\n",
      "  Submodule总数: 8\n",
      "  Submodule平均数量: 4.00\n",
      "\n",
      "  nodes平均数量: 9.00\n",
      "\n",
      "  edges平均数量: 11.00\n",
      "\n",
      "对于文件夹 'systolic':\n",
      "  有效子文件夹数量: 2\n",
      "  Submodule总数: 6\n",
      "  Submodule平均数量: 3.00\n",
      "\n",
      "  nodes平均数量: 12.00\n",
      "\n",
      "  edges平均数量: 15.00\n",
      "\n",
      "对于文件夹 'Accumulator':\n",
      "  有效子文件夹数量: 1\n",
      "  Submodule总数: 3\n",
      "  Submodule平均数量: 3.00\n",
      "\n",
      "  nodes平均数量: 9.00\n",
      "\n",
      "  edges平均数量: 15.00\n",
      "\n",
      "D:\\icrg\\code\\LLM_multi_modal\\ICML_2025\\HiVerilog\\HiVerilog\\Arithmetic\\Adder\n",
      "对于文件夹 'Adder':\n",
      "  有效子文件夹数量: 11\n",
      "  Submodule总数: 41\n",
      "  Submodule平均数量: 3.73\n",
      "\n",
      "  nodes平均数量: 8.82\n",
      "\n",
      "  edges平均数量: 14.91\n",
      "\n",
      "对于文件夹 'Comparator':\n",
      "  有效子文件夹数量: 5\n",
      "  Submodule总数: 15\n",
      "  Submodule平均数量: 3.00\n",
      "\n",
      "  nodes平均数量: 7.20\n",
      "\n",
      "  edges平均数量: 12.40\n",
      "\n",
      "对于文件夹 'Divider':\n",
      "  有效子文件夹数量: 3\n",
      "  Submodule总数: 7\n",
      "  Submodule平均数量: 2.33\n",
      "\n",
      "  nodes平均数量: 8.00\n",
      "\n",
      "  edges平均数量: 8.00\n",
      "\n",
      "对于文件夹 'Multiplier':\n",
      "  有效子文件夹数量: 9\n",
      "  Submodule总数: 44\n",
      "  Submodule平均数量: 4.89\n",
      "\n",
      "  nodes平均数量: 9.11\n",
      "\n",
      "  edges平均数量: 15.78\n",
      "\n",
      "对于文件夹 'Other':\n",
      "  有效子文件夹数量: 1\n",
      "  Submodule总数: 2\n",
      "  Submodule平均数量: 2.00\n",
      "\n",
      "  nodes平均数量: 4.00\n",
      "\n",
      "  edges平均数量: 3.00\n",
      "\n",
      "对于文件夹 'Substractor':\n",
      "  有效子文件夹数量: 8\n",
      "  Submodule总数: 37\n",
      "  Submodule平均数量: 4.62\n",
      "\n",
      "  nodes平均数量: 9.12\n",
      "\n",
      "  edges平均数量: 19.00\n",
      "\n",
      "对于文件夹 'Counter':\n",
      "  有效子文件夹数量: 9\n",
      "  Submodule总数: 19\n",
      "  Submodule平均数量: 2.11\n",
      "\n",
      "  nodes平均数量: 5.78\n",
      "\n",
      "  edges平均数量: 7.00\n",
      "\n",
      "对于文件夹 'Decoder':\n",
      "  有效子文件夹数量: 2\n",
      "  Submodule总数: 7\n",
      "  Submodule平均数量: 3.50\n",
      "\n",
      "  nodes平均数量: 10.00\n",
      "\n",
      "  edges平均数量: 15.00\n",
      "\n",
      "对于文件夹 'Encoder':\n",
      "  有效子文件夹数量: 1\n",
      "  Submodule总数: 8\n",
      "  Submodule平均数量: 8.00\n",
      "\n",
      "  nodes平均数量: 11.00\n",
      "\n",
      "  edges平均数量: 17.00\n",
      "\n",
      "对于文件夹 'FIFO':\n",
      "  有效子文件夹数量: 0\n",
      "  Submodule总数: 0\n",
      "  Submodule平均数量: 0.00\n",
      "\n",
      "  nodes平均数量: 0.00\n",
      "\n",
      "  edges平均数量: 0.00\n",
      "\n",
      "对于文件夹 'Shifter':\n",
      "  有效子文件夹数量: 6\n",
      "  Submodule总数: 36\n",
      "  Submodule平均数量: 6.00\n",
      "\n",
      "  nodes平均数量: 11.33\n",
      "\n",
      "  edges平均数量: 19.17\n",
      "\n",
      "对于文件夹 'Frequency divider':\n",
      "  有效子文件夹数量: 7\n",
      "  Submodule总数: 18\n",
      "  Submodule平均数量: 2.57\n",
      "\n",
      "  nodes平均数量: 6.43\n",
      "\n",
      "  edges平均数量: 7.57\n",
      "\n",
      "对于文件夹 'Practical':\n",
      "  有效子文件夹数量: 1\n",
      "  Submodule总数: 2\n",
      "  Submodule平均数量: 2.00\n",
      "\n",
      "  nodes平均数量: 5.00\n",
      "\n",
      "  edges平均数量: 4.00\n",
      "\n",
      "对于文件夹 'RISC-V':\n",
      "  有效子文件夹数量: 19\n",
      "  Submodule总数: 68\n",
      "  Submodule平均数量: 3.58\n",
      "\n",
      "  nodes平均数量: 9.42\n",
      "\n",
      "  edges平均数量: 14.63\n",
      "\n",
      "对于文件夹 'Signal generation':\n",
      "  有效子文件夹数量: 4\n",
      "  Submodule总数: 8\n",
      "  Submodule平均数量: 2.00\n",
      "\n",
      "  nodes平均数量: 5.25\n",
      "\n",
      "  edges平均数量: 6.25\n",
      "\n"
     ]
    }
   ],
   "source": [
    "\n",
    "# 2) 遍历指定路径\n",
    "root_path = r\"D:\\icrg\\code\\LLM_multi_modal\\ICML_2025\\HiVerilog\\HiVerilog\"\n",
    "exclude_folders = {\"test_on_benchmark\", \"HiVerilog_benchmark_expansion\", \".git\", \".vscode\"}\n",
    "\n",
    "# 存储所有下一级文件夹的结果\n",
    "results = []\n",
    "\n",
    "for folder in os.listdir(root_path):\n",
    "    folder_path = os.path.join(root_path, folder)\n",
    "    \n",
    "    # 跳过排除的文件夹和非文件夹\n",
    "    if folder in exclude_folders or not os.path.isdir(folder_path):\n",
    "        continue\n",
    "    \n",
    "    # 查找下一级文件夹\n",
    "    for sub_folder in os.listdir(folder_path):\n",
    "        sub_folder_path = os.path.join(folder_path, sub_folder)\n",
    "        if sub_folder ==\"Adder\":\n",
    "            print(sub_folder_path)\n",
    "        # 只处理文件夹\n",
    "        if not os.path.isdir(sub_folder_path):\n",
    "            continue\n",
    "            \n",
    "        # 初始化计数器\n",
    "        valid_subfolder_count = 0\n",
    "        total_submodules = 0\n",
    "        total_nodes = 0\n",
    "        total_edges = 0\n",
    "        \n",
    "        # 检查是否有子文件夹\n",
    "        for item in os.listdir(sub_folder_path):\n",
    "            item_path = os.path.join(sub_folder_path, item)\n",
    "            if os.path.isdir(item_path):\n",
    "                # 检查是否在legal_doc中\n",
    "                if item in legal_doc:\n",
    "                    valid_subfolder_count += 1\n",
    "                    # 检查graph.json文件\n",
    "                    graph_path = os.path.join(item_path, \"graph.json\")\n",
    "                    if os.path.exists(graph_path):\n",
    "                        try:\n",
    "                            with open(graph_path, 'r', encoding='utf-8') as f:\n",
    "                                graph = json.load(f)\n",
    "                            if isinstance(graph, dict):\n",
    "                                graph = [graph]\n",
    "                            # 统计submodule数量\n",
    "                            if isinstance(graph, list) and len(graph) > 0:\n",
    "                                for node in graph[0].get(\"nodes\", []):\n",
    "                                    if node.get(\"type\") == \"submodule\":\n",
    "                                        total_submodules += 1\n",
    "                                total_nodes += len(graph[0][\"nodes\"])\n",
    "                                total_edges += len(graph[0][\"connectivity\"][0])\n",
    "                        except (json.JSONDecodeError, KeyError, IndexError) as e:\n",
    "                            print(f\"Error processing {graph_path}: {e}\")\n",
    "        \n",
    "        # 计算平均值（避免除以零）\n",
    "        avg_submodules = total_submodules / valid_subfolder_count if valid_subfolder_count > 0 else 0\n",
    "        avg_nodes = total_nodes / valid_subfolder_count if valid_subfolder_count > 0 else 0\n",
    "        avg_edges = total_edges / valid_subfolder_count if valid_subfolder_count > 0 else 0\n",
    "        \n",
    "        # 输出结果\n",
    "        print(f\"对于文件夹 '{sub_folder}':\")\n",
    "        print(f\"  有效子文件夹数量: {valid_subfolder_count}\")\n",
    "        print(f\"  Submodule总数: {total_submodules}\")\n",
    "        print(f\"  Submodule平均数量: {avg_submodules:.2f}\\n\")\n",
    "        print(f\"  nodes平均数量: {avg_nodes:.2f}\\n\")\n",
    "        print(f\"  edges平均数量: {avg_edges:.2f}\\n\")\n",
    "\n",
    "        \n",
    "        # 保存结果\n",
    "        results.append({\n",
    "            \"folder\": sub_folder,\n",
    "            \"valid_subfolders\": valid_subfolder_count,\n",
    "            \"total_submodules\": total_submodules,\n",
    "            \"avg_submodules\": avg_submodules,\n",
    "            \"avg_nodes\": avg_nodes,\n",
    "            \"avg_edges\": avg_edges\n",
    "        })\n",
    "\n",
    "# 如果需要，可以进一步处理results数据"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "e141b25f",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['.git',\n",
       " '.vscode',\n",
       " 'Accelerator',\n",
       " 'all_reference_code.jsonl',\n",
       " 'Arithmetic',\n",
       " 'collect_reference_code.py',\n",
       " 'collect_which_tasks_has_graph_json.py',\n",
       " 'Control',\n",
       " 'HiVerilog_benchmark_expansion',\n",
       " 'hiverilog_graph.jsonl',\n",
       " 'hiverilog_graph_construction.py',\n",
       " 'image.png',\n",
       " 'image_hiverilog_expansion.png',\n",
       " 'list_all_tasks.py',\n",
       " 'Memory',\n",
       " 'Miscellaneous',\n",
       " 'nodes_edges_statistic.ipynb',\n",
       " 'Readme.md',\n",
       " 'task_statistic.ipynb',\n",
       " 'test_on_benchmark']"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "os.listdir(root_path)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "llm_multimodal",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
