{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503194850357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503194850363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 20:07:30 2017 " "Processing started: Sat Aug 19 20:07:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503194850363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194850363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p4_project -c p4_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off p4_project -c p4_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194850363 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1503194851261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/proyecto3_system.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/proyecto3_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system " "Found entity 1: proyecto3_system" {  } { { "project3_copy/proyecto3_system/synthesis/proyecto3_system.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/proyecto3_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_irq_mapper " "Found entity 1: proyecto3_system_irq_mapper" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_irq_mapper.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0 " "Found entity 1: proyecto3_system_mm_interconnect_0" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: proyecto3_system_mm_interconnect_0_avalon_st_adapter_003" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: proyecto3_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: proyecto3_system_mm_interconnect_0_avalon_st_adapter" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: proyecto3_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: proyecto3_system_mm_interconnect_0_rsp_mux_002" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861080 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_rsp_mux " "Found entity 1: proyecto3_system_mm_interconnect_0_rsp_mux" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_rsp_demux_004 " "Found entity 1: proyecto3_system_mm_interconnect_0_rsp_demux_004" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: proyecto3_system_mm_interconnect_0_rsp_demux_001" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_rsp_demux " "Found entity 1: proyecto3_system_mm_interconnect_0_rsp_demux" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_cmd_mux_004 " "Found entity 1: proyecto3_system_mm_interconnect_0_cmd_mux_004" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: proyecto3_system_mm_interconnect_0_cmd_mux_001" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_cmd_mux " "Found entity 1: proyecto3_system_mm_interconnect_0_cmd_mux" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: proyecto3_system_mm_interconnect_0_cmd_demux_002" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_cmd_demux " "Found entity 1: proyecto3_system_mm_interconnect_0_cmd_demux" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861125 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861125 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861125 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861125 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861152 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proyecto3_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861155 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proyecto3_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: proyecto3_system_mm_interconnect_0_router_009_default_decode" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861156 ""} { "Info" "ISGN_ENTITY_NAME" "2 proyecto3_system_mm_interconnect_0_router_009 " "Found entity 2: proyecto3_system_mm_interconnect_0_router_009" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proyecto3_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861159 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proyecto3_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_router_008_default_decode " "Found entity 1: proyecto3_system_mm_interconnect_0_router_008_default_decode" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861160 ""} { "Info" "ISGN_ENTITY_NAME" "2 proyecto3_system_mm_interconnect_0_router_008 " "Found entity 2: proyecto3_system_mm_interconnect_0_router_008" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proyecto3_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proyecto3_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: proyecto3_system_mm_interconnect_0_router_006_default_decode" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861165 ""} { "Info" "ISGN_ENTITY_NAME" "2 proyecto3_system_mm_interconnect_0_router_006 " "Found entity 2: proyecto3_system_mm_interconnect_0_router_006" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proyecto3_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proyecto3_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: proyecto3_system_mm_interconnect_0_router_005_default_decode" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861168 ""} { "Info" "ISGN_ENTITY_NAME" "2 proyecto3_system_mm_interconnect_0_router_005 " "Found entity 2: proyecto3_system_mm_interconnect_0_router_005" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proyecto3_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proyecto3_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: proyecto3_system_mm_interconnect_0_router_004_default_decode" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861173 ""} { "Info" "ISGN_ENTITY_NAME" "2 proyecto3_system_mm_interconnect_0_router_004 " "Found entity 2: proyecto3_system_mm_interconnect_0_router_004" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proyecto3_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proyecto3_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: proyecto3_system_mm_interconnect_0_router_002_default_decode" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861177 ""} { "Info" "ISGN_ENTITY_NAME" "2 proyecto3_system_mm_interconnect_0_router_002 " "Found entity 2: proyecto3_system_mm_interconnect_0_router_002" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel proyecto3_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel proyecto3_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_mm_interconnect_0_router_default_decode " "Found entity 1: proyecto3_system_mm_interconnect_0_router_default_decode" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861180 ""} { "Info" "ISGN_ENTITY_NAME" "2 proyecto3_system_mm_interconnect_0_router " "Found entity 2: proyecto3_system_mm_interconnect_0_router" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_wdt.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_wdt.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_wdt " "Found entity 1: proyecto3_system_wdt" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_wdt.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_wdt.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_spi " "Found entity 1: proyecto3_system_spi" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_spi.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_spi.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_top.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1889) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1889): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1889 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861259 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1881) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1881): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1881 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861261 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861261 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1727 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861261 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861261 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861261 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 2100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_pll_0 " "Found entity 1: proyecto3_system_pll_0" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861275 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861275 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861275 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861275 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861275 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861275 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_on_chip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_on_chip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_on_chip_memory " "Found entity 1: proyecto3_system_on_chip_memory" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_on_chip_memory.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_on_chip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_nios_ii_processor " "Found entity 1: proyecto3_system_nios_ii_processor" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_nios_ii_processor_cpu_register_bank_a_module " "Found entity 1: proyecto3_system_nios_ii_processor_cpu_register_bank_a_module" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "2 proyecto3_system_nios_ii_processor_cpu_register_bank_b_module " "Found entity 2: proyecto3_system_nios_ii_processor_cpu_register_bank_b_module" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "3 proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug " "Found entity 3: proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "4 proyecto3_system_nios_ii_processor_cpu_nios2_oci_break " "Found entity 4: proyecto3_system_nios_ii_processor_cpu_nios2_oci_break" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "5 proyecto3_system_nios_ii_processor_cpu_nios2_oci_xbrk " "Found entity 5: proyecto3_system_nios_ii_processor_cpu_nios2_oci_xbrk" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "6 proyecto3_system_nios_ii_processor_cpu_nios2_oci_dbrk " "Found entity 6: proyecto3_system_nios_ii_processor_cpu_nios2_oci_dbrk" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "7 proyecto3_system_nios_ii_processor_cpu_nios2_oci_itrace " "Found entity 7: proyecto3_system_nios_ii_processor_cpu_nios2_oci_itrace" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "8 proyecto3_system_nios_ii_processor_cpu_nios2_oci_td_mode " "Found entity 8: proyecto3_system_nios_ii_processor_cpu_nios2_oci_td_mode" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "9 proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace " "Found entity 9: proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "10 proyecto3_system_nios_ii_processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: proyecto3_system_nios_ii_processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "11 proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "12 proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "13 proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo " "Found entity 13: proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "14 proyecto3_system_nios_ii_processor_cpu_nios2_oci_pib " "Found entity 14: proyecto3_system_nios_ii_processor_cpu_nios2_oci_pib" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "15 proyecto3_system_nios_ii_processor_cpu_nios2_oci_im " "Found entity 15: proyecto3_system_nios_ii_processor_cpu_nios2_oci_im" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "16 proyecto3_system_nios_ii_processor_cpu_nios2_performance_monitors " "Found entity 16: proyecto3_system_nios_ii_processor_cpu_nios2_performance_monitors" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "17 proyecto3_system_nios_ii_processor_cpu_nios2_avalon_reg " "Found entity 17: proyecto3_system_nios_ii_processor_cpu_nios2_avalon_reg" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "18 proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module " "Found entity 18: proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "19 proyecto3_system_nios_ii_processor_cpu_nios2_ocimem " "Found entity 19: proyecto3_system_nios_ii_processor_cpu_nios2_ocimem" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "20 proyecto3_system_nios_ii_processor_cpu_nios2_oci " "Found entity 20: proyecto3_system_nios_ii_processor_cpu_nios2_oci" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""} { "Info" "ISGN_ENTITY_NAME" "21 proyecto3_system_nios_ii_processor_cpu " "Found entity 21: proyecto3_system_nios_ii_processor_cpu" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk " "Found entity 1: proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_nios_ii_processor_cpu_debug_slave_tck " "Found entity 1: proyecto3_system_nios_ii_processor_cpu_debug_slave_tck" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_tck.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper " "Found entity 1: proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_nios_ii_processor_cpu_test_bench " "Found entity 1: proyecto3_system_nios_ii_processor_cpu_test_bench" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_test_bench.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_i2cslave_to_avlmm_bridge " "Found entity 1: altera_i2cslave_to_avlmm_bridge" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_avl_mst_intf_gen " "Found entity 1: altr_i2c_avl_mst_intf_gen" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_avl_mst_intf_gen.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_clk_cnt " "Found entity 1: altr_i2c_clk_cnt" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_clk_cnt.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_clk_cnt.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861334 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_condt_det.v(163) " "Verilog HDL warning at altr_i2c_condt_det.v(163): extended using \"x\" or \"z\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_condt_det.v" 163 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1503194861338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altr_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altr_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1503194861338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_condt_det " "Found entity 1: altr_i2c_condt_det" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_condt_det.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_condt_det.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_databuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_databuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_databuffer " "Found entity 1: altr_i2c_databuffer" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_databuffer.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_databuffer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861342 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_rxshifter.v(263) " "Verilog HDL warning at altr_i2c_rxshifter.v(263): extended using \"x\" or \"z\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_rxshifter.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_rxshifter.v" 263 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1503194861345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_rxshifter " "Found entity 1: altr_i2c_rxshifter" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_rxshifter.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_rxshifter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_slvfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_slvfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_slvfsm " "Found entity 1: altr_i2c_slvfsm" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_slvfsm.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_slvfsm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_spksupp " "Found entity 1: altr_i2c_spksupp" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_spksupp.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_spksupp.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_txout " "Found entity 1: altr_i2c_txout" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_txout.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_txout.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861358 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altr_i2c_txshifter.v(223) " "Verilog HDL warning at altr_i2c_txshifter.v(223): extended using \"x\" or \"z\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_txshifter.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_txshifter.v" 223 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1503194861362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altr_i2c_txshifter " "Found entity 1: altr_i2c_txshifter" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_txshifter.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_txshifter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (proyecto3_system) " "Found design unit 1: auk_dspip_text_pkg (proyecto3_system)" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861789 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (proyecto3_system) " "Found design unit 1: auk_dspip_math_pkg (proyecto3_system)" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861794 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (proyecto3_system) " "Found design unit 1: auk_dspip_lib_pkg (proyecto3_system)" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861899 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861975 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861981 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp-rtl " "Found design unit 1: auk_dspip_fpcompiler_alufp-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861985 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp " "Found entity 1: auk_dspip_fpcompiler_alufp" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf-rtl " "Found design unit 1: auk_dspip_fpcompiler_aslf-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861989 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf " "Found entity 1: auk_dspip_fpcompiler_aslf" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_asrf-rtl " "Found design unit 1: auk_dspip_fpcompiler_asrf-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861993 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_asrf " "Found entity 1: auk_dspip_fpcompiler_asrf" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox-rtl " "Found design unit 1: auk_dspip_fpcompiler_castftox-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861998 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox " "Found entity 1: auk_dspip_fpcompiler_castftox" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194861998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194861998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof-rtl " "Found design unit 1: auk_dspip_fpcompiler_castxtof-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862003 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof " "Found entity 1: auk_dspip_fpcompiler_castxtof" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf-rtl " "Found design unit 1: auk_dspip_fpcompiler_clzf-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862007 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf " "Found entity 1: auk_dspip_fpcompiler_clzf" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp-rtl " "Found design unit 1: auk_dspip_fpcompiler_mulfp-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862011 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp " "Found entity 1: auk_dspip_fpcompiler_mulfp" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_can.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_can.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_can-rtl " "Found design unit 1: apn_fft_mult_can-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_can.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862077 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_can " "Found entity 1: apn_fft_mult_can" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_can.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_can.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_cpx_1825.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_cpx_1825.v" { { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx_1825 " "Found entity 1: apn_fft_mult_cpx_1825" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_cpx_1825.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_cpx_1825.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_cpx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_cpx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apn_fft_mult_cpx-rtl " "Found design unit 1: apn_fft_mult_cpx-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_cpx.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862212 ""} { "Info" "ISGN_ENTITY_NAME" "1 apn_fft_mult_cpx " "Found entity 1: apn_fft_mult_cpx" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_cpx.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/apn_fft_mult_cpx.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/hyper_opt_off_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/hyper_opt_off_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hyper_opt_pkg (proyecto3_system) " "Found design unit 1: hyper_opt_pkg (proyecto3_system)" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/hyper_opt_OFF_pkg.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/hyper_opt_OFF_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_ram-rtl " "Found design unit 1: altera_fft_dual_port_ram-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862346 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_ram " "Found entity 1: altera_fft_dual_port_ram" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_dual_port_rom-rtl " "Found design unit 1: altera_fft_dual_port_rom-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_rom.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862418 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_dual_port_rom " "Found entity 1: altera_fft_dual_port_rom" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd 6 3 " "Found 6 design units, including 3 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_mult_add-rtl " "Found design unit 1: altera_fft_mult_add-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altera_fft_mult_add_new-rtl " "Found design unit 2: altera_fft_mult_add_new-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862517 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altera_fft_mult_add_old-rtl " "Found design unit 3: altera_fft_mult_add_old-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862517 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_mult_add " "Found entity 1: altera_fft_mult_add" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862517 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_fft_mult_add_new " "Found entity 2: altera_fft_mult_add_new" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862517 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_fft_mult_add_old " "Found entity 3: altera_fft_mult_add_old" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_fft_single_port_rom-rtl " "Found design unit 1: altera_fft_single_port_rom-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862585 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_fft_single_port_rom " "Found entity 1: altera_fft_single_port_rom" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_fft_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_fft_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_fft_pkg (proyecto3_system) " "Found design unit 1: auk_fft_pkg (proyecto3_system)" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_fft_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862650 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_fft_pkg-body " "Found design unit 2: auk_fft_pkg-body" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_fft_pkg.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_fft_pkg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_lib_pkg (proyecto3_system) " "Found design unit 1: auk_dspip_r22sdf_lib_pkg (proyecto3_system)" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_addr_control-rtl " "Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862968 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_addr_control " "Found entity 1: auk_dspip_bit_reverse_addr_control" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194862968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194862968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_core-rtl " "Found design unit 1: auk_dspip_bit_reverse_core-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863044 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_core " "Found entity 1: auk_dspip_bit_reverse_core" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194863044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder-rtl " "Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863114 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_bit_reverse_reverse_carry_adder " "Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194863114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863193 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_adder_fp " "Found entity 1: auk_dspip_r22sdf_adder_fp" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194863193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_addsub-rtl " "Found design unit 1: auk_dspip_r22sdf_addsub-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863264 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_addsub " "Found entity 1: auk_dspip_r22sdf_addsub" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194863264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfi-rtl2 " "Found design unit 1: auk_dspip_r22sdf_bfi-rtl2" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863362 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfi " "Found entity 1: auk_dspip_r22sdf_bfi" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194863362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bfii-rtl " "Found design unit 1: auk_dspip_r22sdf_bfii-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863456 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bfii " "Found entity 1: auk_dspip_r22sdf_bfii" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194863456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_bf_control-rtl " "Found design unit 1: auk_dspip_r22sdf_bf_control-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863536 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_bf_control " "Found entity 1: auk_dspip_r22sdf_bf_control" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194863536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma-rtl " "Found design unit 1: auk_dspip_r22sdf_cma-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863766 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma " "Found entity 1: auk_dspip_r22sdf_cma" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194863766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_adder_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863863 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_adder_fp " "Found entity 1: auk_dspip_r22sdf_cma_adder_fp" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194863863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp-rtl " "Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863968 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_cma_bfi_fp " "Found entity 1: auk_dspip_r22sdf_cma_bfi_fp" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194863968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194863968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_core-rtl " "Found design unit 1: auk_dspip_r22sdf_core-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 160 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864073 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_core " "Found entity 1: auk_dspip_r22sdf_core" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194864073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_counter-rtl " "Found design unit 1: auk_dspip_r22sdf_counter-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864143 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_counter " "Found entity 1: auk_dspip_r22sdf_counter" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194864143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_delay-rtl " "Found design unit 1: auk_dspip_r22sdf_delay-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864222 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_delay " "Found entity 1: auk_dspip_r22sdf_delay" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194864222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_enable_control-rtl " "Found design unit 1: auk_dspip_r22sdf_enable_control-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864291 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_enable_control " "Found entity 1: auk_dspip_r22sdf_enable_control" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194864291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stage-rtl " "Found design unit 1: auk_dspip_r22sdf_stage-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864422 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stage " "Found entity 1: auk_dspip_r22sdf_stage" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194864422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_out_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864487 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_out_pipe " "Found entity 1: auk_dspip_r22sdf_stg_out_pipe" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194864487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_stg_pipe-rtl " "Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864558 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_stg_pipe " "Found entity 1: auk_dspip_r22sdf_stg_pipe" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194864558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_top-str " "Found design unit 1: auk_dspip_r22sdf_top-str" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864657 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_top " "Found entity 1: auk_dspip_r22sdf_top" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194864657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_r22sdf_twrom-rtl " "Found design unit 1: auk_dspip_r22sdf_twrom-rtl" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864744 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_r22sdf_twrom " "Found entity 1: auk_dspip_r22sdf_twrom" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194864744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_fft_ii_1 " "Found entity 1: proyecto3_system_fft_ii_1" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194864749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto3_system_fft_ii_0 " "Found entity 1: proyecto3_system_fft_ii_0" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194864753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p4_project.v 1 1 " "Found 1 design units, including 1 entities, in source file p4_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 p4_project " "Found entity 1: p4_project" {  } { { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194864758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194864758 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "proyecto3_system_spi.v(401) " "Verilog HDL or VHDL warning at proyecto3_system_spi.v(401): conditional expression evaluates to a constant" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_spi.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_spi.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1503194864855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p4_project " "Elaborating entity \"p4_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503194864970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_fft_ii_0 proyecto3_system_fft_ii_0:fft_ii_0 " "Elaborating entity \"proyecto3_system_fft_ii_0\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\"" {  } { { "p4_project.v" "fft_ii_0" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194865009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_top proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst " "Elaborating entity \"auk_dspip_r22sdf_top\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "auk_dspip_r22sdf_top_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194865049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_block_sink proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst " "Elaborating entity \"auk_dspip_avalon_streaming_block_sink\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "sink_ctrl_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194865196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|counter_module:in_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst\|counter_module:in_cnt_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "in_cnt_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194865278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_core proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst " "Elaborating entity \"auk_dspip_r22sdf_core\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "r22sdf_core_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194865381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_enable_control proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_enable_control:ena_ctrl " "Elaborating entity \"auk_dspip_r22sdf_enable_control\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_enable_control:ena_ctrl\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "ena_ctrl" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194865521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:0:r22_stage" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194865599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:gen_bfi_only:bfi_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194865693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "\\gen_fixedpt_adders:del_in_real_comp_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194865786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_pipeline:lpm_add_sub_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194865893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k5j " "Found entity 1: add_sub_k5j" {  } { { "db/add_sub_k5j.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/add_sub_k5j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194865961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194865961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k5j proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\|add_sub_k5j:auto_generated " "Elaborating entity \"add_sub_k5j\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\|add_sub_k5j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194865963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194866135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_counter proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst " "Elaborating entity \"auk_dspip_r22sdf_counter\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" "bf_counter_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194866218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst\|counter_module:\\control_s_array_gen:0:control_s_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst\|counter_module:\\control_s_array_gen:0:control_s_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "\\control_s_array_gen:0:control_s_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194866309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst\|counter_module:\\control_s_array_gen:1:control_s_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\|auk_dspip_r22sdf_counter:bf_counter_inst\|counter_module:\\control_s_array_gen:1:control_s_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" "\\control_s_array_gen:1:control_s_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_counter.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194866397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194866509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194866582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194866711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ua04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ua04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ua04 " "Found entity 1: altsyncram_ua04" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194866787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194866787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ua04 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated " "Elaborating entity \"altsyncram_ua04\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194866788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194866899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "\\gen_fixedpt_adders:del_in_real_comp_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194867035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_pipeline:lpm_add_sub_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194867064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s6j " "Found entity 1: add_sub_s6j" {  } { { "db/add_sub_s6j.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/add_sub_s6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194867132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194867132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s6j proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\|add_sub_s6j:auto_generated " "Elaborating entity \"add_sub_s6j\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\|add_sub_s6j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194867133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194867298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194867524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194867612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194867656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aa04.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aa04.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aa04 " "Found entity 1: altsyncram_aa04" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194867732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194867732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aa04 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated " "Elaborating entity \"altsyncram_aa04\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194867732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194867798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stg_pipe proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stg_pipe:\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect " "Elaborating entity \"auk_dspip_r22sdf_stg_pipe\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stg_pipe:\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194867880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:r22_stage" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194867955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_new proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst " "Elaborating entity \"altera_fft_mult_add_new\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_new_mult_add_gen:mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vgts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vgts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vgts " "Found entity 1: altera_mult_add_vgts" {  } { { "db/altera_mult_add_vgts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_vgts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194868423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194868423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vgts proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated " "Elaborating entity \"altera_mult_add_vgts\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vgts.v" "altera_mult_add_rtl1" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_vgts.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2 " "Elaborating entity \"ama_register_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_2\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_2" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_latency_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block " "Elaborating entity \"ama_latency_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_latency_function:data0_pipeline_reg_block\"" {  } { { "altera_mult_add_rtl.v" "data0_pipeline_reg_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194868976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194869165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_a_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_a_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194869189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194869257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194869286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194869316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vgts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194869347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag " "Elaborating entity \"altera_fft_mult_add\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194869398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_mult_add_new proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst " "Elaborating entity \"altera_fft_mult_add_new\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "\\use_new_mult_add_gen:mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194869441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194869481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ufts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ufts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ufts " "Found entity 1: altera_mult_add_ufts" {  } { { "db/altera_mult_add_ufts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_ufts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194869555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194869555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ufts proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ufts:auto_generated " "Elaborating entity \"altera_mult_add_ufts\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ufts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194869559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ufts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ufts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ufts.v" "altera_mult_add_rtl1" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_ufts.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194869589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ufts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_ufts:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194870044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:round_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194870121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:gen_bfi_only:bfi_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194870173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194870388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194870596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194870641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194870715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6704.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6704.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6704 " "Found entity 1: altsyncram_6704" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194870792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194870792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6704 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated " "Elaborating entity \"altsyncram_6704\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194870793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194870847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194870921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_addsub proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst " "Elaborating entity \"auk_dspip_r22sdf_addsub\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "\\gen_fixedpt_adders:del_in_real_comp_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194870983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" "\\gen_pipeline:lpm_add_sub_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194871009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t6j " "Found entity 1: add_sub_t6j" {  } { { "db/add_sub_t6j.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/add_sub_t6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194871075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194871075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t6j proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\|add_sub_t6j:auto_generated " "Elaborating entity \"add_sub_t6j\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_addsub:\\gen_fixedpt_adders:del_in_real_comp_inst\|LPM_ADD_SUB:\\gen_pipeline:lpm_add_sub_component\|add_sub_t6j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194871076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194871278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194871488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194871536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194871580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u604.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u604.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u604 " "Found entity 1: altsyncram_u604" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194871663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194871663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u604 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated " "Elaborating entity \"altsyncram_u604\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194871664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194871718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194871797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194871885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194872005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194872051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194872096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194872168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iv44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iv44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iv44 " "Found entity 1: altsyncram_iv44" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194872315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194872315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iv44 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated " "Elaborating entity \"altsyncram_iv44\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194872317 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "proyecto3_system_fft_ii_0_opt_twr1.hex " "Byte addressed memory initialization file \"proyecto3_system_fft_ii_0_opt_twr1.hex\" was read in the word-addressed format" {  } { { "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0_opt_twr1.hex" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0_opt_twr1.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1503194872321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:2:r22_stage" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194872572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_cma proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst " "Elaborating entity \"auk_dspip_r22sdf_cma\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_cma:cma_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194872630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194872846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0hts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0hts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0hts " "Found entity 1: altera_mult_add_0hts" {  } { { "db/altera_mult_add_0hts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_0hts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194872938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194872938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0hts proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_0hts:auto_generated " "Elaborating entity \"altera_mult_add_0hts\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_0hts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194872941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194873493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vfts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vfts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vfts " "Found entity 1: altera_mult_add_vfts" {  } { { "db/altera_mult_add_vfts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_vfts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194873569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194873569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vfts proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vfts:auto_generated " "Elaborating entity \"altera_mult_add_vfts\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_vfts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194873572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real " "Elaborating entity \"auk_dspip_roundsat\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|auk_dspip_roundsat:\\NONA10_C_Mult_Archs:gen_small_mult:round_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" "\\NONA10_C_Mult_Archs:gen_small_mult:round_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_cma.vhd" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194874052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:gen_bfi_only:bfi_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194874105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194874327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194874535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194874580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194874618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a704.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a704.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a704 " "Found entity 1: altsyncram_a704" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194874691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194874691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a704 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated " "Elaborating entity \"altsyncram_a704\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194874693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|counter_module:\\gen_m4k_delay:move_wrptr_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "\\gen_m4k_delay:move_wrptr_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194874743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194874820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194875041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194875251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194875305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194875360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194875502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194875546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194875598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194875628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rt44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rt44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rt44 " "Found entity 1: altsyncram_rt44" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194875702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194875702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rt44 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated " "Elaborating entity \"altsyncram_rt44\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194875703 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "proyecto3_system_fft_ii_0_opt_twr2.hex " "Byte addressed memory initialization file \"proyecto3_system_fft_ii_0_opt_twr2.hex\" was read in the word-addressed format" {  } { { "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0_opt_twr2.hex" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0_opt_twr2.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1503194875707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:3:r22_stage" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194875868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194876101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_1hts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_1hts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_1hts " "Found entity 1: altera_mult_add_1hts" {  } { { "db/altera_mult_add_1hts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_1hts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194876196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194876196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_1hts proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_1hts:auto_generated " "Elaborating entity \"altera_mult_add_1hts\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_1hts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194876199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194876754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0gts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0gts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0gts " "Found entity 1: altera_mult_add_0gts" {  } { { "db/altera_mult_add_0gts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_0gts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194876831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194876831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0gts proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_0gts:auto_generated " "Elaborating entity \"altera_mult_add_0gts\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_0gts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194876834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:gen_bfi_only:bfi_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194877366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194877605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194877903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfii proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst " "Elaborating entity \"auk_dspip_r22sdf_bfii\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194877950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_bfii:\\gen_bfii:bfii_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" "bf_control_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194878171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfii:bfii_delblk_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194878384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194878433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194878493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194878571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194878615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194878662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194878695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ds44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ds44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ds44 " "Found entity 1: altsyncram_ds44" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194878766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194878766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ds44 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated " "Elaborating entity \"altsyncram_ds44\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194878768 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "proyecto3_system_fft_ii_0_opt_twr3.hex " "Byte addressed memory initialization file \"proyecto3_system_fft_ii_0_opt_twr3.hex\" was read in the word-addressed format" {  } { { "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0_opt_twr3.hex" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0_opt_twr3.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1503194878772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_stage proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage " "Elaborating entity \"auk_dspip_r22sdf_stage\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:4:r22_stage" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194878933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194879173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_2hts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_2hts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_2hts " "Found entity 1: altera_mult_add_2hts" {  } { { "db/altera_mult_add_2hts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_2hts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194879266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194879266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_2hts proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_2hts:auto_generated " "Elaborating entity \"altera_mult_add_2hts\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_2hts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194879270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194879833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_1gts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_1gts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_1gts " "Found entity 1: altera_mult_add_1gts" {  } { { "db/altera_mult_add_1gts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_1gts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194879919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194879919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_1gts proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_1gts:auto_generated " "Elaborating entity \"altera_mult_add_1gts\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_1gts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194879922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bfi proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst " "Elaborating entity \"auk_dspip_r22sdf_bfi\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:gen_bfi_only:bfi_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194880447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_bf_control proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst " "Elaborating entity \"auk_dspip_r22sdf_bf_control\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_bfi:\\gen_bfi:gen_bfi_only:bfi_inst\|auk_dspip_r22sdf_bf_control:bf_control_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" "bf_control_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194880683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_delay proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real " "Elaborating entity \"auk_dspip_r22sdf_delay\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "\\gen_bfi:bfi_delblk_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194880893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194880938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:0:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194880997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:1:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194881040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:2:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194881088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst " "Elaborating entity \"counter_module\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|counter_module:\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:gen_max_pwr_2:cnt_array_gen:3:cnt_w_k_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194881134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194881181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194881218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6s44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6s44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6s44 " "Found entity 1: altsyncram_6s44" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194881288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194881288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6s44 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated " "Elaborating entity \"altsyncram_6s44\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194881290 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "proyecto3_system_fft_ii_0_opt_twr4.hex " "Byte addressed memory initialization file \"proyecto3_system_fft_ii_0_opt_twr4.hex\" was read in the word-addressed format" {  } { { "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0_opt_twr4.hex" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0_opt_twr4.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1503194881295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_block_source proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst " "Elaborating entity \"auk_dspip_avalon_streaming_block_source\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "source_control_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194881431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "source_FIFO" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194881780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3pd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3pd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3pd1 " "Found entity 1: scfifo_3pd1" {  } { { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194881844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194881844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3pd1 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated " "Elaborating entity \"scfifo_3pd1\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194881845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q061.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q061.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q061 " "Found entity 1: a_dpfifo_q061" {  } { { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194881874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194881874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q061 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo " "Elaborating entity \"a_dpfifo_q061\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\"" {  } { { "db/scfifo_3pd1.tdf" "dpfifo" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194881876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgn1 " "Found entity 1: altsyncram_vgn1" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194881940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194881940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgn1 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram " "Elaborating entity \"altsyncram_vgn1\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\"" {  } { { "db/a_dpfifo_q061.tdf" "FIFOram" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194881941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/cmpr_4l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194882007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194882007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q061.tdf" "almost_full_comparer" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194882008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|cmpr_4l8:two_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|cmpr_4l8:two_comparison\"" {  } { { "db/a_dpfifo_q061.tdf" "two_comparison" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194882068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f2b " "Found entity 1: cntr_f2b" {  } { { "db/cntr_f2b.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/cntr_f2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194882129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194882129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f2b proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_f2b:rd_ptr_msb " "Elaborating entity \"cntr_f2b\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_f2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q061.tdf" "rd_ptr_msb" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194882130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s27 " "Found entity 1: cntr_s27" {  } { { "db/cntr_s27.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/cntr_s27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194882197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194882197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s27 proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_s27:usedw_counter " "Elaborating entity \"cntr_s27\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_s27:usedw_counter\"" {  } { { "db/a_dpfifo_q061.tdf" "usedw_counter" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194882198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g2b " "Found entity 1: cntr_g2b" {  } { { "db/cntr_g2b.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/cntr_g2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194882263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194882263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g2b proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_g2b:wr_ptr " "Elaborating entity \"cntr_g2b\" for hierarchy \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|cntr_g2b:wr_ptr\"" {  } { { "db/a_dpfifo_q061.tdf" "wr_ptr" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194882264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_fft_ii_1 proyecto3_system_fft_ii_1:fft_ii_1 " "Elaborating entity \"proyecto3_system_fft_ii_1\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\"" {  } { { "p4_project.v" "fft_ii_1" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194882316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_top proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst " "Elaborating entity \"auk_dspip_r22sdf_top\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "auk_dspip_r22sdf_top_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194882367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_core proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst " "Elaborating entity \"auk_dspip_r22sdf_core\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "r22sdf_core_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194882550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194884036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_3hts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_3hts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_3hts " "Found entity 1: altera_mult_add_3hts" {  } { { "db/altera_mult_add_3hts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_3hts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194884132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194884132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_3hts proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_3hts:auto_generated " "Elaborating entity \"altera_mult_add_3hts\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_3hts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194884135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194884719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_2gts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_2gts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_2gts " "Found entity 1: altera_mult_add_2gts" {  } { { "db/altera_mult_add_2gts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_2gts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194884797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194884797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_2gts proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_2gts:auto_generated " "Elaborating entity \"altera_mult_add_2gts\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_2gts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194884801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194886397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194886576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194886609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jv44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jv44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jv44 " "Found entity 1: altsyncram_jv44" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194886726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194886726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jv44 proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated " "Elaborating entity \"altsyncram_jv44\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194886727 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "proyecto3_system_fft_ii_1_opt_twr1.hex " "Byte addressed memory initialization file \"proyecto3_system_fft_ii_1_opt_twr1.hex\" was read in the word-addressed format" {  } { { "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1_opt_twr1.hex" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1_opt_twr1.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1503194886732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194887109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_4hts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_4hts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_4hts " "Found entity 1: altera_mult_add_4hts" {  } { { "db/altera_mult_add_4hts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_4hts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194887192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194887192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_4hts proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_4hts:auto_generated " "Elaborating entity \"altera_mult_add_4hts\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_4hts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194887195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194887791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_3gts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_3gts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_3gts " "Found entity 1: altera_mult_add_3gts" {  } { { "db/altera_mult_add_3gts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_3gts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194887864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194887864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_3gts proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_3gts:auto_generated " "Elaborating entity \"altera_mult_add_3gts\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_3gts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194887867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194889343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194889524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194889557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_st44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_st44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_st44 " "Found entity 1: altsyncram_st44" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194889635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194889635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_st44 proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated " "Elaborating entity \"altsyncram_st44\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194889636 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "proyecto3_system_fft_ii_1_opt_twr2.hex " "Byte addressed memory initialization file \"proyecto3_system_fft_ii_1_opt_twr2.hex\" was read in the word-addressed format" {  } { { "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1_opt_twr2.hex" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1_opt_twr2.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1503194889641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194890021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_5hts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_5hts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_5hts " "Found entity 1: altera_mult_add_5hts" {  } { { "db/altera_mult_add_5hts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_5hts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194890094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194890094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_5hts proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_5hts:auto_generated " "Elaborating entity \"altera_mult_add_5hts\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_5hts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194890098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194890679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_4gts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_4gts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_4gts " "Found entity 1: altera_mult_add_4gts" {  } { { "db/altera_mult_add_4gts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_4gts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194890754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194890754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_4gts proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_4gts:auto_generated " "Elaborating entity \"altera_mult_add_4gts\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:3:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_4gts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194890757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194892095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194892283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194892315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_es44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_es44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_es44 " "Found entity 1: altsyncram_es44" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194892385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194892385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_es44 proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated " "Elaborating entity \"altsyncram_es44\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194892386 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "proyecto3_system_fft_ii_1_opt_twr3.hex " "Byte addressed memory initialization file \"proyecto3_system_fft_ii_1_opt_twr3.hex\" was read in the word-addressed format" {  } { { "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1_opt_twr3.hex" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1_opt_twr3.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1503194892391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194892754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_6hts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_6hts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_6hts " "Found entity 1: altera_mult_add_6hts" {  } { { "db/altera_mult_add_6hts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_6hts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194892851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194892851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_6hts proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_6hts:auto_generated " "Elaborating entity \"altera_mult_add_6hts\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_6hts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194892855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst " "Elaborating entity \"altera_mult_add\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" "mult_add_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_mult_add.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194893426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_5gts.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_5gts.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_5gts " "Found entity 1: altera_mult_add_5gts" {  } { { "db/altera_mult_add_5gts.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altera_mult_add_5gts.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194893496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194893496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_5gts proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_5gts:auto_generated " "Elaborating entity \"altera_mult_add_5gts\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:4:r22_stage\|auk_dspip_r22sdf_cma:\\gen_cma:cma_inst\|altera_fft_mult_add:\\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag\|altera_fft_mult_add_new:\\use_new_mult_add_gen:mult_add_inst\|altera_mult_add:mult_add_inst\|altera_mult_add_5gts:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194893499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_r22sdf_twrom proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2 " "Elaborating entity \"auk_dspip_r22sdf_twrom\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194894400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_single_port_rom proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real " "Elaborating entity \"altera_fft_single_port_rom\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "\\gen_optimized_memory_delayed:single_port_rom_component_real" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194894572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194894603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7s44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7s44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7s44 " "Found entity 1: altsyncram_7s44" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194894672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194894672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7s44 proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated " "Elaborating entity \"altsyncram_7s44\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194894674 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "proyecto3_system_fft_ii_1_opt_twr4.hex " "Byte addressed memory initialization file \"proyecto3_system_fft_ii_1_opt_twr4.hex\" was read in the word-addressed format" {  } { { "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1_opt_twr4.hex" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1_opt_twr4.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1503194894678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_bit_reverse_core proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst " "Elaborating entity \"auk_dspip_bit_reverse_core\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "\\generate_bit_reverse_module:bit_reverse_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194894806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_bit_reverse_addr_control proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|auk_dspip_bit_reverse_addr_control:rd_addr_inst " "Elaborating entity \"auk_dspip_bit_reverse_addr_control\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|auk_dspip_bit_reverse_addr_control:rd_addr_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "rd_addr_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194894884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_bit_reverse_reverse_carry_adder proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|auk_dspip_bit_reverse_addr_control:rd_addr_inst\|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst " "Elaborating entity \"auk_dspip_bit_reverse_reverse_carry_adder\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|auk_dspip_bit_reverse_addr_control:rd_addr_inst\|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" "reverse_carry_adder_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194894961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fft_dual_port_ram proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf " "Elaborating entity \"altera_fft_dual_port_ram\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "real_buf" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "\\old_ram_gen:old_ram_component" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v604.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v604.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v604 " "Found entity 1: altsyncram_v604" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194895205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194895205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v604 proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated " "Elaborating entity \"altsyncram_v604\" for hierarchy \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_i2cslave_to_avlmm_bridge altera_i2cslave_to_avlmm_bridge:i2c " "Elaborating entity \"altera_i2cslave_to_avlmm_bridge\" for hierarchy \"altera_i2cslave_to_avlmm_bridge:i2c\"" {  } { { "p4_project.v" "i2c" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_i2cslave_to_avlmm_bridge.v(700) " "Verilog HDL assignment warning at altera_i2cslave_to_avlmm_bridge.v(700): truncated value with size 32 to match size of target (2)" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503194895491 "|p4_project|altera_i2cslave_to_avlmm_bridge:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_spksupp altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_spksupp:i_altr_i2c_spksupp " "Elaborating entity \"altr_i2c_spksupp\" for hierarchy \"altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_spksupp:i_altr_i2c_spksupp\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_spksupp" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_condt_det altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_condt_det:i_altr_i2c_condt_det " "Elaborating entity \"altr_i2c_condt_det\" for hierarchy \"altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_condt_det:i_altr_i2c_condt_det\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_condt_det" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_databuffer altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_databuffer:tx_databuffer " "Elaborating entity \"altr_i2c_databuffer\" for hierarchy \"altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_databuffer:tx_databuffer\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "tx_databuffer" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altr_i2c_databuffer.v(48) " "Verilog HDL assignment warning at altr_i2c_databuffer.v(48): truncated value with size 32 to match size of target (1)" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_databuffer.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_databuffer.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503194895550 "|p4_project|altera_i2cslave_to_avlmm_bridge:i2c|altr_i2c_databuffer:tx_databuffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_slvfsm altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_slvfsm:i_altr_i2c_slvfsm " "Elaborating entity \"altr_i2c_slvfsm\" for hierarchy \"altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_slvfsm:i_altr_i2c_slvfsm\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_slvfsm" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_avl_mst_intf_gen altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_avl_mst_intf_gen:i_altr_i2c_avl_mst_intf_gen " "Elaborating entity \"altr_i2c_avl_mst_intf_gen\" for hierarchy \"altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_avl_mst_intf_gen:i_altr_i2c_avl_mst_intf_gen\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_avl_mst_intf_gen" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_txshifter altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_txshifter:i_altr_i2c_txshifter " "Elaborating entity \"altr_i2c_txshifter\" for hierarchy \"altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_txshifter:i_altr_i2c_txshifter\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_txshifter" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_rxshifter altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_rxshifter:i_altr_i2c_rxshifter " "Elaborating entity \"altr_i2c_rxshifter\" for hierarchy \"altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_rxshifter:i_altr_i2c_rxshifter\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_rxshifter" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_txout altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_txout:i_altr_i2c_txout " "Elaborating entity \"altr_i2c_txout\" for hierarchy \"altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_txout:i_altr_i2c_txout\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_txout" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altr_i2c_clk_cnt altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_clk_cnt:i_altr_i2c_clk_cnt " "Elaborating entity \"altr_i2c_clk_cnt\" for hierarchy \"altera_i2cslave_to_avlmm_bridge:i2c\|altr_i2c_clk_cnt:i_altr_i2c_clk_cnt\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" "i_altr_i2c_clk_cnt" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_i2cslave_to_avlmm_bridge.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor proyecto3_system_nios_ii_processor:nios_ii_processor " "Elaborating entity \"proyecto3_system_nios_ii_processor\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\"" {  } { { "p4_project.v" "nios_ii_processor" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor.v" "cpu" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_test_bench proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_test_bench:the_proyecto3_system_nios_ii_processor_cpu_test_bench " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_test_bench\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_test_bench:the_proyecto3_system_nios_ii_processor_cpu_test_bench\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_test_bench" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 3534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_register_bank_a_module proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_register_bank_a_module:proyecto3_system_nios_ii_processor_cpu_register_bank_a " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_register_bank_a_module\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_register_bank_a_module:proyecto3_system_nios_ii_processor_cpu_register_bank_a\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "proyecto3_system_nios_ii_processor_cpu_register_bank_a" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_register_bank_a_module:proyecto3_system_nios_ii_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_register_bank_a_module:proyecto3_system_nios_ii_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_altsyncram" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_register_bank_a_module:proyecto3_system_nios_ii_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_register_bank_a_module:proyecto3_system_nios_ii_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194895981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_register_bank_a_module:proyecto3_system_nios_ii_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_register_bank_a_module:proyecto3_system_nios_ii_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194895982 ""}  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503194895982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194896039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194896039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_register_bank_a_module:proyecto3_system_nios_ii_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_register_bank_a_module:proyecto3_system_nios_ii_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_register_bank_b_module proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_register_bank_b_module:proyecto3_system_nios_ii_processor_cpu_register_bank_b " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_register_bank_b_module\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_register_bank_b_module:proyecto3_system_nios_ii_processor_cpu_register_bank_b\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "proyecto3_system_nios_ii_processor_cpu_register_bank_b" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 4068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 4564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194896230 ""}  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503194896230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_break proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_break:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_break " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_break\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_break:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_break\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_break" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_xbrk proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_xbrk:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_xbrk " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_xbrk\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_xbrk:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_xbrk\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_xbrk" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_dbrk proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_dbrk:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_dbrk " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_dbrk\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_dbrk:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_dbrk\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_dbrk" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_itrace proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_itrace:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_itrace " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_itrace\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_itrace:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_itrace\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_itrace" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_td_mode proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_td_mode:proyecto3_system_nios_ii_processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_td_mode\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_dtrace\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_td_mode:proyecto3_system_nios_ii_processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_compute_input_tm_cnt proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_compute_input_tm_cnt:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_compute_input_tm_cnt:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_wrptr_inc proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_wrptr_inc:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_wrptr_inc:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_cnt_inc proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_cnt_inc:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_cnt_inc:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_pib proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_pib:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_pib " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_pib\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_pib:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_pib\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_pib" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_oci_im proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_im:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_im " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_oci_im\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_oci_im:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_im\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_oci_im" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_avalon_reg proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_avalon_reg:the_proyecto3_system_nios_ii_processor_cpu_nios2_avalon_reg " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_avalon_reg\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_avalon_reg:the_proyecto3_system_nios_ii_processor_cpu_nios2_avalon_reg\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_avalon_reg" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_nios2_ocimem proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_ocimem:the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_nios2_ocimem\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_ocimem:the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_ocimem:the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem\|proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module:proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_ocimem:the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem\|proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module:proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_ocimem:the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem\|proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module:proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_ocimem:the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem\|proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module:proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_altsyncram" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_ocimem:the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem\|proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module:proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_ocimem:the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem\|proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module:proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_ocimem:the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem\|proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module:proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_ocimem:the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem\|proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module:proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194896791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194896791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194896791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194896791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194896791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194896791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194896791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194896791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194896791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194896791 ""}  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503194896791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194896847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194896847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_ocimem:the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem\|proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module:proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_nios2_ocimem:the_proyecto3_system_nios_ii_processor_cpu_nios2_ocimem\|proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram_module:proyecto3_system_nios_ii_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" "the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu.v" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_debug_slave_tck proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|proyecto3_system_nios_ii_processor_cpu_debug_slave_tck:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_tck " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_debug_slave_tck\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|proyecto3_system_nios_ii_processor_cpu_debug_slave_tck:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_tck\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" "the_proyecto3_system_nios_ii_processor_cpu_debug_slave_tck" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk " "Elaborating entity \"proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" "the_proyecto3_system_nios_ii_processor_cpu_debug_slave_sysclk" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194896999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" "proyecto3_system_nios_ii_processor_cpu_debug_slave_phy" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy " "Instantiated megafunction \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897085 ""}  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503194897085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897089 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"proyecto3_system_nios_ii_processor:nios_ii_processor\|proyecto3_system_nios_ii_processor_cpu:cpu\|proyecto3_system_nios_ii_processor_cpu_nios2_oci:the_proyecto3_system_nios_ii_processor_cpu_nios2_oci\|proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper:the_proyecto3_system_nios_ii_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:proyecto3_system_nios_ii_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_on_chip_memory proyecto3_system_on_chip_memory:on_chip_memory " "Elaborating entity \"proyecto3_system_on_chip_memory\" for hierarchy \"proyecto3_system_on_chip_memory:on_chip_memory\"" {  } { { "p4_project.v" "on_chip_memory" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram proyecto3_system_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"proyecto3_system_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_on_chip_memory.v" "the_altsyncram" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_on_chip_memory.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proyecto3_system_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"proyecto3_system_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_on_chip_memory.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_on_chip_memory.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proyecto3_system_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"proyecto3_system_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897438 ""}  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_on_chip_memory.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_on_chip_memory.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503194897438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aaf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aaf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aaf1 " "Found entity 1: altsyncram_aaf1" {  } { { "db/altsyncram_aaf1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aaf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194897496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194897496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aaf1 proyecto3_system_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\|altsyncram_aaf1:auto_generated " "Elaborating entity \"altsyncram_aaf1\" for hierarchy \"proyecto3_system_on_chip_memory:on_chip_memory\|altsyncram:the_altsyncram\|altsyncram_aaf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master altera_avalon_packets_to_master:packets_to_master_0 " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"altera_avalon_packets_to_master:packets_to_master_0\"" {  } { { "p4_project.v" "packets_to_master_0" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master altera_avalon_packets_to_master:packets_to_master_0\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"altera_avalon_packets_to_master:packets_to_master_0\|packets_to_master:p2m\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_pll_0 proyecto3_system_pll_0:pll_0 " "Elaborating entity \"proyecto3_system_pll_0\" for hierarchy \"proyecto3_system_pll_0:pll_0\"" {  } { { "p4_project.v" "pll_0" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "altera_pll_i" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897698 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503194897712 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503194897713 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503194897713 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1503194897716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 16 " "Parameter \"pll_fractional_cout\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 2nd_order " "Parameter \"pll_dsm_out_sel\" = \"2nd_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 3 " "Parameter \"m_cnt_hi_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 3 " "Parameter \"m_cnt_lo_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 2 " "Parameter \"c_cnt_hi_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 1 " "Parameter \"c_cnt_lo_div0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 2 " "Parameter \"c_cnt_hi_div1\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 true " "Parameter \"c_cnt_odd_div_duty_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 2 " "Parameter \"pll_vco_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 30 " "Parameter \"pll_cp_current\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 2000 " "Parameter \"pll_bwctrl\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 300.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"300.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1503194897740 ""}  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1503194897740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897747 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897763 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897862 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897920 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194897981 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898039 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898186 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503194898201 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503194898202 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503194898202 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1503194898202 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898242 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top altera_pll_reconfig_top:pll_reconfig_0 " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"altera_pll_reconfig_top:pll_reconfig_0\"" {  } { { "p4_project.v" "pll_reconfig_0" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_top.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(206) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(206): object \"dps_start_assert\" assigned a value but never read" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503194898309 "|p4_project|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1498) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1498): incomplete case statement has no default case item" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1498 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1503194898424 "|p4_project|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1514) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1514): incomplete case statement has no default case item" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1514 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1503194898424 "|p4_project|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "self_reset_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_spi proyecto3_system_spi:spi " "Elaborating entity \"proyecto3_system_spi\" for hierarchy \"proyecto3_system_spi:spi\"" {  } { { "p4_project.v" "spi" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_wdt proyecto3_system_wdt:wdt " "Elaborating entity \"proyecto3_system_wdt\" for hierarchy \"proyecto3_system_wdt:wdt\"" {  } { { "p4_project.v" "wdt" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0 proyecto3_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"proyecto3_system_mm_interconnect_0\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "p4_project.v" "mm_interconnect_0" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194898995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:packets_to_master_0_avalon_master_translator\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "packets_to_master_0_avalon_master_translator" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_processor_data_master_translator\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "nios_ii_processor_data_master_translator" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_processor_instruction_master_translator\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "nios_ii_processor_instruction_master_translator" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_translator" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_ii_processor_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_ii_processor_debug_mem_slave_translator\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "nios_ii_processor_debug_mem_slave_translator" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:wdt_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:wdt_s1_translator\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "wdt_s1_translator" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 1112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_memory_s1_translator\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "on_chip_memory_s1_translator" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 1176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_spi_control_port_translator\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "spi_spi_control_port_translator" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 1240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:packets_to_master_0_avalon_master_agent\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "packets_to_master_0_avalon_master_agent" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:packets_to_master_1_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:packets_to_master_1_avalon_master_agent\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "packets_to_master_1_avalon_master_agent" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_processor_data_master_agent\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "nios_ii_processor_data_master_agent" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 1483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_processor_instruction_master_agent\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "nios_ii_processor_instruction_master_agent" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:i2c_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:i2c_avalon_master_agent\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "i2c_avalon_master_agent" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_agent" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:on_chip_memory_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:on_chip_memory_s1_agent\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "on_chip_memory_s1_agent" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:on_chip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:on_chip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:on_chip_memory_s1_agent_rsp_fifo\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "on_chip_memory_s1_agent_rsp_fifo" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194899933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router:router " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router:router\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "router" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_default_decode proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router:router\|proyecto3_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_default_decode\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router:router\|proyecto3_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_002 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_002\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_002:router_002\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_002_default_decode proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_002:router_002\|proyecto3_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_002:router_002\|proyecto3_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_004 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_004\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_004:router_004\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "router_004" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_004_default_decode proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_004:router_004\|proyecto3_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_004:router_004\|proyecto3_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_005 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_005\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_005:router_005\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "router_005" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_005_default_decode proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_005:router_005\|proyecto3_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_005:router_005\|proyecto3_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_006 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_006\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_006:router_006\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "router_006" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_006_default_decode proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_006:router_006\|proyecto3_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_006:router_006\|proyecto3_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_008 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_008\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_008:router_008\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "router_008" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_008_default_decode proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_008:router_008\|proyecto3_system_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_008_default_decode\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_008:router_008\|proyecto3_system_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_009 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_009\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_009:router_009\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "router_009" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_router_009_default_decode proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_009:router_009\|proyecto3_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"proyecto3_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_router_009:router_009\|proyecto3_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:on_chip_memory_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:on_chip_memory_s1_burst_adapter\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "on_chip_memory_s1_burst_adapter" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:on_chip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:on_chip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_cmd_demux proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"proyecto3_system_mm_interconnect_0_cmd_demux\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_cmd_demux_002 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_cmd_mux proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"proyecto3_system_mm_interconnect_0_cmd_mux\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_cmd_mux_001 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_cmd_mux_004 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_cmd_mux_004\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_cmd_mux_004.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_rsp_demux proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"proyecto3_system_mm_interconnect_0_rsp_demux\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_rsp_demux_001 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_rsp_demux_004 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_rsp_demux_004\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_rsp_mux proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"proyecto3_system_mm_interconnect_0_rsp_mux\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_rsp_mux_002 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 2954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_rsp_mux_002.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:on_chip_memory_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:on_chip_memory_s1_rsp_width_adapter\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "on_chip_memory_s1_rsp_width_adapter" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 3078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194900973 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503194900983 "|p4_project|proyecto3_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:on_chip_memory_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503194900985 "|p4_project|proyecto3_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:on_chip_memory_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1503194900985 "|p4_project|proyecto3_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:on_chip_memory_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:on_chip_memory_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:on_chip_memory_s1_cmd_width_adapter\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "on_chip_memory_s1_cmd_width_adapter" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194901037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_avalon_st_adapter proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"proyecto3_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 3173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194901081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|proyecto3_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|proyecto3_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194901099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_avalon_st_adapter_003 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_avalon_st_adapter_003\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" "avalon_st_adapter_003" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0.v" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194901130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|proyecto3_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"proyecto3_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"proyecto3_system_mm_interconnect_0:mm_interconnect_0\|proyecto3_system_mm_interconnect_0_avalon_st_adapter_003:avalon_st_adapter_003\|proyecto3_system_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_003.v" "error_adapter_0" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194901147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proyecto3_system_irq_mapper proyecto3_system_irq_mapper:irq_mapper " "Elaborating entity \"proyecto3_system_irq_mapper\" for hierarchy \"proyecto3_system_irq_mapper:irq_mapper\"" {  } { { "p4_project.v" "irq_mapper" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194901171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "p4_project.v" "rst_controller" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194901188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194901205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194901220 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1503194903568 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1503194905247 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.08.19.20:08:29 Progress: Loading sldc8e016af/alt_sld_fab_wrapper_hw.tcl " "2017.08.19.20:08:29 Progress: Loading sldc8e016af/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194909300 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194911848 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194911996 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194913941 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194914077 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194914220 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194914376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194914384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194914387 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1503194915088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8e016af/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8e016af/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8e016af/alt_sld_fab.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/ip/sldc8e016af/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194915354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194915354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194915441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194915441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194915446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194915446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194915505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194915505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194915586 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194915586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194915586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/ip/sldc8e016af/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503194915651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194915651 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"proyecto3_system_pll_0:pll_0\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_pll.v" 427 -1 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_pll_0.v" 242 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_pll_0:pll_0|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1503194918624 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 40 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 72 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 104 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 136 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 168 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 200 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 232 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 264 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 296 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 328 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 360 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 392 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 424 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 456 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 488 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 520 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 40 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 72 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 104 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 136 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 168 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 200 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 232 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 264 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 296 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 328 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 360 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 392 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 424 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 456 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 488 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_avalon_streaming_block_source:source_control_inst\|scfifo:source_FIFO\|scfifo_3pd1:auto_generated\|a_dpfifo_q061:dpfifo\|altsyncram_vgn1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_vgn1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_vgn1.tdf" 520 2 0 } } { "db/a_dpfifo_q061.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/a_dpfifo_q061.tdf" 45 2 0 } } { "db/scfifo_3pd1.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/scfifo_3pd1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 122 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 480 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_3pd1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_bit_reverse_core:\\generate_bit_reverse_module:bit_reverse_inst\|altera_fft_dual_port_ram:real_buf\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_v604:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_v604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_v604.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_bit_reverse_core.vhd" 251 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 447 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918624 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v604:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1503194918624 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1503194918624 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6s44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_6s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6s44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6s44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ds44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ds44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ds44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ds44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_rt44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_rt44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_rt44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_rt44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[16\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[17\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_iv44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_iv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_iv44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_iv44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[16\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[17\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[18\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[19\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[20\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[21\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[16\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[17\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[18\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[19\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[16\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[17\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[18\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[19\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[16\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[17\] " "Synthesized away node \"proyecto3_system_fft_ii_0:fft_ii_0\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_0.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_7s44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_7s44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_7s44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_7s44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_es44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_es44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_es44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_es44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_st44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_st44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_st44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_st44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[16\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[17\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:2:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_a704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_a704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_a704.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_a704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_imag\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 389 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_twrom:\\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2\|altera_fft_single_port_rom:\\gen_optimized_memory_delayed:single_port_rom_component_real\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_jv44:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_jv44.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_jv44.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_single_port_rom.vhd" 54 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd" 375 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 454 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_jv44:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[16\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[17\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[18\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[19\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[20\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[21\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_u604:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_u604.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_u604.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u604:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[16\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[17\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[18\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[19\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:1:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_6704:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_6704.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_6704.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6704:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[16\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[17\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[18\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[19\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfii:bfii_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_aa04:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_aa04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_aa04.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 939 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_aa04:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[0\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[1\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[2\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[3\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[4\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[5\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 196 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[6\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[7\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[8\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[9\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[10\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[11\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[12\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[13\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 444 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[14\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[15\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 506 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[16\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 537 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[17\] " "Synthesized away node \"proyecto3_system_fft_ii_1:fft_ii_1\|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst\|auk_dspip_r22sdf_core:r22sdf_core_inst\|auk_dspip_r22sdf_stage:\\gen_natural_order_core:gen_stages:0:r22_stage\|auk_dspip_r22sdf_delay:\\gen_bfi:bfi_delblk_real\|altera_fft_dual_port_ram:\\gen_m4k_delay:ram_component\|altsyncram:\\old_ram_gen:old_ram_component\|altsyncram_ua04:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_ua04.tdf" "" { Text "C:/Users/DSP-07/Documents/Quartus/db/altsyncram_ua04.tdf" 568 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_fft_dual_port_ram.vhd" 72 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_delay.vhd" 178 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_stage.vhd" 834 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_core.vhd" 403 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/auk_dspip_r22sdf_top.vhd" 401 0 0 } } { "project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" "" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_fft_ii_1.sv" 73 0 0 } } { "p4_project.v" "" { Text "C:/Users/DSP-07/Documents/Quartus/p4_project.v" 133 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194918857 "|p4_project|proyecto3_system_fft_ii_1:fft_ii_1|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ua04:auto_generated|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1503194918857 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1503194918857 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "FFT/IFFT " "\"FFT/IFFT\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1503194929284 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1503194929284 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_fft_ii " "Messages from megafunction that supports OpenCore Plus feature altera_fft_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals source_real, source_imag  will go low when the evaluation time expires " "The output signals source_real, source_imag  will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1503194929356 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals source_real, source_imag  will go low when the evaluation time expires " "The output signals source_real, source_imag  will go low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1503194929356 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1503194929356 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1503194929356 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1503194929357 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1503194929358 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1503194929477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194940733 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8277 " "8277 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1503194945084 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 2167 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194945110 ""} { "Info" "ISCL_SCL_CELL_NAME" "altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 2167 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194945110 ""} { "Info" "ISCL_SCL_CELL_NAME" "altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 2167 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194945110 ""} { "Info" "ISCL_SCL_CELL_NAME" "altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 2167 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194945110 ""} { "Info" "ISCL_SCL_CELL_NAME" "altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 2167 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194945110 ""} { "Info" "ISCL_SCL_CELL_NAME" "altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 2167 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194945110 ""} { "Info" "ISCL_SCL_CELL_NAME" "altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "up_dn" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194945110 ""} { "Info" "ISCL_SCL_CELL_NAME" "altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "phase_done" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 192 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194945110 ""} { "Info" "ISCL_SCL_CELL_NAME" "altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "gnd" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 1907 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194945110 ""} { "Info" "ISCL_SCL_CELL_NAME" "altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"altera_pll_reconfig_top:pll_reconfig_0\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v" 186 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1503194945110 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1503194945110 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194945423 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194945782 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proyecto3_system 19 " "Ignored 19 assignments for entity \"proyecto3_system\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1503194946021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DSP-07/Documents/Quartus/output_files/p4_project.map.smsg " "Generated suppressed messages file C:/Users/DSP-07/Documents/Quartus/output_files/p4_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194947753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "16 0 0 0 0 " "Adding 16 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1503194952711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503194952711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3852 " "Implemented 3852 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1503194954147 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1503194954147 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3726 " "Implemented 3726 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1503194954147 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1503194954147 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1503194954147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 418 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 418 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1258 " "Peak virtual memory: 1258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503194954422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 19 20:09:14 2017 " "Processing ended: Sat Aug 19 20:09:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503194954422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503194954422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:08 " "Total CPU time (on all processors): 00:02:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503194954422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503194954422 ""}
