# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_axi_gpio_0_0/sim/cgra_test_design_axi_gpio_0_0.vhd" \
"../../../../CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_axi_gpio_0_1/sim/cgra_test_design_axi_gpio_0_1.vhd" \
"../../../../CGRA_IO_TEST.ip_user_files/bd/cgra_test_design/ip/cgra_test_design_rst_ps7_0_100M_0/sim/cgra_test_design_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
