#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Mar  8 21:17:39 2025
# Process ID         : 11221
# Current directory  : /home/mihir/Prism
# Command line       : vivado
# Log file           : /home/mihir/Prism/vivado.log
# Journal file       : /home/mihir/Prism/vivado.jou
# Running On         : engineering-laptop
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 1299.959 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16486 MB
# Swap memory        : 18135 MB
# Total Virtual      : 34621 MB
# Available Virtual  : 32209 MB
#-----------------------------------------------------------
start_gui
open_project /home/mihir/Prism/hardware/fpga_design/fpga_design.xpr
open_run synth_1 -name synth_1
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
set_clock_uncertainty 1.000 [get_pins -hierarchical "*"]
copy_run -name synth_1_copy_7 [get_runs synth_1] 
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_constraints
reset_timing
open_run synth_1 -name synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_hw_manager
close_hw_manager
open_run impl_1
report_methodology -name ultrafast_methodology_1
report_io
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top thread [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/new/thread.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
reset_target
reset_target -help
rest_target all
reset_target all
close_project
open_project /home/mihir/Prism/hardware/fpga_design/fpga_design.xpr
export_ip_user_files -of_objects  [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc
file delete -force /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/constrs_1/new/constraints.xdc
synth_design -top thread -part xc7z020clg484-3 -lint 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top core [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
synth_design -top core -part xc7z020clg484-3 -lint 
synth_design -top core -part xc7z020clg484-3 -lint 
synth_design -rtl -rtl_skip_mlo -name rtl_1
report_methodology -name ultrafast_methodology_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
copy_run -name synth_1_copy_8 [get_runs synth_1] 
set_property STEPS.SYNTH_DESIGN.TCL.POST {} [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.GATED_CLOCK_CONVERSION auto [get_runs synth_1]
set_property STEPS.SYNTH_DESIGN.ARGS.INCREMENTAL_MODE off [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
set_property CONFIG.Write_Width_A {18} [get_ips programBlock16]
generate_target all [get_files  /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/programBlock16/programBlock16.xci]
export_ip_user_files -of_objects [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/programBlock16/programBlock16.xci] -no_script -sync -force -quiet
export_simulation -lib_map_path [list {modelsim=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/modelsim} {questa=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/questa} {xcelium=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/xcelium} {vcs=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/vcs} {riviera=/home/mihir/Prism/hardware/fpga_design/fpga_design.cache/compile_simlib/riviera}] -of_objects [get_files /home/mihir/Prism/hardware/fpga_design/fpga_design.srcs/sources_1/ip/programBlock16/programBlock16.xci] -directory /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/sim_scripts -ip_user_files_dir /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files -ipstatic_source_dir /home/mihir/Prism/hardware/fpga_design/fpga_design.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
synth_design -top core -part xc7z020clg484-3 -lint 
