#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Apr  2 20:24:41 2023
# Process ID: 39648
# Current directory: C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27952 C:\Users\mauro\Desktop\jstk2_interface_template.xpr\jstk2_interface\jstk2_interface.xpr
# Log file: C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/vivado.log
# Journal file: C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {0.5 -50 129} [get_bd_cells clk_wiz_0]
set_property location {0.5 -123 156} [get_bd_cells clk_wiz_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/reset]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
set_property location {1 -164 -57} [get_bd_cells proc_sys_reset_0]
startgroup
set_property location {0.5 -475 148} [get_bd_cells clk_wiz_0]
endgroup
set_property location {2 -165 151} [get_bd_cells proc_sys_reset_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi4stream_spi_master_0/SPI_M]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins AXI4Stream_UART_0/UART]
endgroup
create_bd_cell -type module -reference jstk_uart_bridge jstk_uart_bridge_0
create_bd_cell -type module -reference digilent_jstk2 digilent_jstk2_0
regenerate_bd_layout
undo
startgroup
set_property location {0 -870 158} [get_bd_cells clk_wiz_0]
set_property location {1 -520 158} [get_bd_cells proc_sys_reset_0]
endgroup
set_property location {1.5 -573 92} [get_bd_cells proc_sys_reset_0]
set_property location {1 -889 149} [get_bd_cells clk_wiz_0]
set_property location {1 -871 170} [get_bd_cells clk_wiz_0]
set_property location {2 -574 170} [get_bd_cells proc_sys_reset_0]
set_property location {3 -205 292} [get_bd_cells digilent_jstk2_0]
set_property location {3 -154 52} [get_bd_cells jstk_uart_bridge_0]
startgroup
set_property location {3.5 170 135} [get_bd_cells axi4stream_spi_master_0]
set_property location {4 170 135} [get_bd_cells AXI4Stream_UART_0]
endgroup
set_property location {4.5 280 44} [get_bd_cells AXI4Stream_UART_0]
set_property location {5 298 268} [get_bd_cells axi4stream_spi_master_0]
set_property location {625 265} [get_bd_intf_ports SPI_M_0]
set_property location {621 51} [get_bd_intf_ports UART_0]
connect_bd_net [get_bd_ports reset_0] [get_bd_pins proc_sys_reset_0/ext_reset_in]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_intf_net [get_bd_intf_pins digilent_jstk2_0/m_axis] [get_bd_intf_pins axi4stream_spi_master_0/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi4stream_spi_master_0/M_AXIS] [get_bd_intf_pins digilent_jstk2_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins AXI4Stream_UART_0/M00_AXIS_RX] [get_bd_intf_pins jstk_uart_bridge_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins jstk_uart_bridge_0/m_axis] [get_bd_intf_pins AXI4Stream_UART_0/S00_AXIS_TX]
connect_bd_net [get_bd_pins jstk_uart_bridge_0/led_r] [get_bd_pins digilent_jstk2_0/led_r]
connect_bd_net [get_bd_pins jstk_uart_bridge_0/led_g] [get_bd_pins digilent_jstk2_0/led_b]
undo
connect_bd_net [get_bd_pins jstk_uart_bridge_0/led_g] [get_bd_pins digilent_jstk2_0/led_g]
connect_bd_net [get_bd_pins jstk_uart_bridge_0/led_b] [get_bd_pins digilent_jstk2_0/led_b]
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_x] [get_bd_pins jstk_uart_bridge_0/jstk_x]
connect_bd_net [get_bd_pins digilent_jstk2_0/jstk_y] [get_bd_pins jstk_uart_bridge_0/jstk_y]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins jstk_uart_bridge_0/aresetn]
connect_bd_net [get_bd_pins jstk_uart_bridge_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_jstk] [get_bd_pins jstk_uart_bridge_0/btn_jstk]
connect_bd_net [get_bd_pins digilent_jstk2_0/btn_trigger] [get_bd_pins jstk_uart_bridge_0/btn_trigger]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi4stream_spi_master_0/aresetn]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi4stream_spi_master_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI4Stream_UART_0/clk_uart]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI4Stream_UART_0/m00_axis_rx_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins AXI4Stream_UART_0/s00_axis_tx_aclk]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins AXI4Stream_UART_0/rst]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins digilent_jstk2_0/aresetn]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins digilent_jstk2_0/aclk]
regenerate_bd_layout
validate_bd_design
validate_bd_design -force
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
make_wrapper -files [get_files C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock}] [get_bd_cells clk_wiz_0]
endgroup
delete_bd_objs [get_bd_nets clk_in1_0_1] [get_bd_ports clk_in1_0]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
startgroup
set_property -dict [list CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} CONFIG.RESET_BOARD_INTERFACE {reset}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_bd_design {C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/sources_1/bd/design_1/design_1.bd}
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
update_module_reference design_1_jstk_uart_bridge_0_0
update_module_reference design_1_digilent_jstk2_0_0
open_run impl_1
set_property is_loc_fixed true [get_ports [list  UART_0_txd]]
set_property is_loc_fixed true [get_ports [list  UART_0_rxd]]
set_property is_loc_fixed true [get_ports [list  UART_0_rxd]]
set_property is_loc_fixed true [get_ports [list  UART_0_rxd]]
set_property is_loc_fixed true [get_ports [list  UART_0_rxd]]
place_ports UART_0_rxd B18
startgroup
set_property package_pin "" [get_ports [list  UART_0_rxd]]
place_ports UART_0_txd B18
endgroup
place_ports UART_0_rxd A18
startgroup
set_property package_pin "" [get_ports [list  UART_0_txd]]
place_ports UART_0_rxd B18
endgroup
place_ports UART_0_txd A18
set_property target_constrs_file C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/constrs_1/new/io.xdc [current_fileset -constrset]
save_constraints -force
set_property IOSTANDARD LVCMOS33 [get_ports [list SPI_M_0_io0_io SPI_M_0_io1_io SPI_M_0_sck_io SPI_M_0_ss_io]]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_bd_design {C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_jstk_uart_bridge_0_0
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
reset_run design_1_jstk_uart_bridge_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_jstk_uart_bridge_0_0_synth_1
wait_on_run design_1_jstk_uart_bridge_0_0_synth_1
refresh_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
open_bd_design {C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_jstk_uart_bridge_0_0
update_module_reference design_1_digilent_jstk2_0_0
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
open_bd_design {C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_jstk_uart_bridge_0_0
update_module_reference design_1_digilent_jstk2_0_0
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/mauro/Desktop/jstk2_interface_template.xpr/jstk2_interface/jstk2_interface.srcs/sources_1/bd/design_1/design_1.bd}
