// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fiFFNTT_PE (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inplace_buf_address0,
        inplace_buf_ce0,
        inplace_buf_q0,
        inplace_buf_address1,
        inplace_buf_ce1,
        inplace_buf_q1,
        stage0_address0,
        stage0_ce0,
        stage0_we0,
        stage0_d0,
        stage0_address1,
        stage0_ce1,
        stage0_we1,
        stage0_d1,
        in_t,
        in_m,
        mode,
        inverse
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] inplace_buf_address0;
output   inplace_buf_ce0;
input  [63:0] inplace_buf_q0;
output  [9:0] inplace_buf_address1;
output   inplace_buf_ce1;
input  [63:0] inplace_buf_q1;
output  [9:0] stage0_address0;
output   stage0_ce0;
output  [7:0] stage0_we0;
output  [63:0] stage0_d0;
output  [9:0] stage0_address1;
output   stage0_ce1;
output  [7:0] stage0_we1;
output  [63:0] stage0_d1;
input  [10:0] in_t;
input  [9:0] in_m;
input  [0:0] mode;
input  [0:0] inverse;

reg ap_idle;
reg[9:0] inplace_buf_address0;
reg inplace_buf_ce0;
reg[9:0] inplace_buf_address1;
reg inplace_buf_ce1;
reg[9:0] stage0_address0;
reg stage0_ce0;
reg[7:0] stage0_we0;
reg[63:0] stage0_d0;
reg[9:0] stage0_address1;
reg stage0_ce1;
reg[7:0] stage0_we1;
reg[63:0] stage0_d1;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
wire    ap_block_state18_pp0_stage1_iter8;
wire    ap_block_state20_pp0_stage1_iter9;
wire    ap_block_state22_pp0_stage1_iter10;
wire    ap_block_state24_pp0_stage1_iter11;
wire    ap_block_state26_pp0_stage1_iter12;
wire    ap_block_state28_pp0_stage1_iter13;
wire    ap_block_state30_pp0_stage1_iter14;
wire    ap_block_state32_pp0_stage1_iter15;
wire    ap_block_state34_pp0_stage1_iter16;
wire    ap_block_state36_pp0_stage1_iter17;
wire    ap_block_state38_pp0_stage1_iter18;
wire    ap_block_state40_pp0_stage1_iter19;
wire    ap_block_state42_pp0_stage1_iter20;
wire    ap_block_state44_pp0_stage1_iter21;
wire    ap_block_state46_pp0_stage1_iter22;
wire    ap_block_state48_pp0_stage1_iter23;
wire    ap_block_state50_pp0_stage1_iter24;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln209_reg_1833;
reg   [0:0] icmp_ln115_reg_1829;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [9:0] gm_im_tab_address0;
reg    gm_im_tab_ce0;
wire   [63:0] gm_im_tab_q0;
wire   [9:0] iGMb_address0;
reg    iGMb_ce0;
wire   [13:0] iGMb_q0;
wire   [9:0] GMb_address0;
reg    GMb_ce0;
wire   [13:0] GMb_q0;
wire   [9:0] gm_re_tab_address0;
reg    gm_re_tab_ce0;
wire   [63:0] gm_re_tab_q0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state23_pp0_stage0_iter11;
wire    ap_block_state25_pp0_stage0_iter12;
wire    ap_block_state27_pp0_stage0_iter13;
wire    ap_block_state29_pp0_stage0_iter14;
wire    ap_block_state31_pp0_stage0_iter15;
wire    ap_block_state33_pp0_stage0_iter16;
wire    ap_block_state35_pp0_stage0_iter17;
wire    ap_block_state37_pp0_stage0_iter18;
wire    ap_block_state39_pp0_stage0_iter19;
wire    ap_block_state41_pp0_stage0_iter20;
wire    ap_block_state43_pp0_stage0_iter21;
wire    ap_block_state45_pp0_stage0_iter22;
wire    ap_block_state47_pp0_stage0_iter23;
wire    ap_block_state49_pp0_stage0_iter24;
wire    ap_block_state51_pp0_stage0_iter25;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] x_re_2_ph_reg_426;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter13_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter14_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter15_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter16_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter17_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter18_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter19_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter20_reg;
reg   [63:0] x_re_2_ph_reg_426_pp0_iter21_reg;
reg   [63:0] x_im_2_ph_reg_436;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter13_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter14_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter15_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter16_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter17_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter18_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter19_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter20_reg;
reg   [63:0] x_im_2_ph_reg_436_pp0_iter21_reg;
wire   [0:0] mode_read_read_fu_172_p2;
wire   [9:0] trunc_ln101_fu_915_p1;
reg   [9:0] trunc_ln101_reg_1797;
wire   [9:0] trunc_ln101_1_fu_919_p4;
reg   [9:0] trunc_ln101_1_reg_1802;
wire   [9:0] trunc_ln103_fu_929_p1;
reg   [9:0] trunc_ln103_reg_1807;
wire  signed [9:0] index_const_fu_933_p3;
reg  signed [9:0] index_const_reg_1812;
reg   [9:0] trunc_ln9_reg_1818;
reg   [9:0] n_1_reg_1823;
reg   [9:0] n_1_reg_1823_pp0_iter1_reg;
reg   [9:0] n_1_reg_1823_pp0_iter2_reg;
reg   [9:0] n_1_reg_1823_pp0_iter3_reg;
reg   [9:0] n_1_reg_1823_pp0_iter4_reg;
reg   [9:0] n_1_reg_1823_pp0_iter5_reg;
reg   [9:0] n_1_reg_1823_pp0_iter6_reg;
reg   [9:0] n_1_reg_1823_pp0_iter7_reg;
wire   [0:0] icmp_ln115_fu_959_p2;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter1_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter2_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter3_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter4_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter5_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter6_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter7_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter8_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter9_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter10_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter11_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter12_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter13_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter14_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter15_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter16_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter17_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter18_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter19_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter20_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter21_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter22_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter23_reg;
reg   [0:0] icmp_ln115_reg_1829_pp0_iter24_reg;
wire   [0:0] icmp_ln209_fu_977_p2;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter1_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter2_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter3_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter4_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter5_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter6_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter7_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter8_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter9_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter10_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter11_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter12_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter13_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter14_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter15_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter16_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter17_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter18_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter19_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter20_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter21_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter22_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter23_reg;
reg   [0:0] icmp_ln209_reg_1833_pp0_iter24_reg;
wire  signed [9:0] grp_fu_971_p2;
wire    ap_block_pp0_stage1_11001;
wire   [63:0] zext_ln127_fu_1004_p1;
reg   [63:0] zext_ln127_reg_1852;
reg   [63:0] converter_reg_1867;
reg   [63:0] gm_re_reg_1877;
wire   [63:0] gm_im_3_fu_1075_p3;
reg   [63:0] gm_im_3_reg_1888;
reg   [63:0] gm_im_3_reg_1888_pp0_iter8_reg;
reg   [63:0] gm_im_3_reg_1888_pp0_iter9_reg;
reg   [63:0] gm_im_3_reg_1888_pp0_iter10_reg;
reg   [63:0] gm_im_3_reg_1888_pp0_iter11_reg;
reg   [63:0] gm_im_3_reg_1888_pp0_iter12_reg;
reg   [63:0] gm_im_3_reg_1888_pp0_iter13_reg;
reg   [63:0] gm_im_3_reg_1888_pp0_iter14_reg;
wire   [63:0] bitcast_ln321_2_fu_1107_p1;
(* use_dsp48 = "no" *) wire   [9:0] ifr_fu_1112_p2;
reg   [9:0] ifr_reg_1899;
reg   [9:0] ifr_reg_1899_pp0_iter9_reg;
reg   [9:0] ifr_reg_1899_pp0_iter10_reg;
reg   [9:0] ifr_reg_1899_pp0_iter11_reg;
reg   [9:0] ifr_reg_1899_pp0_iter12_reg;
reg   [9:0] ifr_reg_1899_pp0_iter13_reg;
reg   [9:0] ifr_reg_1899_pp0_iter14_reg;
reg   [9:0] ifr_reg_1899_pp0_iter15_reg;
reg   [9:0] ifr_reg_1899_pp0_iter16_reg;
reg   [9:0] ifr_reg_1899_pp0_iter17_reg;
reg   [9:0] ifr_reg_1899_pp0_iter18_reg;
reg   [9:0] ifr_reg_1899_pp0_iter19_reg;
reg   [9:0] ifr_reg_1899_pp0_iter20_reg;
reg   [9:0] ifr_reg_1899_pp0_iter21_reg;
reg   [9:0] ifr_reg_1899_pp0_iter22_reg;
reg   [9:0] ifr_reg_1899_pp0_iter23_reg;
reg   [9:0] ifr_reg_1899_pp0_iter24_reg;
(* use_dsp48 = "no" *) wire   [9:0] fry_fu_1121_p2;
reg   [9:0] fry_reg_1907;
reg   [9:0] fry_reg_1907_pp0_iter9_reg;
reg   [9:0] fry_reg_1907_pp0_iter10_reg;
reg   [9:0] fry_reg_1907_pp0_iter11_reg;
reg   [9:0] fry_reg_1907_pp0_iter12_reg;
reg   [9:0] fry_reg_1907_pp0_iter13_reg;
reg   [9:0] fry_reg_1907_pp0_iter14_reg;
reg   [9:0] fry_reg_1907_pp0_iter15_reg;
reg   [9:0] fry_reg_1907_pp0_iter16_reg;
reg   [9:0] fry_reg_1907_pp0_iter17_reg;
reg   [9:0] fry_reg_1907_pp0_iter18_reg;
reg   [9:0] fry_reg_1907_pp0_iter19_reg;
reg   [9:0] fry_reg_1907_pp0_iter20_reg;
reg   [9:0] fry_reg_1907_pp0_iter21_reg;
reg   [9:0] fry_reg_1907_pp0_iter22_reg;
reg   [9:0] fry_reg_1907_pp0_iter23_reg;
reg   [9:0] fry_reg_1907_pp0_iter24_reg;
wire   [63:0] zext_ln133_fu_1125_p1;
reg   [63:0] zext_ln133_reg_1915;
reg   [63:0] zext_ln133_reg_1915_pp0_iter9_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter10_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter11_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter12_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter13_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter14_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter15_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter16_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter17_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter18_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter19_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter20_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter21_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter22_reg;
reg   [63:0] zext_ln133_reg_1915_pp0_iter23_reg;
wire   [63:0] zext_ln134_fu_1139_p1;
reg   [63:0] zext_ln134_reg_1938;
reg   [63:0] zext_ln134_reg_1938_pp0_iter9_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter10_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter11_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter12_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter13_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter14_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter15_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter16_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter17_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter18_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter19_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter20_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter21_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter22_reg;
reg   [63:0] zext_ln134_reg_1938_pp0_iter23_reg;
wire   [9:0] ifi_fu_1144_p2;
reg   [9:0] ifi_reg_1949;
reg   [9:0] ifi_reg_1949_pp0_iter9_reg;
reg   [9:0] ifi_reg_1949_pp0_iter10_reg;
reg   [9:0] ifi_reg_1949_pp0_iter11_reg;
reg   [9:0] ifi_reg_1949_pp0_iter12_reg;
reg   [9:0] ifi_reg_1949_pp0_iter13_reg;
reg   [9:0] ifi_reg_1949_pp0_iter14_reg;
reg   [9:0] ifi_reg_1949_pp0_iter15_reg;
reg   [9:0] ifi_reg_1949_pp0_iter16_reg;
reg   [9:0] ifi_reg_1949_pp0_iter17_reg;
reg   [9:0] ifi_reg_1949_pp0_iter18_reg;
reg   [9:0] ifi_reg_1949_pp0_iter19_reg;
reg   [9:0] ifi_reg_1949_pp0_iter20_reg;
reg   [9:0] ifi_reg_1949_pp0_iter21_reg;
reg   [9:0] ifi_reg_1949_pp0_iter22_reg;
reg   [9:0] ifi_reg_1949_pp0_iter23_reg;
reg   [9:0] ifi_reg_1949_pp0_iter24_reg;
wire   [9:0] fiy_fu_1149_p2;
reg   [9:0] fiy_reg_1954;
reg   [9:0] fiy_reg_1954_pp0_iter9_reg;
reg   [9:0] fiy_reg_1954_pp0_iter10_reg;
reg   [9:0] fiy_reg_1954_pp0_iter11_reg;
reg   [9:0] fiy_reg_1954_pp0_iter12_reg;
reg   [9:0] fiy_reg_1954_pp0_iter13_reg;
reg   [9:0] fiy_reg_1954_pp0_iter14_reg;
reg   [9:0] fiy_reg_1954_pp0_iter15_reg;
reg   [9:0] fiy_reg_1954_pp0_iter16_reg;
reg   [9:0] fiy_reg_1954_pp0_iter17_reg;
reg   [9:0] fiy_reg_1954_pp0_iter18_reg;
reg   [9:0] fiy_reg_1954_pp0_iter19_reg;
reg   [9:0] fiy_reg_1954_pp0_iter20_reg;
reg   [9:0] fiy_reg_1954_pp0_iter21_reg;
reg   [9:0] fiy_reg_1954_pp0_iter22_reg;
reg   [9:0] fiy_reg_1954_pp0_iter23_reg;
reg   [9:0] fiy_reg_1954_pp0_iter24_reg;
wire   [31:0] zext_ln168_fu_1158_p1;
reg   [31:0] zext_ln168_reg_1959;
reg   [31:0] zext_ln168_reg_1959_pp0_iter9_reg;
reg   [31:0] zext_ln168_reg_1959_pp0_iter10_reg;
reg   [31:0] zext_ln168_reg_1959_pp0_iter11_reg;
reg   [31:0] zext_ln168_reg_1959_pp0_iter12_reg;
reg   [31:0] zext_ln168_reg_1959_pp0_iter13_reg;
reg   [31:0] zext_ln168_reg_1959_pp0_iter14_reg;
reg   [31:0] zext_ln168_reg_1959_pp0_iter15_reg;
reg   [31:0] zext_ln168_reg_1959_pp0_iter16_reg;
reg   [31:0] zext_ln168_reg_1959_pp0_iter17_reg;
wire   [31:0] zext_ln169_1_fu_1167_p1;
wire   [15:0] v_fu_1171_p1;
reg   [15:0] v_reg_1970;
reg   [15:0] v_reg_1970_pp0_iter9_reg;
reg   [15:0] v_reg_1970_pp0_iter10_reg;
reg   [15:0] v_reg_1970_pp0_iter11_reg;
reg   [15:0] v_reg_1970_pp0_iter12_reg;
reg   [15:0] v_reg_1970_pp0_iter13_reg;
reg   [15:0] v_reg_1970_pp0_iter14_reg;
reg   [15:0] v_reg_1970_pp0_iter15_reg;
reg   [15:0] v_reg_1970_pp0_iter16_reg;
reg   [15:0] v_reg_1970_pp0_iter17_reg;
wire   [31:0] tmp1_6_fu_1206_p2;
wire   [63:0] grp_fu_842_p1;
reg   [63:0] conv1_reg_1980;
reg   [63:0] conv1_reg_1980_pp0_iter9_reg;
reg   [63:0] conv1_reg_1980_pp0_iter10_reg;
reg   [63:0] conv1_reg_1980_pp0_iter11_reg;
wire   [63:0] x_re_fu_1212_p1;
reg   [63:0] x_re_reg_1985;
reg   [63:0] x_re_reg_1985_pp0_iter9_reg;
reg   [63:0] x_re_reg_1985_pp0_iter10_reg;
reg   [63:0] x_re_reg_1985_pp0_iter11_reg;
reg   [63:0] x_re_reg_1985_pp0_iter12_reg;
reg   [63:0] x_re_reg_1985_pp0_iter13_reg;
reg   [63:0] x_re_reg_1985_pp0_iter14_reg;
reg   [63:0] x_re_reg_1985_pp0_iter15_reg;
reg   [63:0] x_re_reg_1985_pp0_iter16_reg;
reg   [63:0] x_re_reg_1985_pp0_iter17_reg;
reg   [63:0] x_re_reg_1985_pp0_iter18_reg;
reg   [63:0] x_re_reg_1985_pp0_iter19_reg;
reg   [63:0] x_re_reg_1985_pp0_iter20_reg;
wire   [63:0] x_im_fu_1216_p1;
reg   [63:0] x_im_reg_1992;
reg   [63:0] x_im_reg_1992_pp0_iter9_reg;
reg   [63:0] x_im_reg_1992_pp0_iter10_reg;
reg   [63:0] x_im_reg_1992_pp0_iter11_reg;
reg   [63:0] x_im_reg_1992_pp0_iter12_reg;
reg   [63:0] x_im_reg_1992_pp0_iter13_reg;
reg   [63:0] x_im_reg_1992_pp0_iter14_reg;
reg   [63:0] x_im_reg_1992_pp0_iter15_reg;
reg   [63:0] x_im_reg_1992_pp0_iter16_reg;
reg   [63:0] x_im_reg_1992_pp0_iter17_reg;
reg   [63:0] x_im_reg_1992_pp0_iter18_reg;
reg   [63:0] x_im_reg_1992_pp0_iter19_reg;
reg   [63:0] x_im_reg_1992_pp0_iter20_reg;
wire   [63:0] tmp_re_1_fu_1238_p1;
wire   [63:0] tmp_im_1_fu_1242_p1;
reg   [63:0] tmp_46_reg_2029;
reg   [63:0] tmp_46_reg_2029_pp0_iter10_reg;
reg   [63:0] tmp_46_reg_2029_pp0_iter11_reg;
reg   [63:0] tmp_46_reg_2029_pp0_iter12_reg;
reg   [63:0] tmp_46_reg_2029_pp0_iter13_reg;
reg   [63:0] tmp_46_reg_2029_pp0_iter14_reg;
reg   [63:0] tmp_46_reg_2029_pp0_iter15_reg;
reg   [63:0] tmp_46_reg_2029_pp0_iter16_reg;
reg   [63:0] tmp_46_reg_2029_pp0_iter17_reg;
reg   [63:0] tmp_46_reg_2029_pp0_iter18_reg;
reg   [63:0] tmp_46_reg_2029_pp0_iter19_reg;
reg   [63:0] tmp_46_reg_2029_pp0_iter20_reg;
reg   [63:0] tmp_47_reg_2034;
reg   [63:0] tmp_47_reg_2034_pp0_iter10_reg;
reg   [63:0] tmp_47_reg_2034_pp0_iter11_reg;
reg   [63:0] tmp_47_reg_2034_pp0_iter12_reg;
reg   [63:0] tmp_47_reg_2034_pp0_iter13_reg;
reg   [63:0] tmp_47_reg_2034_pp0_iter14_reg;
reg   [63:0] tmp_47_reg_2034_pp0_iter15_reg;
reg   [63:0] tmp_47_reg_2034_pp0_iter16_reg;
reg   [63:0] tmp_47_reg_2034_pp0_iter17_reg;
reg   [63:0] tmp_47_reg_2034_pp0_iter18_reg;
reg   [63:0] tmp_47_reg_2034_pp0_iter19_reg;
reg   [63:0] tmp_47_reg_2034_pp0_iter20_reg;
reg   [63:0] tmp_47_reg_2034_pp0_iter21_reg;
wire   [63:0] bitcast_ln321_fu_1270_p1;
wire   [63:0] bitcast_ln321_1_fu_1299_p1;
wire   [63:0] grp_d_add_fu_469_ap_return;
reg   [63:0] sub_y_reg_2049;
reg   [63:0] sub_y_reg_2049_pp0_iter11_reg;
wire   [63:0] grp_d_add_fu_466_ap_return;
reg   [63:0] add_y_reg_2054;
reg   [63:0] add_y_reg_2054_pp0_iter11_reg;
wire   [63:0] grp_fu_845_p1;
reg   [63:0] conv_reg_2059;
reg   [63:0] conv_reg_2059_pp0_iter11_reg;
wire   [63:0] bitcast_ln321_3_fu_1332_p1;
reg   [10:0] xs_exp_V_reg_2081;
wire   [51:0] p_Result_7_fu_1351_p1;
reg   [51:0] p_Result_7_reg_2087;
wire   [63:0] grp_d_add_fu_468_ap_return;
reg   [63:0] sub_x_reg_2092;
wire   [63:0] grp_d_mul_fu_765_ap_return;
reg   [63:0] mul1_reg_2097;
reg   [63:0] mul1_reg_2097_pp0_iter15_reg;
reg   [63:0] mul1_reg_2097_pp0_iter16_reg;
reg   [63:0] mul1_reg_2097_pp0_iter17_reg;
wire   [63:0] grp_d_mul_fu_763_ap_return;
reg   [63:0] mul2_reg_2102;
reg   [63:0] mul2_reg_2102_pp0_iter15_reg;
reg   [63:0] mul2_reg_2102_pp0_iter16_reg;
reg   [63:0] mul2_reg_2102_pp0_iter17_reg;
wire   [31:0] val_fu_1444_p3;
reg   [31:0] val_reg_2107;
reg   [31:0] val_reg_2107_pp0_iter16_reg;
reg   [31:0] val_reg_2107_pp0_iter17_reg;
wire   [63:0] grp_d_mul_fu_764_ap_return;
reg   [63:0] mul3_reg_2122;
wire   [15:0] add_ln161_fu_1483_p2;
reg   [15:0] add_ln161_reg_2128;
reg   [15:0] add_ln161_reg_2128_pp0_iter19_reg;
reg   [15:0] add_ln161_reg_2128_pp0_iter20_reg;
reg   [15:0] add_ln161_reg_2128_pp0_iter21_reg;
reg   [15:0] add_ln161_reg_2128_pp0_iter22_reg;
reg   [15:0] add_ln161_reg_2128_pp0_iter23_reg;
wire  signed [16:0] tmp2_fu_1529_p2;
reg  signed [16:0] tmp2_reg_2133;
wire   [15:0] add_ln219_fu_1560_p2;
reg   [15:0] add_ln219_reg_2138;
reg   [15:0] add_ln219_reg_2138_pp0_iter19_reg;
reg   [15:0] add_ln219_reg_2138_pp0_iter20_reg;
reg   [15:0] add_ln219_reg_2138_pp0_iter21_reg;
reg   [15:0] add_ln219_reg_2138_pp0_iter22_reg;
reg   [15:0] add_ln219_reg_2138_pp0_iter23_reg;
wire   [15:0] add_ln213_fu_1574_p2;
reg   [15:0] add_ln213_reg_2143;
reg   [15:0] add_ln213_reg_2143_pp0_iter19_reg;
reg   [15:0] add_ln213_reg_2143_pp0_iter20_reg;
reg   [15:0] add_ln213_reg_2143_pp0_iter21_reg;
reg   [15:0] add_ln213_reg_2143_pp0_iter22_reg;
reg   [15:0] add_ln213_reg_2143_pp0_iter23_reg;
wire   [15:0] add_ln223_fu_1610_p2;
reg   [15:0] add_ln223_reg_2148;
reg   [15:0] add_ln223_reg_2148_pp0_iter19_reg;
reg   [15:0] add_ln223_reg_2148_pp0_iter20_reg;
reg   [15:0] add_ln223_reg_2148_pp0_iter21_reg;
reg   [15:0] add_ln223_reg_2148_pp0_iter22_reg;
reg   [15:0] add_ln223_reg_2148_pp0_iter23_reg;
wire   [63:0] grp_d_add_fu_471_ap_return;
reg   [63:0] tmp_re1_reg_2153;
wire   [63:0] grp_d_add_fu_467_ap_return;
reg   [63:0] tmp_im1_reg_2159;
wire   [63:0] tmp_re_2_fu_1616_p1;
wire   [63:0] tmp_50_fu_1620_p1;
reg   [63:0] tmp_50_reg_2170;
reg   [63:0] tmp_50_reg_2170_pp0_iter22_reg;
reg   [63:0] tmp_50_reg_2170_pp0_iter23_reg;
reg   [63:0] tmp_50_reg_2170_pp0_iter24_reg;
wire   [63:0] tmp_im_2_fu_1623_p1;
wire   [63:0] tmp_51_fu_1627_p1;
reg   [63:0] tmp_51_reg_2182;
reg   [63:0] tmp_51_reg_2182_pp0_iter22_reg;
reg   [63:0] tmp_51_reg_2182_pp0_iter23_reg;
reg   [63:0] tmp_51_reg_2182_pp0_iter24_reg;
wire   [63:0] bitcast_ln321_4_fu_1652_p1;
wire   [63:0] bitcast_ln321_5_fu_1681_p1;
wire   [63:0] grp_d_add_fu_470_ap_return;
reg   [63:0] tmp_5_reg_2197;
reg   [63:0] tmp_6_reg_2202;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
reg   [63:0] grp_d_add_fu_466_a;
reg   [63:0] grp_d_add_fu_466_b;
reg    grp_d_add_fu_466_ap_ce;
reg    ap_predicate_op150_call_state16;
reg    ap_predicate_op228_call_state19;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call9;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call9;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call9;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call9;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call9;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call9;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call9;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call9;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call9;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call9;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call9;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call9;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call9;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call9;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call9;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call9;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call9;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call9;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call9;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call9;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call9;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call9;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call9;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call9;
wire    ap_block_state50_pp0_stage1_iter24_ignore_call9;
wire    ap_block_pp0_stage1_11001_ignoreCallOp150;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call9;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call9;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call9;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call9;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call9;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call9;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call9;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call9;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call9;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call9;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call9;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call9;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call9;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call9;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call9;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call9;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call9;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call9;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call9;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call9;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call9;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call9;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call9;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call9;
wire    ap_block_state49_pp0_stage0_iter24_ignore_call9;
wire    ap_block_state51_pp0_stage0_iter25_ignore_call9;
wire    ap_block_pp0_stage0_11001_ignoreCallOp170;
reg   [63:0] grp_d_add_fu_467_a;
reg   [63:0] grp_d_add_fu_467_b;
reg    grp_d_add_fu_467_ap_ce;
reg    ap_predicate_op342_call_state37;
reg    ap_predicate_op369_call_state44;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call20;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call20;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call20;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call20;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call20;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call20;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call20;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call20;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call20;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call20;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call20;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call20;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call20;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call20;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call20;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call20;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call20;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call20;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call20;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call20;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call20;
wire    ap_block_state49_pp0_stage0_iter24_ignore_call20;
wire    ap_block_state51_pp0_stage0_iter25_ignore_call20;
wire    ap_block_pp0_stage0_11001_ignoreCallOp342;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call20;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call20;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call20;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call20;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call20;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call20;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call20;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call20;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call20;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call20;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call20;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call20;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call20;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call20;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call20;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call20;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call20;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call20;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call20;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call20;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call20;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call20;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call20;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call20;
wire    ap_block_state50_pp0_stage1_iter24_ignore_call20;
wire    ap_block_pp0_stage1_11001_ignoreCallOp351;
reg   [63:0] grp_d_add_fu_468_a;
reg   [63:0] grp_d_add_fu_468_b;
reg    grp_d_add_fu_468_ap_ce;
reg    ap_predicate_op259_call_state25;
reg    ap_predicate_op366_call_state44;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call15;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call15;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call15;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call15;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call15;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call15;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call15;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call15;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call15;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call15;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call15;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call15;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call15;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call15;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call15;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call15;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call15;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call15;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call15;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call15;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call15;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call15;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call15;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call15;
wire    ap_block_state49_pp0_stage0_iter24_ignore_call15;
wire    ap_block_state51_pp0_stage0_iter25_ignore_call15;
wire    ap_block_pp0_stage0_11001_ignoreCallOp259;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call15;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call15;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call15;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call15;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call15;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call15;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call15;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call15;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call15;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call15;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call15;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call15;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call15;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call15;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call15;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call15;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call15;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call15;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call15;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call15;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call15;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call15;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call15;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call15;
wire    ap_block_state50_pp0_stage1_iter24_ignore_call15;
wire    ap_block_pp0_stage1_11001_ignoreCallOp263;
reg   [63:0] grp_d_add_fu_469_a;
reg   [63:0] grp_d_add_fu_469_b;
reg    grp_d_add_fu_469_ap_ce;
reg    ap_predicate_op149_call_state16;
reg    ap_predicate_op223_call_state19;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call8;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call8;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call8;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call8;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call8;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call8;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call8;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call8;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call8;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call8;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call8;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call8;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call8;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call8;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call8;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call8;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call8;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call8;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call8;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call8;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call8;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call8;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call8;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call8;
wire    ap_block_state50_pp0_stage1_iter24_ignore_call8;
wire    ap_block_pp0_stage1_11001_ignoreCallOp149;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call8;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call8;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call8;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call8;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call8;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call8;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call8;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call8;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call8;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call8;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call8;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call8;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call8;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call8;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call8;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call8;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call8;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call8;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call8;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call8;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call8;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call8;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call8;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call8;
wire    ap_block_state49_pp0_stage0_iter24_ignore_call8;
wire    ap_block_state51_pp0_stage0_iter25_ignore_call8;
wire    ap_block_pp0_stage0_11001_ignoreCallOp169;
reg   [63:0] grp_d_add_fu_470_a;
reg   [63:0] grp_d_add_fu_470_b;
reg    grp_d_add_fu_470_ap_ce;
reg    ap_predicate_op361_call_state43;
reg    ap_predicate_op363_call_state43;
reg    ap_predicate_op374_call_state44;
wire    ap_block_pp0_stage0_11001_ignoreCallOp361;
wire    ap_block_pp0_stage1_11001_ignoreCallOp365;
reg   [63:0] grp_d_add_fu_471_a;
reg   [63:0] grp_d_add_fu_471_b;
reg    grp_d_add_fu_471_ap_ce;
reg    ap_predicate_op341_call_state37;
reg    ap_predicate_op379_call_state44;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call19;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call19;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call19;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call19;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call19;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call19;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call19;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call19;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call19;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call19;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call19;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call19;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call19;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call19;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call19;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call19;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call19;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call19;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call19;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call19;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call19;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call19;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call19;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call19;
wire    ap_block_state49_pp0_stage0_iter24_ignore_call19;
wire    ap_block_state51_pp0_stage0_iter25_ignore_call19;
wire    ap_block_pp0_stage0_11001_ignoreCallOp341;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call19;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call19;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call19;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call19;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call19;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call19;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call19;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call19;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call19;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call19;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call19;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call19;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call19;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call19;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call19;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call19;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call19;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call19;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call19;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call19;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call19;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call19;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call19;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call19;
wire    ap_block_state50_pp0_stage1_iter24_ignore_call19;
wire    ap_block_pp0_stage1_11001_ignoreCallOp350;
wire    grp_u_add_fu_716_ap_ready;
reg   [31:0] grp_u_add_fu_716_a;
reg   [31:0] grp_u_add_fu_716_b;
wire   [31:0] grp_u_add_fu_716_ap_return;
wire    grp_u_add_fu_717_ap_ready;
reg   [31:0] grp_u_add_fu_717_a;
reg   [31:0] grp_u_add_fu_717_b;
wire   [31:0] grp_u_add_fu_717_ap_return;
reg   [63:0] grp_d_mul_fu_763_a;
reg   [63:0] grp_d_mul_fu_763_b;
reg    grp_d_mul_fu_763_ap_ce;
reg    ap_predicate_op249_call_state25;
reg    ap_predicate_op261_call_state25;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call4;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call4;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call4;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call4;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call4;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call4;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call4;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call4;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call4;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call4;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call4;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call4;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call4;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call4;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call4;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call4;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call4;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call4;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call4;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call4;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call4;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call4;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call4;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call4;
wire    ap_block_state49_pp0_stage0_iter24_ignore_call4;
wire    ap_block_state51_pp0_stage0_iter25_ignore_call4;
wire    ap_block_pp0_stage0_11001_ignoreCallOp249;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call4;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call4;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call4;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call4;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call4;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call4;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call4;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call4;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call4;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call4;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call4;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call4;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call4;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call4;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call4;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call4;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call4;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call4;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call4;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call4;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call4;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call4;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call4;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call4;
wire    ap_block_state50_pp0_stage1_iter24_ignore_call4;
wire    ap_block_pp0_stage1_11001_ignoreCallOp262;
reg    grp_d_mul_fu_764_ap_ce;
reg    ap_predicate_op303_call_state31;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call18;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call18;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call18;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call18;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call18;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call18;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call18;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call18;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call18;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call18;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call18;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call18;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call18;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call18;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call18;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call18;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call18;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call18;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call18;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call18;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call18;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call18;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call18;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call18;
wire    ap_block_state49_pp0_stage0_iter24_ignore_call18;
wire    ap_block_state51_pp0_stage0_iter25_ignore_call18;
wire    ap_block_pp0_stage0_11001_ignoreCallOp303;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call18;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call18;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call18;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call18;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call18;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call18;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call18;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call18;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call18;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call18;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call18;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call18;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call18;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call18;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call18;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call18;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call18;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call18;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call18;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call18;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call18;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call18;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call18;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call18;
wire    ap_block_state50_pp0_stage1_iter24_ignore_call18;
wire    ap_block_pp0_stage1_11001_ignoreCallOp305;
reg    grp_d_mul_fu_765_ap_ce;
reg    ap_predicate_op260_call_state25;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call16;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call16;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call16;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call16;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call16;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call16;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call16;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call16;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call16;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call16;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call16;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call16;
wire    ap_block_state25_pp0_stage0_iter12_ignore_call16;
wire    ap_block_state27_pp0_stage0_iter13_ignore_call16;
wire    ap_block_state29_pp0_stage0_iter14_ignore_call16;
wire    ap_block_state31_pp0_stage0_iter15_ignore_call16;
wire    ap_block_state33_pp0_stage0_iter16_ignore_call16;
wire    ap_block_state35_pp0_stage0_iter17_ignore_call16;
wire    ap_block_state37_pp0_stage0_iter18_ignore_call16;
wire    ap_block_state39_pp0_stage0_iter19_ignore_call16;
wire    ap_block_state41_pp0_stage0_iter20_ignore_call16;
wire    ap_block_state43_pp0_stage0_iter21_ignore_call16;
wire    ap_block_state45_pp0_stage0_iter22_ignore_call16;
wire    ap_block_state47_pp0_stage0_iter23_ignore_call16;
wire    ap_block_state49_pp0_stage0_iter24_ignore_call16;
wire    ap_block_state51_pp0_stage0_iter25_ignore_call16;
wire    ap_block_pp0_stage0_11001_ignoreCallOp260;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call16;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call16;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call16;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call16;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call16;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call16;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call16;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call16;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call16;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call16;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call16;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call16;
wire    ap_block_state26_pp0_stage1_iter12_ignore_call16;
wire    ap_block_state28_pp0_stage1_iter13_ignore_call16;
wire    ap_block_state30_pp0_stage1_iter14_ignore_call16;
wire    ap_block_state32_pp0_stage1_iter15_ignore_call16;
wire    ap_block_state34_pp0_stage1_iter16_ignore_call16;
wire    ap_block_state36_pp0_stage1_iter17_ignore_call16;
wire    ap_block_state38_pp0_stage1_iter18_ignore_call16;
wire    ap_block_state40_pp0_stage1_iter19_ignore_call16;
wire    ap_block_state42_pp0_stage1_iter20_ignore_call16;
wire    ap_block_state44_pp0_stage1_iter21_ignore_call16;
wire    ap_block_state46_pp0_stage1_iter22_ignore_call16;
wire    ap_block_state48_pp0_stage1_iter23_ignore_call16;
wire    ap_block_state50_pp0_stage1_iter24_ignore_call16;
wire    ap_block_pp0_stage1_11001_ignoreCallOp264;
wire   [31:0] ap_phi_reg_pp0_iter0_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter1_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter2_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter3_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter4_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter5_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter6_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter7_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter8_w_2_reg_416;
reg   [31:0] ap_phi_reg_pp0_iter9_w_2_reg_416;
wire   [63:0] ap_phi_reg_pp0_iter0_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter1_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter2_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter3_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter4_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter5_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter6_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter7_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter8_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter9_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter10_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter11_x_re_2_ph_reg_426;
reg   [63:0] ap_phi_reg_pp0_iter12_x_re_2_ph_reg_426;
wire   [63:0] ap_phi_reg_pp0_iter0_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter1_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter2_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter3_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter4_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter5_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter6_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter7_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter8_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter9_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter10_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter11_x_im_2_ph_reg_436;
reg   [63:0] ap_phi_reg_pp0_iter12_x_im_2_ph_reg_436;
wire   [63:0] ap_phi_reg_pp0_iter0_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter1_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter2_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter3_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter4_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter5_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter6_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter7_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter8_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter9_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter10_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter11_tmp_re_2_ph_reg_446;
reg   [63:0] ap_phi_reg_pp0_iter12_tmp_re_2_ph_reg_446;
wire   [63:0] ap_phi_reg_pp0_iter0_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter1_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter2_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter3_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter4_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter5_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter6_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter7_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter8_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter9_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter10_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter11_tmp_im_2_ph_reg_456;
reg   [63:0] ap_phi_reg_pp0_iter12_tmp_im_2_ph_reg_456;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage0;
wire  signed [31:0] sext_ln163_fu_1185_p1;
wire   [31:0] zext_ln157_2_fu_1459_p1;
wire  signed [31:0] sext_ln185_fu_1535_p1;
wire   [31:0] zext_ln185_fu_1489_p1;
wire  signed [31:0] sext_ln221_fu_1585_p1;
wire   [63:0] zext_ln123_fu_993_p1;
wire   [63:0] zext_ln123_1_fu_1016_p1;
wire   [63:0] zext_ln169_fu_1129_p1;
wire   [63:0] zext_ln157_fu_1134_p1;
wire   [63:0] zext_ln150_fu_1220_p1;
wire   [63:0] zext_ln151_fu_1224_p1;
wire   [63:0] zext_ln137_fu_1229_p1;
wire   [63:0] zext_ln138_fu_1233_p1;
wire   [9:0] stage0_addr_10_gep_fu_339_p3;
wire   [9:0] stage0_addr_gep_fu_346_p3;
wire   [9:0] stage0_addr_5_gep_fu_353_p3;
wire   [63:0] zext_ln223_fu_1704_p1;
wire   [63:0] zext_ln213_fu_1712_p1;
wire   [9:0] stage0_addr_6_gep_fu_381_p3;
wire   [63:0] zext_ln206_fu_1730_p1;
wire   [63:0] zext_ln196_fu_1738_p1;
wire   [63:0] zext_ln207_fu_1742_p1;
wire   [63:0] zext_ln197_fu_1750_p1;
reg   [9:0] n_fu_162;
wire   [9:0] n_2_fu_965_p2;
wire    ap_loop_init;
reg   [9:0] ap_sig_allocacmp_n_1;
wire   [63:0] zext_ln161_fu_1686_p1;
wire   [63:0] zext_ln219_fu_1690_p1;
wire   [63:0] bitcast_ln140_fu_1694_p1;
wire   [63:0] bitcast_ln203_fu_1699_p1;
wire   [63:0] zext_ln223_1_fu_1708_p1;
wire   [63:0] zext_ln213_1_fu_1716_p1;
wire   [63:0] bitcast_ln141_fu_1720_p1;
wire   [63:0] bitcast_ln204_fu_1725_p1;
wire   [63:0] bitcast_ln206_fu_1734_p1;
wire   [63:0] bitcast_ln207_fu_1746_p1;
wire   [31:0] grp_fu_842_p0;
wire   [8:0] lshr_ln_fu_859_p4;
wire   [9:0] zext_ln99_fu_869_p1;
wire   [9:0] select_ln99_fu_873_p3;
wire   [10:0] shl_ln100_fu_885_p2;
wire   [10:0] zext_ln100_fu_881_p1;
wire   [10:0] select_ln100_fu_891_p3;
wire   [10:0] in_m_cast_fu_855_p1;
wire   [10:0] select_ln99_1_fu_899_p3;
wire   [10:0] m_fu_907_p3;
wire  signed [9:0] grp_fu_971_p1;
wire   [9:0] add_ln123_fu_988_p2;
wire   [9:0] add_ln127_fu_999_p2;
wire   [9:0] select_ln211_2_fu_1009_p3;
wire   [13:0] select_ln211_3_fu_1021_p3;
wire   [63:0] tmp_45_fu_1033_p1;
wire   [0:0] tmp_9_fu_1036_p3;
wire   [0:0] p_Repl2_s_fu_1044_p2;
wire   [63:0] p_Result_s_fu_1050_p4;
wire   [63:0] bitcast_ln109_fu_1064_p1;
wire   [63:0] gm_im_fu_1060_p1;
wire   [63:0] tmp_48_fu_1068_p3;
wire   [0:0] tmp_24_fu_1083_p3;
wire   [0:0] p_Repl2_3_fu_1091_p2;
wire   [63:0] p_Result_3_fu_1097_p4;
wire  signed [9:0] ifr_fu_1112_p0;
wire   [9:0] grp_fu_1754_p3;
wire  signed [9:0] fix_fu_1116_p0;
wire  signed [9:0] fry_fu_1121_p0;
wire  signed [9:0] zext_ln133_fu_1125_p0;
wire   [9:0] fix_fu_1116_p2;
wire   [15:0] u_fu_1154_p1;
wire   [15:0] v_3_fu_1163_p1;
wire   [16:0] zext_ln157_1_fu_1175_p1;
wire   [16:0] sub_ln163_fu_1179_p2;
wire   [0:0] tmp_22_fu_1190_p3;
wire   [31:0] select_ln164_fu_1198_p3;
wire   [0:0] tmp_13_fu_1246_p3;
wire   [0:0] p_Repl2_1_fu_1254_p2;
wire   [63:0] p_Result_1_fu_1260_p4;
wire   [0:0] tmp_17_fu_1275_p3;
wire   [0:0] p_Repl2_2_fu_1283_p2;
wire   [63:0] p_Result_2_fu_1289_p4;
wire   [63:0] tmp_49_fu_1304_p1;
wire   [0:0] tmp_28_fu_1308_p3;
wire   [0:0] p_Repl2_4_fu_1316_p2;
wire   [63:0] p_Result_4_fu_1322_p4;
wire   [63:0] data_V_fu_1337_p1;
wire   [53:0] mantissa_fu_1355_p4;
wire   [11:0] zext_ln515_fu_1368_p1;
wire   [11:0] add_ln515_fu_1371_p2;
wire   [10:0] sub_ln1512_fu_1385_p2;
wire   [0:0] isNeg_fu_1377_p3;
wire  signed [11:0] sext_ln1512_fu_1390_p1;
wire   [11:0] ush_fu_1394_p3;
wire  signed [31:0] sext_ln1488_fu_1402_p1;
wire   [136:0] zext_ln68_fu_1364_p1;
wire   [136:0] zext_ln1488_fu_1406_p1;
wire   [136:0] r_V_fu_1410_p2;
wire   [0:0] tmp_33_fu_1422_p3;
wire   [136:0] r_V_1_fu_1416_p2;
wire   [31:0] zext_ln818_fu_1430_p1;
wire   [31:0] tmp_8_fu_1434_p4;
wire  signed [15:0] zext_ln187_fu_1456_p0;
wire   [15:0] grp_fu_1764_p2;
wire   [31:0] grp_fu_849_p2;
wire   [0:0] tmp_20_fu_1467_p3;
wire   [15:0] select_ln161_fu_1475_p3;
wire   [15:0] trunc_ln159_fu_1463_p1;
wire   [29:0] grp_fu_1771_p2;
wire   [15:0] trunc_ln_fu_1493_p4;
wire   [16:0] zext_ln185_1_fu_1503_p1;
wire   [16:0] tmp2_4_fu_1507_p2;
wire   [0:0] tmp_34_fu_1513_p3;
wire   [16:0] select_ln190_fu_1521_p3;
wire   [0:0] tmp_43_fu_1544_p3;
wire   [15:0] select_ln219_fu_1552_p3;
wire   [15:0] trunc_ln217_fu_1540_p1;
wire   [15:0] select_ln213_fu_1566_p3;
wire   [16:0] sub_ln221_fu_1580_p2;
wire   [0:0] tmp_44_fu_1590_p3;
wire   [15:0] select_ln223_fu_1602_p3;
wire   [15:0] trunc_ln222_fu_1598_p1;
wire   [0:0] tmp_36_fu_1630_p3;
wire   [0:0] p_Repl2_6_fu_1637_p2;
wire   [63:0] p_Result_5_fu_1643_p4;
wire   [0:0] tmp_40_fu_1657_p3;
wire   [0:0] p_Repl2_7_fu_1665_p2;
wire   [63:0] p_Result_6_fu_1671_p4;
wire  signed [15:0] grp_fu_1764_p0;
wire   [13:0] grp_fu_1764_p1;
wire   [15:0] grp_fu_1771_p0;
wire   [13:0] grp_fu_1771_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter25_stage0;
reg    ap_idle_pp0_0to24;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to25;
reg    ap_done_pending_pp0;
reg    ap_block_pp0;
reg    ap_predicate_op400_store_state48;
reg    ap_enable_operation_400;
reg    ap_enable_state48_pp0_iter23_stage1;
reg    ap_predicate_op403_store_state48;
reg    ap_enable_operation_403;
reg    ap_predicate_op407_store_state48;
reg    ap_enable_operation_407;
reg    ap_predicate_op412_store_state48;
reg    ap_enable_operation_412;
reg    ap_predicate_op419_store_state49;
reg    ap_enable_operation_419;
reg    ap_enable_state49_pp0_iter24_stage0;
reg    ap_predicate_op424_store_state49;
reg    ap_enable_operation_424;
reg    ap_predicate_op429_store_state49;
reg    ap_enable_operation_429;
reg    ap_predicate_op433_store_state49;
reg    ap_enable_operation_433;
reg    ap_predicate_op439_store_state50;
reg    ap_enable_operation_439;
reg    ap_enable_state50_pp0_iter24_stage1;
reg    ap_predicate_op442_store_state50;
reg    ap_enable_operation_442;
reg    ap_predicate_op446_store_state51;
reg    ap_enable_operation_446;
reg    ap_enable_state51_pp0_iter25_stage0;
reg    ap_predicate_op450_store_state51;
reg    ap_enable_operation_450;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [29:0] grp_fu_1771_p00;
reg    ap_condition_804;
reg    ap_condition_801;
reg    ap_condition_651;
reg    ap_condition_647;
reg    ap_condition_1871;
reg    ap_condition_2928;
reg    ap_condition_2932;
reg    ap_condition_2936;
reg    ap_condition_1956;
reg    ap_condition_2944;
reg    ap_condition_2950;
reg    ap_condition_2955;
reg    ap_condition_2960;
reg    ap_condition_2965;
reg    ap_condition_2971;
reg    ap_condition_2977;
reg    ap_condition_2982;
reg    ap_condition_2987;
reg    ap_condition_2992;
reg    ap_condition_2995;
reg    ap_condition_3000;
reg    ap_condition_3005;
reg    ap_condition_3010;
reg    ap_condition_3015;
reg    ap_condition_3021;
reg    ap_condition_3027;
reg    ap_condition_3031;
reg    ap_condition_3035;
reg    ap_condition_3040;
reg    ap_condition_3045;
reg    ap_condition_3049;
reg    ap_condition_3053;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

fiFFNTT_PE_gm_im_tab_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gm_im_tab_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gm_im_tab_address0),
    .ce0(gm_im_tab_ce0),
    .q0(gm_im_tab_q0)
);

fiFFNTT_PE_iGMb_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
iGMb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(iGMb_address0),
    .ce0(iGMb_ce0),
    .q0(iGMb_q0)
);

fiFFNTT_PE_GMb_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
GMb_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(GMb_address0),
    .ce0(GMb_ce0),
    .q0(GMb_q0)
);

fiFFNTT_PE_gm_re_tab_ROM_AUTO_1R #(
    .DataWidth( 64 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
gm_re_tab_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(gm_re_tab_address0),
    .ce0(gm_re_tab_ce0),
    .q0(gm_re_tab_q0)
);

fiFFNTT_d_add grp_d_add_fu_466(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_add_fu_466_a),
    .b(grp_d_add_fu_466_b),
    .ap_return(grp_d_add_fu_466_ap_return),
    .ap_ce(grp_d_add_fu_466_ap_ce)
);

fiFFNTT_d_add grp_d_add_fu_467(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_add_fu_467_a),
    .b(grp_d_add_fu_467_b),
    .ap_return(grp_d_add_fu_467_ap_return),
    .ap_ce(grp_d_add_fu_467_ap_ce)
);

fiFFNTT_d_add grp_d_add_fu_468(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_add_fu_468_a),
    .b(grp_d_add_fu_468_b),
    .ap_return(grp_d_add_fu_468_ap_return),
    .ap_ce(grp_d_add_fu_468_ap_ce)
);

fiFFNTT_d_add grp_d_add_fu_469(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_add_fu_469_a),
    .b(grp_d_add_fu_469_b),
    .ap_return(grp_d_add_fu_469_ap_return),
    .ap_ce(grp_d_add_fu_469_ap_ce)
);

fiFFNTT_d_add grp_d_add_fu_470(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_add_fu_470_a),
    .b(grp_d_add_fu_470_b),
    .ap_return(grp_d_add_fu_470_ap_return),
    .ap_ce(grp_d_add_fu_470_ap_ce)
);

fiFFNTT_d_add grp_d_add_fu_471(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_add_fu_471_a),
    .b(grp_d_add_fu_471_b),
    .ap_return(grp_d_add_fu_471_ap_return),
    .ap_ce(grp_d_add_fu_471_ap_ce)
);

fiFFNTT_u_add grp_u_add_fu_716(
    .ap_ready(grp_u_add_fu_716_ap_ready),
    .a(grp_u_add_fu_716_a),
    .b(grp_u_add_fu_716_b),
    .ap_return(grp_u_add_fu_716_ap_return)
);

fiFFNTT_u_add grp_u_add_fu_717(
    .ap_ready(grp_u_add_fu_717_ap_ready),
    .a(grp_u_add_fu_717_a),
    .b(grp_u_add_fu_717_b),
    .ap_return(grp_u_add_fu_717_ap_return)
);

fiFFNTT_d_mul grp_d_mul_fu_763(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(grp_d_mul_fu_763_a),
    .b(grp_d_mul_fu_763_b),
    .ap_return(grp_d_mul_fu_763_ap_return),
    .ap_ce(grp_d_mul_fu_763_ap_ce)
);

fiFFNTT_d_mul grp_d_mul_fu_764(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(gm_im_3_reg_1888_pp0_iter14_reg),
    .b(sub_x_reg_2092),
    .ap_return(grp_d_mul_fu_764_ap_return),
    .ap_ce(grp_d_mul_fu_764_ap_ce)
);

fiFFNTT_d_mul grp_d_mul_fu_765(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a(ap_phi_reg_pp0_iter12_tmp_re_2_ph_reg_446),
    .b(sub_y_reg_2049_pp0_iter11_reg),
    .ap_return(grp_d_mul_fu_765_ap_return),
    .ap_ce(grp_d_mul_fu_765_ap_ce)
);

fiFFNTT_uitodp_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
uitodp_32ns_64_4_no_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_842_p0),
    .ce(1'b1),
    .dout(grp_fu_842_p1)
);

fiFFNTT_uitodp_32ns_64_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
uitodp_32ns_64_4_no_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter9_w_2_reg_416),
    .ce(1'b1),
    .dout(grp_fu_845_p1)
);

fiFFNTT_udiv_10ns_10s_10_14_1 #(
    .ID( 1 ),
    .NUM_STAGE( 14 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
udiv_10ns_10s_10_14_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_sig_allocacmp_n_1),
    .din1(grp_fu_971_p1),
    .ce(1'b1),
    .dout(grp_fu_971_p2)
);

fiFFNTT_mac_muladd_10s_10s_10ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mac_muladd_10s_10s_10ns_10_4_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_971_p2),
    .din1(index_const_reg_1812),
    .din2(n_1_reg_1823_pp0_iter7_reg),
    .ce(1'b1),
    .dout(grp_fu_1754_p3)
);

fiFFNTT_mul_mul_16s_14ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 16 ))
mul_mul_16s_14ns_16_4_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1764_p0),
    .din1(grp_fu_1764_p1),
    .ce(1'b1),
    .dout(grp_fu_1764_p2)
);

fiFFNTT_mul_mul_16ns_14ns_30_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
mul_mul_16ns_14ns_30_4_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1771_p0),
    .din1(grp_fu_1771_p1),
    .ce(1'b1),
    .dout(grp_fu_1771_p2)
);

fiFFNTT_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter25_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter25 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter22_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter23_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter24_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_loop_exit_ready_pp0_iter24_reg == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0)))) begin
        ap_loop_exit_ready_pp0_iter25_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((1'b1 == ap_condition_804)) begin
            ap_phi_reg_pp0_iter12_tmp_im_2_ph_reg_456 <= grp_d_add_fu_466_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter11_tmp_im_2_ph_reg_456;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((1'b1 == ap_condition_804)) begin
            ap_phi_reg_pp0_iter12_tmp_re_2_ph_reg_446 <= grp_d_add_fu_469_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter11_tmp_re_2_ph_reg_446;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((1'b1 == ap_condition_804)) begin
            ap_phi_reg_pp0_iter12_x_im_2_ph_reg_436 <= grp_d_add_fu_466_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter11_x_im_2_ph_reg_436;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_801)) begin
        if ((1'b1 == ap_condition_804)) begin
            ap_phi_reg_pp0_iter12_x_re_2_ph_reg_426 <= grp_d_add_fu_469_ap_return;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter11_x_re_2_ph_reg_426;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_tmp_im_2_ph_reg_456 <= tmp_im_1_fu_1242_p1;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter9_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter8_tmp_im_2_ph_reg_456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_tmp_re_2_ph_reg_446 <= tmp_re_1_fu_1238_p1;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter9_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter8_tmp_re_2_ph_reg_446;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1871)) begin
        if ((1'b1 == ap_condition_647)) begin
            ap_phi_reg_pp0_iter9_w_2_reg_416 <= zext_ln169_1_fu_1167_p1;
        end else if ((1'b1 == ap_condition_651)) begin
            ap_phi_reg_pp0_iter9_w_2_reg_416 <= tmp1_6_fu_1206_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter9_w_2_reg_416 <= ap_phi_reg_pp0_iter8_w_2_reg_416;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_x_im_2_ph_reg_436 <= x_im_reg_1992;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter9_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter8_x_im_2_ph_reg_436;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_x_re_2_ph_reg_426 <= x_re_reg_1985;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter9_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter8_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_2995)) begin
            n_fu_162 <= n_2_fu_965_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_162 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter17_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln161_reg_2128 <= add_ln161_fu_1483_p2;
        add_ln213_reg_2143 <= add_ln213_fu_1574_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln161_reg_2128_pp0_iter19_reg <= add_ln161_reg_2128;
        add_ln161_reg_2128_pp0_iter20_reg <= add_ln161_reg_2128_pp0_iter19_reg;
        add_ln161_reg_2128_pp0_iter21_reg <= add_ln161_reg_2128_pp0_iter20_reg;
        add_ln161_reg_2128_pp0_iter22_reg <= add_ln161_reg_2128_pp0_iter21_reg;
        add_ln161_reg_2128_pp0_iter23_reg <= add_ln161_reg_2128_pp0_iter22_reg;
        add_ln213_reg_2143_pp0_iter19_reg <= add_ln213_reg_2143;
        add_ln213_reg_2143_pp0_iter20_reg <= add_ln213_reg_2143_pp0_iter19_reg;
        add_ln213_reg_2143_pp0_iter21_reg <= add_ln213_reg_2143_pp0_iter20_reg;
        add_ln213_reg_2143_pp0_iter22_reg <= add_ln213_reg_2143_pp0_iter21_reg;
        add_ln213_reg_2143_pp0_iter23_reg <= add_ln213_reg_2143_pp0_iter22_reg;
        add_ln219_reg_2138_pp0_iter19_reg <= add_ln219_reg_2138;
        add_ln219_reg_2138_pp0_iter20_reg <= add_ln219_reg_2138_pp0_iter19_reg;
        add_ln219_reg_2138_pp0_iter21_reg <= add_ln219_reg_2138_pp0_iter20_reg;
        add_ln219_reg_2138_pp0_iter22_reg <= add_ln219_reg_2138_pp0_iter21_reg;
        add_ln219_reg_2138_pp0_iter23_reg <= add_ln219_reg_2138_pp0_iter22_reg;
        add_y_reg_2054_pp0_iter11_reg <= add_y_reg_2054;
        fry_reg_1907_pp0_iter10_reg <= fry_reg_1907_pp0_iter9_reg;
        fry_reg_1907_pp0_iter11_reg <= fry_reg_1907_pp0_iter10_reg;
        fry_reg_1907_pp0_iter12_reg <= fry_reg_1907_pp0_iter11_reg;
        fry_reg_1907_pp0_iter13_reg <= fry_reg_1907_pp0_iter12_reg;
        fry_reg_1907_pp0_iter14_reg <= fry_reg_1907_pp0_iter13_reg;
        fry_reg_1907_pp0_iter15_reg <= fry_reg_1907_pp0_iter14_reg;
        fry_reg_1907_pp0_iter16_reg <= fry_reg_1907_pp0_iter15_reg;
        fry_reg_1907_pp0_iter17_reg <= fry_reg_1907_pp0_iter16_reg;
        fry_reg_1907_pp0_iter18_reg <= fry_reg_1907_pp0_iter17_reg;
        fry_reg_1907_pp0_iter19_reg <= fry_reg_1907_pp0_iter18_reg;
        fry_reg_1907_pp0_iter20_reg <= fry_reg_1907_pp0_iter19_reg;
        fry_reg_1907_pp0_iter21_reg <= fry_reg_1907_pp0_iter20_reg;
        fry_reg_1907_pp0_iter22_reg <= fry_reg_1907_pp0_iter21_reg;
        fry_reg_1907_pp0_iter23_reg <= fry_reg_1907_pp0_iter22_reg;
        fry_reg_1907_pp0_iter24_reg <= fry_reg_1907_pp0_iter23_reg;
        fry_reg_1907_pp0_iter9_reg <= fry_reg_1907;
        icmp_ln115_reg_1829 <= icmp_ln115_fu_959_p2;
        icmp_ln115_reg_1829_pp0_iter10_reg <= icmp_ln115_reg_1829_pp0_iter9_reg;
        icmp_ln115_reg_1829_pp0_iter11_reg <= icmp_ln115_reg_1829_pp0_iter10_reg;
        icmp_ln115_reg_1829_pp0_iter12_reg <= icmp_ln115_reg_1829_pp0_iter11_reg;
        icmp_ln115_reg_1829_pp0_iter13_reg <= icmp_ln115_reg_1829_pp0_iter12_reg;
        icmp_ln115_reg_1829_pp0_iter14_reg <= icmp_ln115_reg_1829_pp0_iter13_reg;
        icmp_ln115_reg_1829_pp0_iter15_reg <= icmp_ln115_reg_1829_pp0_iter14_reg;
        icmp_ln115_reg_1829_pp0_iter16_reg <= icmp_ln115_reg_1829_pp0_iter15_reg;
        icmp_ln115_reg_1829_pp0_iter17_reg <= icmp_ln115_reg_1829_pp0_iter16_reg;
        icmp_ln115_reg_1829_pp0_iter18_reg <= icmp_ln115_reg_1829_pp0_iter17_reg;
        icmp_ln115_reg_1829_pp0_iter19_reg <= icmp_ln115_reg_1829_pp0_iter18_reg;
        icmp_ln115_reg_1829_pp0_iter1_reg <= icmp_ln115_reg_1829;
        icmp_ln115_reg_1829_pp0_iter20_reg <= icmp_ln115_reg_1829_pp0_iter19_reg;
        icmp_ln115_reg_1829_pp0_iter21_reg <= icmp_ln115_reg_1829_pp0_iter20_reg;
        icmp_ln115_reg_1829_pp0_iter22_reg <= icmp_ln115_reg_1829_pp0_iter21_reg;
        icmp_ln115_reg_1829_pp0_iter23_reg <= icmp_ln115_reg_1829_pp0_iter22_reg;
        icmp_ln115_reg_1829_pp0_iter24_reg <= icmp_ln115_reg_1829_pp0_iter23_reg;
        icmp_ln115_reg_1829_pp0_iter2_reg <= icmp_ln115_reg_1829_pp0_iter1_reg;
        icmp_ln115_reg_1829_pp0_iter3_reg <= icmp_ln115_reg_1829_pp0_iter2_reg;
        icmp_ln115_reg_1829_pp0_iter4_reg <= icmp_ln115_reg_1829_pp0_iter3_reg;
        icmp_ln115_reg_1829_pp0_iter5_reg <= icmp_ln115_reg_1829_pp0_iter4_reg;
        icmp_ln115_reg_1829_pp0_iter6_reg <= icmp_ln115_reg_1829_pp0_iter5_reg;
        icmp_ln115_reg_1829_pp0_iter7_reg <= icmp_ln115_reg_1829_pp0_iter6_reg;
        icmp_ln115_reg_1829_pp0_iter8_reg <= icmp_ln115_reg_1829_pp0_iter7_reg;
        icmp_ln115_reg_1829_pp0_iter9_reg <= icmp_ln115_reg_1829_pp0_iter8_reg;
        icmp_ln209_reg_1833_pp0_iter10_reg <= icmp_ln209_reg_1833_pp0_iter9_reg;
        icmp_ln209_reg_1833_pp0_iter11_reg <= icmp_ln209_reg_1833_pp0_iter10_reg;
        icmp_ln209_reg_1833_pp0_iter12_reg <= icmp_ln209_reg_1833_pp0_iter11_reg;
        icmp_ln209_reg_1833_pp0_iter13_reg <= icmp_ln209_reg_1833_pp0_iter12_reg;
        icmp_ln209_reg_1833_pp0_iter14_reg <= icmp_ln209_reg_1833_pp0_iter13_reg;
        icmp_ln209_reg_1833_pp0_iter15_reg <= icmp_ln209_reg_1833_pp0_iter14_reg;
        icmp_ln209_reg_1833_pp0_iter16_reg <= icmp_ln209_reg_1833_pp0_iter15_reg;
        icmp_ln209_reg_1833_pp0_iter17_reg <= icmp_ln209_reg_1833_pp0_iter16_reg;
        icmp_ln209_reg_1833_pp0_iter18_reg <= icmp_ln209_reg_1833_pp0_iter17_reg;
        icmp_ln209_reg_1833_pp0_iter19_reg <= icmp_ln209_reg_1833_pp0_iter18_reg;
        icmp_ln209_reg_1833_pp0_iter1_reg <= icmp_ln209_reg_1833;
        icmp_ln209_reg_1833_pp0_iter20_reg <= icmp_ln209_reg_1833_pp0_iter19_reg;
        icmp_ln209_reg_1833_pp0_iter21_reg <= icmp_ln209_reg_1833_pp0_iter20_reg;
        icmp_ln209_reg_1833_pp0_iter22_reg <= icmp_ln209_reg_1833_pp0_iter21_reg;
        icmp_ln209_reg_1833_pp0_iter23_reg <= icmp_ln209_reg_1833_pp0_iter22_reg;
        icmp_ln209_reg_1833_pp0_iter24_reg <= icmp_ln209_reg_1833_pp0_iter23_reg;
        icmp_ln209_reg_1833_pp0_iter2_reg <= icmp_ln209_reg_1833_pp0_iter1_reg;
        icmp_ln209_reg_1833_pp0_iter3_reg <= icmp_ln209_reg_1833_pp0_iter2_reg;
        icmp_ln209_reg_1833_pp0_iter4_reg <= icmp_ln209_reg_1833_pp0_iter3_reg;
        icmp_ln209_reg_1833_pp0_iter5_reg <= icmp_ln209_reg_1833_pp0_iter4_reg;
        icmp_ln209_reg_1833_pp0_iter6_reg <= icmp_ln209_reg_1833_pp0_iter5_reg;
        icmp_ln209_reg_1833_pp0_iter7_reg <= icmp_ln209_reg_1833_pp0_iter6_reg;
        icmp_ln209_reg_1833_pp0_iter8_reg <= icmp_ln209_reg_1833_pp0_iter7_reg;
        icmp_ln209_reg_1833_pp0_iter9_reg <= icmp_ln209_reg_1833_pp0_iter8_reg;
        ifr_reg_1899_pp0_iter10_reg <= ifr_reg_1899_pp0_iter9_reg;
        ifr_reg_1899_pp0_iter11_reg <= ifr_reg_1899_pp0_iter10_reg;
        ifr_reg_1899_pp0_iter12_reg <= ifr_reg_1899_pp0_iter11_reg;
        ifr_reg_1899_pp0_iter13_reg <= ifr_reg_1899_pp0_iter12_reg;
        ifr_reg_1899_pp0_iter14_reg <= ifr_reg_1899_pp0_iter13_reg;
        ifr_reg_1899_pp0_iter15_reg <= ifr_reg_1899_pp0_iter14_reg;
        ifr_reg_1899_pp0_iter16_reg <= ifr_reg_1899_pp0_iter15_reg;
        ifr_reg_1899_pp0_iter17_reg <= ifr_reg_1899_pp0_iter16_reg;
        ifr_reg_1899_pp0_iter18_reg <= ifr_reg_1899_pp0_iter17_reg;
        ifr_reg_1899_pp0_iter19_reg <= ifr_reg_1899_pp0_iter18_reg;
        ifr_reg_1899_pp0_iter20_reg <= ifr_reg_1899_pp0_iter19_reg;
        ifr_reg_1899_pp0_iter21_reg <= ifr_reg_1899_pp0_iter20_reg;
        ifr_reg_1899_pp0_iter22_reg <= ifr_reg_1899_pp0_iter21_reg;
        ifr_reg_1899_pp0_iter23_reg <= ifr_reg_1899_pp0_iter22_reg;
        ifr_reg_1899_pp0_iter24_reg <= ifr_reg_1899_pp0_iter23_reg;
        ifr_reg_1899_pp0_iter9_reg <= ifr_reg_1899;
        index_const_reg_1812 <= index_const_fu_933_p3;
        n_1_reg_1823 <= ap_sig_allocacmp_n_1;
        n_1_reg_1823_pp0_iter1_reg <= n_1_reg_1823;
        n_1_reg_1823_pp0_iter2_reg <= n_1_reg_1823_pp0_iter1_reg;
        n_1_reg_1823_pp0_iter3_reg <= n_1_reg_1823_pp0_iter2_reg;
        n_1_reg_1823_pp0_iter4_reg <= n_1_reg_1823_pp0_iter3_reg;
        n_1_reg_1823_pp0_iter5_reg <= n_1_reg_1823_pp0_iter4_reg;
        n_1_reg_1823_pp0_iter6_reg <= n_1_reg_1823_pp0_iter5_reg;
        n_1_reg_1823_pp0_iter7_reg <= n_1_reg_1823_pp0_iter6_reg;
        sub_y_reg_2049_pp0_iter11_reg <= sub_y_reg_2049;
        tmp_46_reg_2029_pp0_iter10_reg <= tmp_46_reg_2029;
        tmp_46_reg_2029_pp0_iter11_reg <= tmp_46_reg_2029_pp0_iter10_reg;
        tmp_46_reg_2029_pp0_iter12_reg <= tmp_46_reg_2029_pp0_iter11_reg;
        tmp_46_reg_2029_pp0_iter13_reg <= tmp_46_reg_2029_pp0_iter12_reg;
        tmp_46_reg_2029_pp0_iter14_reg <= tmp_46_reg_2029_pp0_iter13_reg;
        tmp_46_reg_2029_pp0_iter15_reg <= tmp_46_reg_2029_pp0_iter14_reg;
        tmp_46_reg_2029_pp0_iter16_reg <= tmp_46_reg_2029_pp0_iter15_reg;
        tmp_46_reg_2029_pp0_iter17_reg <= tmp_46_reg_2029_pp0_iter16_reg;
        tmp_46_reg_2029_pp0_iter18_reg <= tmp_46_reg_2029_pp0_iter17_reg;
        tmp_46_reg_2029_pp0_iter19_reg <= tmp_46_reg_2029_pp0_iter18_reg;
        tmp_46_reg_2029_pp0_iter20_reg <= tmp_46_reg_2029_pp0_iter19_reg;
        tmp_47_reg_2034_pp0_iter10_reg <= tmp_47_reg_2034;
        tmp_47_reg_2034_pp0_iter11_reg <= tmp_47_reg_2034_pp0_iter10_reg;
        tmp_47_reg_2034_pp0_iter12_reg <= tmp_47_reg_2034_pp0_iter11_reg;
        tmp_47_reg_2034_pp0_iter13_reg <= tmp_47_reg_2034_pp0_iter12_reg;
        tmp_47_reg_2034_pp0_iter14_reg <= tmp_47_reg_2034_pp0_iter13_reg;
        tmp_47_reg_2034_pp0_iter15_reg <= tmp_47_reg_2034_pp0_iter14_reg;
        tmp_47_reg_2034_pp0_iter16_reg <= tmp_47_reg_2034_pp0_iter15_reg;
        tmp_47_reg_2034_pp0_iter17_reg <= tmp_47_reg_2034_pp0_iter16_reg;
        tmp_47_reg_2034_pp0_iter18_reg <= tmp_47_reg_2034_pp0_iter17_reg;
        tmp_47_reg_2034_pp0_iter19_reg <= tmp_47_reg_2034_pp0_iter18_reg;
        tmp_47_reg_2034_pp0_iter20_reg <= tmp_47_reg_2034_pp0_iter19_reg;
        tmp_47_reg_2034_pp0_iter21_reg <= tmp_47_reg_2034_pp0_iter20_reg;
        tmp_50_reg_2170_pp0_iter22_reg <= tmp_50_reg_2170;
        tmp_50_reg_2170_pp0_iter23_reg <= tmp_50_reg_2170_pp0_iter22_reg;
        tmp_50_reg_2170_pp0_iter24_reg <= tmp_50_reg_2170_pp0_iter23_reg;
        trunc_ln101_1_reg_1802 <= {{select_ln99_1_fu_899_p3[10:1]}};
        trunc_ln101_reg_1797 <= trunc_ln101_fu_915_p1;
        trunc_ln103_reg_1807 <= trunc_ln103_fu_929_p1;
        trunc_ln9_reg_1818 <= {{m_fu_907_p3[10:1]}};
        val_reg_2107_pp0_iter16_reg <= val_reg_2107;
        val_reg_2107_pp0_iter17_reg <= val_reg_2107_pp0_iter16_reg;
        x_im_2_ph_reg_436_pp0_iter13_reg <= x_im_2_ph_reg_436;
        x_im_2_ph_reg_436_pp0_iter14_reg <= x_im_2_ph_reg_436_pp0_iter13_reg;
        x_im_2_ph_reg_436_pp0_iter15_reg <= x_im_2_ph_reg_436_pp0_iter14_reg;
        x_im_2_ph_reg_436_pp0_iter16_reg <= x_im_2_ph_reg_436_pp0_iter15_reg;
        x_im_2_ph_reg_436_pp0_iter17_reg <= x_im_2_ph_reg_436_pp0_iter16_reg;
        x_im_2_ph_reg_436_pp0_iter18_reg <= x_im_2_ph_reg_436_pp0_iter17_reg;
        x_im_2_ph_reg_436_pp0_iter19_reg <= x_im_2_ph_reg_436_pp0_iter18_reg;
        x_im_2_ph_reg_436_pp0_iter20_reg <= x_im_2_ph_reg_436_pp0_iter19_reg;
        x_im_2_ph_reg_436_pp0_iter21_reg <= x_im_2_ph_reg_436_pp0_iter20_reg;
        x_re_2_ph_reg_426_pp0_iter13_reg <= x_re_2_ph_reg_426;
        x_re_2_ph_reg_426_pp0_iter14_reg <= x_re_2_ph_reg_426_pp0_iter13_reg;
        x_re_2_ph_reg_426_pp0_iter15_reg <= x_re_2_ph_reg_426_pp0_iter14_reg;
        x_re_2_ph_reg_426_pp0_iter16_reg <= x_re_2_ph_reg_426_pp0_iter15_reg;
        x_re_2_ph_reg_426_pp0_iter17_reg <= x_re_2_ph_reg_426_pp0_iter16_reg;
        x_re_2_ph_reg_426_pp0_iter18_reg <= x_re_2_ph_reg_426_pp0_iter17_reg;
        x_re_2_ph_reg_426_pp0_iter19_reg <= x_re_2_ph_reg_426_pp0_iter18_reg;
        x_re_2_ph_reg_426_pp0_iter20_reg <= x_re_2_ph_reg_426_pp0_iter19_reg;
        x_re_2_ph_reg_426_pp0_iter21_reg <= x_re_2_ph_reg_426_pp0_iter20_reg;
        zext_ln133_reg_1915_pp0_iter10_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter9_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter11_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter10_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter12_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter11_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter13_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter12_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter14_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter13_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter15_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter14_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter16_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter15_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter17_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter16_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter18_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter17_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter19_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter18_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter20_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter19_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter21_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter20_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter22_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter21_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter23_reg[9 : 0] <= zext_ln133_reg_1915_pp0_iter22_reg[9 : 0];
        zext_ln133_reg_1915_pp0_iter9_reg[9 : 0] <= zext_ln133_reg_1915[9 : 0];
        zext_ln134_reg_1938_pp0_iter10_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter9_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter11_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter10_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter12_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter11_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter13_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter12_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter14_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter13_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter15_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter14_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter16_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter15_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter17_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter16_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter18_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter17_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter19_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter18_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter20_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter19_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter21_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter20_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter22_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter21_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter23_reg[9 : 0] <= zext_ln134_reg_1938_pp0_iter22_reg[9 : 0];
        zext_ln134_reg_1938_pp0_iter9_reg[9 : 0] <= zext_ln134_reg_1938[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter17_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln219_reg_2138 <= add_ln219_fu_1560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter18_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln223_reg_2148 <= add_ln223_fu_1610_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln223_reg_2148_pp0_iter19_reg <= add_ln223_reg_2148;
        add_ln223_reg_2148_pp0_iter20_reg <= add_ln223_reg_2148_pp0_iter19_reg;
        add_ln223_reg_2148_pp0_iter21_reg <= add_ln223_reg_2148_pp0_iter20_reg;
        add_ln223_reg_2148_pp0_iter22_reg <= add_ln223_reg_2148_pp0_iter21_reg;
        add_ln223_reg_2148_pp0_iter23_reg <= add_ln223_reg_2148_pp0_iter22_reg;
        conv1_reg_1980_pp0_iter10_reg <= conv1_reg_1980_pp0_iter9_reg;
        conv1_reg_1980_pp0_iter11_reg <= conv1_reg_1980_pp0_iter10_reg;
        conv1_reg_1980_pp0_iter9_reg <= conv1_reg_1980;
        conv_reg_2059_pp0_iter11_reg <= conv_reg_2059;
        fiy_reg_1954_pp0_iter10_reg <= fiy_reg_1954_pp0_iter9_reg;
        fiy_reg_1954_pp0_iter11_reg <= fiy_reg_1954_pp0_iter10_reg;
        fiy_reg_1954_pp0_iter12_reg <= fiy_reg_1954_pp0_iter11_reg;
        fiy_reg_1954_pp0_iter13_reg <= fiy_reg_1954_pp0_iter12_reg;
        fiy_reg_1954_pp0_iter14_reg <= fiy_reg_1954_pp0_iter13_reg;
        fiy_reg_1954_pp0_iter15_reg <= fiy_reg_1954_pp0_iter14_reg;
        fiy_reg_1954_pp0_iter16_reg <= fiy_reg_1954_pp0_iter15_reg;
        fiy_reg_1954_pp0_iter17_reg <= fiy_reg_1954_pp0_iter16_reg;
        fiy_reg_1954_pp0_iter18_reg <= fiy_reg_1954_pp0_iter17_reg;
        fiy_reg_1954_pp0_iter19_reg <= fiy_reg_1954_pp0_iter18_reg;
        fiy_reg_1954_pp0_iter20_reg <= fiy_reg_1954_pp0_iter19_reg;
        fiy_reg_1954_pp0_iter21_reg <= fiy_reg_1954_pp0_iter20_reg;
        fiy_reg_1954_pp0_iter22_reg <= fiy_reg_1954_pp0_iter21_reg;
        fiy_reg_1954_pp0_iter23_reg <= fiy_reg_1954_pp0_iter22_reg;
        fiy_reg_1954_pp0_iter24_reg <= fiy_reg_1954_pp0_iter23_reg;
        fiy_reg_1954_pp0_iter9_reg <= fiy_reg_1954;
        gm_im_3_reg_1888_pp0_iter10_reg <= gm_im_3_reg_1888_pp0_iter9_reg;
        gm_im_3_reg_1888_pp0_iter11_reg <= gm_im_3_reg_1888_pp0_iter10_reg;
        gm_im_3_reg_1888_pp0_iter12_reg <= gm_im_3_reg_1888_pp0_iter11_reg;
        gm_im_3_reg_1888_pp0_iter13_reg <= gm_im_3_reg_1888_pp0_iter12_reg;
        gm_im_3_reg_1888_pp0_iter14_reg <= gm_im_3_reg_1888_pp0_iter13_reg;
        gm_im_3_reg_1888_pp0_iter8_reg <= gm_im_3_reg_1888;
        gm_im_3_reg_1888_pp0_iter9_reg <= gm_im_3_reg_1888_pp0_iter8_reg;
        ifi_reg_1949_pp0_iter10_reg <= ifi_reg_1949_pp0_iter9_reg;
        ifi_reg_1949_pp0_iter11_reg <= ifi_reg_1949_pp0_iter10_reg;
        ifi_reg_1949_pp0_iter12_reg <= ifi_reg_1949_pp0_iter11_reg;
        ifi_reg_1949_pp0_iter13_reg <= ifi_reg_1949_pp0_iter12_reg;
        ifi_reg_1949_pp0_iter14_reg <= ifi_reg_1949_pp0_iter13_reg;
        ifi_reg_1949_pp0_iter15_reg <= ifi_reg_1949_pp0_iter14_reg;
        ifi_reg_1949_pp0_iter16_reg <= ifi_reg_1949_pp0_iter15_reg;
        ifi_reg_1949_pp0_iter17_reg <= ifi_reg_1949_pp0_iter16_reg;
        ifi_reg_1949_pp0_iter18_reg <= ifi_reg_1949_pp0_iter17_reg;
        ifi_reg_1949_pp0_iter19_reg <= ifi_reg_1949_pp0_iter18_reg;
        ifi_reg_1949_pp0_iter20_reg <= ifi_reg_1949_pp0_iter19_reg;
        ifi_reg_1949_pp0_iter21_reg <= ifi_reg_1949_pp0_iter20_reg;
        ifi_reg_1949_pp0_iter22_reg <= ifi_reg_1949_pp0_iter21_reg;
        ifi_reg_1949_pp0_iter23_reg <= ifi_reg_1949_pp0_iter22_reg;
        ifi_reg_1949_pp0_iter24_reg <= ifi_reg_1949_pp0_iter23_reg;
        ifi_reg_1949_pp0_iter9_reg <= ifi_reg_1949;
        mul1_reg_2097_pp0_iter15_reg <= mul1_reg_2097;
        mul1_reg_2097_pp0_iter16_reg <= mul1_reg_2097_pp0_iter15_reg;
        mul1_reg_2097_pp0_iter17_reg <= mul1_reg_2097_pp0_iter16_reg;
        mul2_reg_2102_pp0_iter15_reg <= mul2_reg_2102;
        mul2_reg_2102_pp0_iter16_reg <= mul2_reg_2102_pp0_iter15_reg;
        mul2_reg_2102_pp0_iter17_reg <= mul2_reg_2102_pp0_iter16_reg;
        tmp_51_reg_2182_pp0_iter22_reg <= tmp_51_reg_2182;
        tmp_51_reg_2182_pp0_iter23_reg <= tmp_51_reg_2182_pp0_iter22_reg;
        tmp_51_reg_2182_pp0_iter24_reg <= tmp_51_reg_2182_pp0_iter23_reg;
        v_reg_1970_pp0_iter10_reg <= v_reg_1970_pp0_iter9_reg;
        v_reg_1970_pp0_iter11_reg <= v_reg_1970_pp0_iter10_reg;
        v_reg_1970_pp0_iter12_reg <= v_reg_1970_pp0_iter11_reg;
        v_reg_1970_pp0_iter13_reg <= v_reg_1970_pp0_iter12_reg;
        v_reg_1970_pp0_iter14_reg <= v_reg_1970_pp0_iter13_reg;
        v_reg_1970_pp0_iter15_reg <= v_reg_1970_pp0_iter14_reg;
        v_reg_1970_pp0_iter16_reg <= v_reg_1970_pp0_iter15_reg;
        v_reg_1970_pp0_iter17_reg <= v_reg_1970_pp0_iter16_reg;
        v_reg_1970_pp0_iter9_reg <= v_reg_1970;
        x_im_reg_1992_pp0_iter10_reg <= x_im_reg_1992_pp0_iter9_reg;
        x_im_reg_1992_pp0_iter11_reg <= x_im_reg_1992_pp0_iter10_reg;
        x_im_reg_1992_pp0_iter12_reg <= x_im_reg_1992_pp0_iter11_reg;
        x_im_reg_1992_pp0_iter13_reg <= x_im_reg_1992_pp0_iter12_reg;
        x_im_reg_1992_pp0_iter14_reg <= x_im_reg_1992_pp0_iter13_reg;
        x_im_reg_1992_pp0_iter15_reg <= x_im_reg_1992_pp0_iter14_reg;
        x_im_reg_1992_pp0_iter16_reg <= x_im_reg_1992_pp0_iter15_reg;
        x_im_reg_1992_pp0_iter17_reg <= x_im_reg_1992_pp0_iter16_reg;
        x_im_reg_1992_pp0_iter18_reg <= x_im_reg_1992_pp0_iter17_reg;
        x_im_reg_1992_pp0_iter19_reg <= x_im_reg_1992_pp0_iter18_reg;
        x_im_reg_1992_pp0_iter20_reg <= x_im_reg_1992_pp0_iter19_reg;
        x_im_reg_1992_pp0_iter9_reg <= x_im_reg_1992;
        x_re_reg_1985_pp0_iter10_reg <= x_re_reg_1985_pp0_iter9_reg;
        x_re_reg_1985_pp0_iter11_reg <= x_re_reg_1985_pp0_iter10_reg;
        x_re_reg_1985_pp0_iter12_reg <= x_re_reg_1985_pp0_iter11_reg;
        x_re_reg_1985_pp0_iter13_reg <= x_re_reg_1985_pp0_iter12_reg;
        x_re_reg_1985_pp0_iter14_reg <= x_re_reg_1985_pp0_iter13_reg;
        x_re_reg_1985_pp0_iter15_reg <= x_re_reg_1985_pp0_iter14_reg;
        x_re_reg_1985_pp0_iter16_reg <= x_re_reg_1985_pp0_iter15_reg;
        x_re_reg_1985_pp0_iter17_reg <= x_re_reg_1985_pp0_iter16_reg;
        x_re_reg_1985_pp0_iter18_reg <= x_re_reg_1985_pp0_iter17_reg;
        x_re_reg_1985_pp0_iter19_reg <= x_re_reg_1985_pp0_iter18_reg;
        x_re_reg_1985_pp0_iter20_reg <= x_re_reg_1985_pp0_iter19_reg;
        x_re_reg_1985_pp0_iter9_reg <= x_re_reg_1985;
        zext_ln168_reg_1959_pp0_iter10_reg[15 : 0] <= zext_ln168_reg_1959_pp0_iter9_reg[15 : 0];
        zext_ln168_reg_1959_pp0_iter11_reg[15 : 0] <= zext_ln168_reg_1959_pp0_iter10_reg[15 : 0];
        zext_ln168_reg_1959_pp0_iter12_reg[15 : 0] <= zext_ln168_reg_1959_pp0_iter11_reg[15 : 0];
        zext_ln168_reg_1959_pp0_iter13_reg[15 : 0] <= zext_ln168_reg_1959_pp0_iter12_reg[15 : 0];
        zext_ln168_reg_1959_pp0_iter14_reg[15 : 0] <= zext_ln168_reg_1959_pp0_iter13_reg[15 : 0];
        zext_ln168_reg_1959_pp0_iter15_reg[15 : 0] <= zext_ln168_reg_1959_pp0_iter14_reg[15 : 0];
        zext_ln168_reg_1959_pp0_iter16_reg[15 : 0] <= zext_ln168_reg_1959_pp0_iter15_reg[15 : 0];
        zext_ln168_reg_1959_pp0_iter17_reg[15 : 0] <= zext_ln168_reg_1959_pp0_iter16_reg[15 : 0];
        zext_ln168_reg_1959_pp0_iter9_reg[15 : 0] <= zext_ln168_reg_1959[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_y_reg_2054 <= grp_d_add_fu_466_ap_return;
        sub_y_reg_2049 <= grp_d_add_fu_469_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter10_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter9_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter10_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter9_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter10_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter9_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter10_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter9_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter11_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter10_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter11_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter10_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter11_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter10_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter11_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter10_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter1_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter0_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter1_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter0_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter1_w_2_reg_416 <= ap_phi_reg_pp0_iter0_w_2_reg_416;
        ap_phi_reg_pp0_iter1_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter0_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter1_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter0_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter2_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter1_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter2_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter1_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter2_w_2_reg_416 <= ap_phi_reg_pp0_iter1_w_2_reg_416;
        ap_phi_reg_pp0_iter2_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter1_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter2_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter1_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter3_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter2_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter3_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter2_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter3_w_2_reg_416 <= ap_phi_reg_pp0_iter2_w_2_reg_416;
        ap_phi_reg_pp0_iter3_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter2_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter3_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter2_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter4_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter3_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter4_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter3_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter4_w_2_reg_416 <= ap_phi_reg_pp0_iter3_w_2_reg_416;
        ap_phi_reg_pp0_iter4_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter3_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter4_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter3_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter5_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter4_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter5_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter4_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter5_w_2_reg_416 <= ap_phi_reg_pp0_iter4_w_2_reg_416;
        ap_phi_reg_pp0_iter5_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter4_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter5_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter4_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter6_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter5_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter6_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter5_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter6_w_2_reg_416 <= ap_phi_reg_pp0_iter5_w_2_reg_416;
        ap_phi_reg_pp0_iter6_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter5_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter6_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter5_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter7_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter6_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter7_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter6_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter7_w_2_reg_416 <= ap_phi_reg_pp0_iter6_w_2_reg_416;
        ap_phi_reg_pp0_iter7_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter6_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter7_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter6_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_phi_reg_pp0_iter8_tmp_im_2_ph_reg_456 <= ap_phi_reg_pp0_iter7_tmp_im_2_ph_reg_456;
        ap_phi_reg_pp0_iter8_tmp_re_2_ph_reg_446 <= ap_phi_reg_pp0_iter7_tmp_re_2_ph_reg_446;
        ap_phi_reg_pp0_iter8_w_2_reg_416 <= ap_phi_reg_pp0_iter7_w_2_reg_416;
        ap_phi_reg_pp0_iter8_x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter7_x_im_2_ph_reg_436;
        ap_phi_reg_pp0_iter8_x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter7_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_reg_1980 <= grp_fu_842_p1;
        zext_ln168_reg_1959[15 : 0] <= zext_ln168_fu_1158_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv_reg_2059 <= grp_fu_845_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        converter_reg_1867 <= gm_im_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        fiy_reg_1954 <= fiy_fu_1149_p2;
        ifi_reg_1949 <= ifi_fu_1144_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fry_reg_1907 <= fry_fu_1121_p2;
        ifr_reg_1899 <= ifr_fu_1112_p2;
        zext_ln133_reg_1915[9 : 0] <= zext_ln133_fu_1125_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        gm_im_3_reg_1888 <= gm_im_3_fu_1075_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gm_re_reg_1877 <= gm_re_tab_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_fu_959_p2 == 1'd0) & (mode_read_read_fu_172_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln209_reg_1833 <= icmp_ln209_fu_977_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter14_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul1_reg_2097 <= grp_d_mul_fu_765_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter14_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul2_reg_2102 <= grp_d_mul_fu_763_ap_return;
        sub_x_reg_2092 <= grp_d_add_fu_468_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter17_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul3_reg_2122 <= grp_d_mul_fu_764_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter14_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        p_Result_7_reg_2087 <= p_Result_7_fu_1351_p1;
        xs_exp_V_reg_2081 <= {{data_V_fu_1337_p1[62:52]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter17_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp2_reg_2133 <= tmp2_fu_1529_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_46_reg_2029 <= inplace_buf_q0;
        tmp_47_reg_2034 <= inplace_buf_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter20_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_50_reg_2170 <= tmp_50_fu_1620_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter21_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_51_reg_2182 <= tmp_51_fu_1627_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_5_reg_2197 <= grp_d_add_fu_470_ap_return;
        tmp_6_reg_2202 <= grp_d_add_fu_471_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter20_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        tmp_im1_reg_2159 <= grp_d_add_fu_467_ap_return;
        tmp_re1_reg_2153 <= grp_d_add_fu_471_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        v_reg_1970 <= v_fu_1171_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter14_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        val_reg_2107 <= val_fu_1444_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_im_2_ph_reg_436 <= ap_phi_reg_pp0_iter12_x_im_2_ph_reg_436;
        x_re_2_ph_reg_426 <= ap_phi_reg_pp0_iter12_x_re_2_ph_reg_426;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        x_im_reg_1992 <= x_im_fu_1216_p1;
        x_re_reg_1985 <= x_re_fu_1212_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        zext_ln127_reg_1852[9 : 0] <= zext_ln127_fu_1004_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_1829_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        zext_ln134_reg_1938[9 : 0] <= zext_ln134_fu_1139_p1[9 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        GMb_ce0 = 1'b1;
    end else begin
        GMb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone) & ((icmp_ln115_reg_1829 == 1'd1) | ((icmp_ln209_reg_1833 == 1'd1) & (mode == 1'd1))))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & ((icmp_ln115_reg_1829_pp0_iter24_reg == 1'd1) | ((icmp_ln209_reg_1833_pp0_iter24_reg == 1'd1) & (mode == 1'd1))))) begin
        ap_condition_exit_pp0_iter25_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter25_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter25_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter25_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter24_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter23_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter22_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter21_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter20_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter19_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter18_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter17_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter16_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter15_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter14_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter13_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter12_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter8_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to24 = 1'b1;
    end else begin
        ap_idle_pp0_0to24 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to25 = 1'b1;
    end else begin
        ap_idle_pp0_1to25 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_n_1 = 10'd0;
    end else begin
        ap_sig_allocacmp_n_1 = n_fu_162;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        gm_im_tab_address0 = zext_ln127_reg_1852;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        gm_im_tab_address0 = zext_ln123_fu_993_p1;
    end else begin
        gm_im_tab_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        gm_im_tab_ce0 = 1'b1;
    end else begin
        gm_im_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        gm_re_tab_ce0 = 1'b1;
    end else begin
        gm_re_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op228_call_state19 == 1'b1))) begin
        grp_d_add_fu_466_a = x_im_reg_1992;
    end else if (((ap_predicate_op150_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_d_add_fu_466_a = gm_re_reg_1877;
    end else begin
        grp_d_add_fu_466_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp170)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp150)))) begin
        grp_d_add_fu_466_ap_ce = 1'b1;
    end else begin
        grp_d_add_fu_466_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op228_call_state19 == 1'b1))) begin
        grp_d_add_fu_466_b = bitcast_ln321_1_fu_1299_p1;
    end else if (((ap_predicate_op150_call_state16 == 1'b1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_d_add_fu_466_b = gm_im_3_fu_1075_p3;
    end else begin
        grp_d_add_fu_466_b = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op369_call_state44 == 1'b1))) begin
        grp_d_add_fu_467_a = x_im_2_ph_reg_436_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op342_call_state37 == 1'b1))) begin
        grp_d_add_fu_467_a = mul2_reg_2102_pp0_iter17_reg;
    end else begin
        grp_d_add_fu_467_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp342)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp351)))) begin
        grp_d_add_fu_467_ap_ce = 1'b1;
    end else begin
        grp_d_add_fu_467_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op369_call_state44 == 1'b1))) begin
        grp_d_add_fu_467_b = tmp_im1_reg_2159;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op342_call_state37 == 1'b1))) begin
        grp_d_add_fu_467_b = mul3_reg_2122;
    end else begin
        grp_d_add_fu_467_b = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op366_call_state44 == 1'b1))) begin
        grp_d_add_fu_468_a = x_im_reg_1992_pp0_iter20_reg;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op259_call_state25 == 1'b1))) begin
        grp_d_add_fu_468_a = ap_phi_reg_pp0_iter12_tmp_re_2_ph_reg_446;
    end else begin
        grp_d_add_fu_468_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp259)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp263)))) begin
        grp_d_add_fu_468_ap_ce = 1'b1;
    end else begin
        grp_d_add_fu_468_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op366_call_state44 == 1'b1))) begin
        grp_d_add_fu_468_b = tmp_im_2_fu_1623_p1;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op259_call_state25 == 1'b1))) begin
        grp_d_add_fu_468_b = bitcast_ln321_3_fu_1332_p1;
    end else begin
        grp_d_add_fu_468_b = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op223_call_state19 == 1'b1))) begin
        grp_d_add_fu_469_a = x_re_reg_1985;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op149_call_state16 == 1'b1))) begin
        grp_d_add_fu_469_a = gm_re_reg_1877;
    end else begin
        grp_d_add_fu_469_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp169)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp149)))) begin
        grp_d_add_fu_469_ap_ce = 1'b1;
    end else begin
        grp_d_add_fu_469_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op223_call_state19 == 1'b1))) begin
        grp_d_add_fu_469_b = bitcast_ln321_fu_1270_p1;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1) & (ap_predicate_op149_call_state16 == 1'b1))) begin
        grp_d_add_fu_469_b = bitcast_ln321_2_fu_1107_p1;
    end else begin
        grp_d_add_fu_469_b = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_2936)) begin
            grp_d_add_fu_470_a = x_re_2_ph_reg_426_pp0_iter21_reg;
        end else if ((1'b1 == ap_condition_2932)) begin
            grp_d_add_fu_470_a = x_re_2_ph_reg_426_pp0_iter20_reg;
        end else if ((1'b1 == ap_condition_2928)) begin
            grp_d_add_fu_470_a = x_re_reg_1985_pp0_iter20_reg;
        end else begin
            grp_d_add_fu_470_a = 'bx;
        end
    end else begin
        grp_d_add_fu_470_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp361)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp365)))) begin
        grp_d_add_fu_470_ap_ce = 1'b1;
    end else begin
        grp_d_add_fu_470_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter21 == 1'b1)) begin
        if ((1'b1 == ap_condition_2936)) begin
            grp_d_add_fu_470_b = bitcast_ln321_4_fu_1652_p1;
        end else if ((1'b1 == ap_condition_2932)) begin
            grp_d_add_fu_470_b = tmp_re1_reg_2153;
        end else if ((1'b1 == ap_condition_2928)) begin
            grp_d_add_fu_470_b = tmp_re_2_fu_1616_p1;
        end else begin
            grp_d_add_fu_470_b = 'bx;
        end
    end else begin
        grp_d_add_fu_470_b = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op379_call_state44 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_d_add_fu_471_a = x_im_2_ph_reg_436_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op341_call_state37 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_d_add_fu_471_a = mul1_reg_2097_pp0_iter17_reg;
    end else begin
        grp_d_add_fu_471_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp341)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp350)))) begin
        grp_d_add_fu_471_ap_ce = 1'b1;
    end else begin
        grp_d_add_fu_471_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op379_call_state44 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_d_add_fu_471_b = bitcast_ln321_5_fu_1681_p1;
    end else if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op341_call_state37 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_d_add_fu_471_b = mul3_reg_2122;
    end else begin
        grp_d_add_fu_471_b = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1956)) begin
        if ((ap_predicate_op261_call_state25 == 1'b1)) begin
            grp_d_mul_fu_763_a = ap_phi_reg_pp0_iter12_tmp_im_2_ph_reg_456;
        end else if ((ap_predicate_op249_call_state25 == 1'b1)) begin
            grp_d_mul_fu_763_a = conv_reg_2059_pp0_iter11_reg;
        end else begin
            grp_d_mul_fu_763_a = 'bx;
        end
    end else begin
        grp_d_mul_fu_763_a = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp249)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp262)))) begin
        grp_d_mul_fu_763_ap_ce = 1'b1;
    end else begin
        grp_d_mul_fu_763_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1956)) begin
        if ((ap_predicate_op261_call_state25 == 1'b1)) begin
            grp_d_mul_fu_763_b = add_y_reg_2054_pp0_iter11_reg;
        end else if ((ap_predicate_op249_call_state25 == 1'b1)) begin
            grp_d_mul_fu_763_b = conv1_reg_1980_pp0_iter11_reg;
        end else begin
            grp_d_mul_fu_763_b = 'bx;
        end
    end else begin
        grp_d_mul_fu_763_b = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp303)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp305)))) begin
        grp_d_mul_fu_764_ap_ce = 1'b1;
    end else begin
        grp_d_mul_fu_764_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp260)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp264)))) begin
        grp_d_mul_fu_765_ap_ce = 1'b1;
    end else begin
        grp_d_mul_fu_765_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter17_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter17_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_u_add_fu_716_a = zext_ln168_reg_1959_pp0_iter17_reg;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_u_add_fu_716_a = zext_ln168_fu_1158_p1;
    end else begin
        grp_u_add_fu_716_a = 'bx;
    end
end

always @ (*) begin
    if ((mode == 1'd0)) begin
        if ((1'b1 == ap_condition_2955)) begin
            grp_u_add_fu_716_b = sext_ln185_fu_1535_p1;
        end else if ((1'b1 == ap_condition_2950)) begin
            grp_u_add_fu_716_b = zext_ln157_2_fu_1459_p1;
        end else if ((1'b1 == ap_condition_2944)) begin
            grp_u_add_fu_716_b = sext_ln163_fu_1185_p1;
        end else begin
            grp_u_add_fu_716_b = 'bx;
        end
    end else begin
        grp_u_add_fu_716_b = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (mode == 1'd0))) begin
        if ((1'b1 == ap_condition_2965)) begin
            grp_u_add_fu_717_a = zext_ln168_reg_1959_pp0_iter17_reg;
        end else if ((1'b1 == ap_condition_2960)) begin
            grp_u_add_fu_717_a = val_reg_2107_pp0_iter17_reg;
        end else begin
            grp_u_add_fu_717_a = 'bx;
        end
    end else begin
        grp_u_add_fu_717_a = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (mode == 1'd0))) begin
        if ((1'b1 == ap_condition_2965)) begin
            grp_u_add_fu_717_b = sext_ln221_fu_1585_p1;
        end else if ((1'b1 == ap_condition_2960)) begin
            grp_u_add_fu_717_b = zext_ln185_fu_1489_p1;
        end else begin
            grp_u_add_fu_717_b = 'bx;
        end
    end else begin
        grp_u_add_fu_717_b = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        iGMb_ce0 = 1'b1;
    end else begin
        iGMb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if ((1'b1 == ap_condition_2992)) begin
            inplace_buf_address0 = zext_ln137_fu_1229_p1;
        end else if ((1'b1 == ap_condition_2987)) begin
            inplace_buf_address0 = zext_ln150_fu_1220_p1;
        end else if ((1'b1 == ap_condition_2982)) begin
            inplace_buf_address0 = zext_ln134_fu_1139_p1;
        end else if ((1'b1 == ap_condition_2977)) begin
            inplace_buf_address0 = zext_ln157_fu_1134_p1;
        end else if ((1'b1 == ap_condition_2971)) begin
            inplace_buf_address0 = zext_ln169_fu_1129_p1;
        end else begin
            inplace_buf_address0 = 'bx;
        end
    end else begin
        inplace_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter8 == 1'b1)) begin
        if ((1'b1 == ap_condition_2992)) begin
            inplace_buf_address1 = zext_ln138_fu_1233_p1;
        end else if ((1'b1 == ap_condition_2987)) begin
            inplace_buf_address1 = zext_ln151_fu_1224_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            inplace_buf_address1 = zext_ln133_fu_1125_p1;
        end else begin
            inplace_buf_address1 = 'bx;
        end
    end else begin
        inplace_buf_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter7_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter7_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inplace_buf_ce0 = 1'b1;
    end else begin
        inplace_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inplace_buf_ce1 = 1'b1;
    end else begin
        inplace_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (mode == 1'd1))) begin
        if ((1'b1 == ap_condition_3015)) begin
            stage0_address0 = zext_ln197_fu_1750_p1;
        end else if ((1'b1 == ap_condition_3010)) begin
            stage0_address0 = zext_ln207_fu_1742_p1;
        end else if ((1'b1 == ap_condition_3005)) begin
            stage0_address0 = zext_ln196_fu_1738_p1;
        end else if ((1'b1 == ap_condition_3000)) begin
            stage0_address0 = zext_ln206_fu_1730_p1;
        end else begin
            stage0_address0 = 'bx;
        end
    end else begin
        stage0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0)) begin
        if ((1'b1 == ap_condition_3053)) begin
            stage0_address1 = stage0_addr_6_gep_fu_381_p3;
        end else if ((1'b1 == ap_condition_3049)) begin
            stage0_address1 = zext_ln134_reg_1938_pp0_iter23_reg;
        end else if ((1'b1 == ap_condition_3045)) begin
            stage0_address1 = zext_ln213_fu_1712_p1;
        end else if ((1'b1 == ap_condition_3040)) begin
            stage0_address1 = zext_ln223_fu_1704_p1;
        end else if ((1'b1 == ap_condition_3035)) begin
            stage0_address1 = stage0_addr_5_gep_fu_353_p3;
        end else if ((1'b1 == ap_condition_3031)) begin
            stage0_address1 = stage0_addr_gep_fu_346_p3;
        end else if ((1'b1 == ap_condition_3027)) begin
            stage0_address1 = stage0_addr_10_gep_fu_339_p3;
        end else if ((1'b1 == ap_condition_3021)) begin
            stage0_address1 = zext_ln133_reg_1915_pp0_iter23_reg;
        end else begin
            stage0_address1 = 'bx;
        end
    end else begin
        stage0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter25 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_ce0 = 1'b1;
    end else begin
        stage0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_ce1 = 1'b1;
    end else begin
        stage0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (mode == 1'd1))) begin
        if ((1'b1 == ap_condition_3015)) begin
            stage0_d0 = tmp_51_reg_2182_pp0_iter24_reg;
        end else if ((1'b1 == ap_condition_3010)) begin
            stage0_d0 = bitcast_ln207_fu_1746_p1;
        end else if ((1'b1 == ap_condition_3005)) begin
            stage0_d0 = tmp_50_reg_2170_pp0_iter24_reg;
        end else if ((1'b1 == ap_condition_3000)) begin
            stage0_d0 = bitcast_ln206_fu_1734_p1;
        end else begin
            stage0_d0 = 'bx;
        end
    end else begin
        stage0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0)) begin
        if ((1'b1 == ap_condition_3053)) begin
            stage0_d1 = bitcast_ln204_fu_1725_p1;
        end else if ((1'b1 == ap_condition_3049)) begin
            stage0_d1 = bitcast_ln141_fu_1720_p1;
        end else if ((1'b1 == ap_condition_3045)) begin
            stage0_d1 = zext_ln213_1_fu_1716_p1;
        end else if ((1'b1 == ap_condition_3040)) begin
            stage0_d1 = zext_ln223_1_fu_1708_p1;
        end else if ((1'b1 == ap_condition_3035)) begin
            stage0_d1 = bitcast_ln203_fu_1699_p1;
        end else if ((1'b1 == ap_condition_3031)) begin
            stage0_d1 = bitcast_ln140_fu_1694_p1;
        end else if ((1'b1 == ap_condition_3027)) begin
            stage0_d1 = zext_ln219_fu_1690_p1;
        end else if ((1'b1 == ap_condition_3021)) begin
            stage0_d1 = zext_ln161_fu_1686_p1;
        end else begin
            stage0_d1 = 'bx;
        end
    end else begin
        stage0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter25 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter25 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_we0 = 8'd255;
    end else begin
        stage0_we0 = 8'd0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_we1 = 8'd255;
    end else if ((((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter24 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter23 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        stage0_we1 = 8'd3;
    end else begin
        stage0_we1 = 8'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to24 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter25_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to25 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign GMb_address0 = zext_ln127_fu_1004_p1;

assign add_ln123_fu_988_p2 = ($signed(grp_fu_971_p2) + $signed(trunc_ln9_reg_1818));

assign add_ln127_fu_999_p2 = ($signed(grp_fu_971_p2) + $signed(trunc_ln103_reg_1807));

assign add_ln161_fu_1483_p2 = (select_ln161_fu_1475_p3 + trunc_ln159_fu_1463_p1);

assign add_ln213_fu_1574_p2 = (select_ln213_fu_1566_p3 + trunc_ln_fu_1493_p4);

assign add_ln219_fu_1560_p2 = (select_ln219_fu_1552_p3 + trunc_ln217_fu_1540_p1);

assign add_ln223_fu_1610_p2 = (select_ln223_fu_1602_p3 + trunc_ln222_fu_1598_p1);

assign add_ln515_fu_1371_p2 = ($signed(zext_ln515_fu_1368_p1) + $signed(12'd3073));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

always @ (*) begin
    ap_block_pp0 = (((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone)) | ((ap_ST_fsm_pp0_stage1 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage1_subdone)));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp169 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp170 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp249 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp259 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp260 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp303 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp341 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp342 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp361 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp149 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp150 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp262 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp263 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp264 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp305 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp350 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp351 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp365 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter24_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter24_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter24_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter24_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter24_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter24_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter24_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter24_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter24_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter24_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter24_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter24_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter24_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter24_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter24_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter24_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter25_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter25_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter25_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter25_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter25_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter25_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter25_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter25_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call19 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1871 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_1956 = ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2928 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op361_call_state43 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2932 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op363_call_state43 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2936 = ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_op374_call_state44 == 1'b1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2944 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2950 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter17_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2955 = ((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln115_reg_1829_pp0_iter17_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2960 = ((icmp_ln115_reg_1829_pp0_iter17_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2965 = ((icmp_ln115_reg_1829_pp0_iter18_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2971 = ((icmp_ln115_reg_1829_pp0_iter7_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2977 = ((icmp_ln115_reg_1829_pp0_iter7_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2982 = ((icmp_ln115_reg_1829_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_2987 = ((icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2992 = ((icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_2995 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((icmp_ln115_fu_959_p2 == 1'd0) & (mode_read_read_fu_172_p2 == 1'd0)) | ((icmp_ln209_fu_977_p2 == 1'd0) & (icmp_ln115_fu_959_p2 == 1'd0))));
end

always @ (*) begin
    ap_condition_3000 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3005 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3010 = ((ap_enable_reg_pp0_iter25 == 1'b1) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3015 = ((ap_enable_reg_pp0_iter25 == 1'b1) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3021 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3027 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3031 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3035 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage1));
end

always @ (*) begin
    ap_condition_3040 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3045 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3049 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (inverse == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_3053 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (inverse == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (mode == 1'd1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_647 = ((icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd0) & (mode == 1'd0));
end

always @ (*) begin
    ap_condition_651 = ((icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd1) & (mode == 1'd0));
end

always @ (*) begin
    ap_condition_801 = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001));
end

always @ (*) begin
    ap_condition_804 = ((icmp_ln115_reg_1829_pp0_iter11_reg == 1'd0) & (inverse == 1'd1) & (mode == 1'd1));
end

always @ (*) begin
    ap_enable_operation_400 = (ap_predicate_op400_store_state48 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_403 = (ap_predicate_op403_store_state48 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_407 = (ap_predicate_op407_store_state48 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_412 = (ap_predicate_op412_store_state48 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_419 = (ap_predicate_op419_store_state49 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_424 = (ap_predicate_op424_store_state49 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_429 = (ap_predicate_op429_store_state49 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_433 = (ap_predicate_op433_store_state49 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_439 = (ap_predicate_op439_store_state50 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_442 = (ap_predicate_op442_store_state50 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_446 = (ap_predicate_op446_store_state51 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_450 = (ap_predicate_op450_store_state51 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state48_pp0_iter23_stage1 = ((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state49_pp0_iter24_stage0 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state50_pp0_iter24_stage1 = ((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_enable_state51_pp0_iter25_stage0 = ((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter0_tmp_im_2_ph_reg_456 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_re_2_ph_reg_446 = 'bx;

assign ap_phi_reg_pp0_iter0_w_2_reg_416 = 'bx;

assign ap_phi_reg_pp0_iter0_x_im_2_ph_reg_436 = 'bx;

assign ap_phi_reg_pp0_iter0_x_re_2_ph_reg_426 = 'bx;

always @ (*) begin
    ap_predicate_op149_call_state16 = ((icmp_ln115_reg_1829_pp0_iter7_reg == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op150_call_state16 = ((icmp_ln115_reg_1829_pp0_iter7_reg == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op223_call_state19 = ((icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd1) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op228_call_state19 = ((icmp_ln115_reg_1829_pp0_iter8_reg == 1'd0) & (inverse == 1'd1) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op249_call_state25 = ((icmp_ln115_reg_1829_pp0_iter11_reg == 1'd0) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op259_call_state25 = ((icmp_ln115_reg_1829_pp0_iter11_reg == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op260_call_state25 = ((icmp_ln115_reg_1829_pp0_iter11_reg == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op261_call_state25 = ((icmp_ln115_reg_1829_pp0_iter11_reg == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op303_call_state31 = ((icmp_ln115_reg_1829_pp0_iter14_reg == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op341_call_state37 = ((icmp_ln115_reg_1829_pp0_iter17_reg == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op342_call_state37 = ((icmp_ln115_reg_1829_pp0_iter17_reg == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op361_call_state43 = ((icmp_ln115_reg_1829_pp0_iter20_reg == 1'd0) & (inverse == 1'd1) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op363_call_state43 = ((icmp_ln115_reg_1829_pp0_iter20_reg == 1'd0) & (inverse == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op366_call_state44 = ((icmp_ln115_reg_1829_pp0_iter21_reg == 1'd0) & (inverse == 1'd1) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op369_call_state44 = ((icmp_ln115_reg_1829_pp0_iter21_reg == 1'd0) & (inverse == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op374_call_state44 = ((icmp_ln115_reg_1829_pp0_iter21_reg == 1'd0) & (inverse == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op379_call_state44 = ((icmp_ln115_reg_1829_pp0_iter21_reg == 1'd0) & (inverse == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op400_store_state48 = ((icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd1) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op403_store_state48 = ((icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op407_store_state48 = ((icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd1) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op412_store_state48 = ((icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op419_store_state49 = ((icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op424_store_state49 = ((icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd1) & (mode == 1'd0));
end

always @ (*) begin
    ap_predicate_op429_store_state49 = ((icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd1) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op433_store_state49 = ((icmp_ln115_reg_1829_pp0_iter23_reg == 1'd0) & (inverse == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op439_store_state50 = ((icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (inverse == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op442_store_state50 = ((icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (inverse == 1'd1) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op446_store_state51 = ((icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (inverse == 1'd0) & (mode == 1'd1));
end

always @ (*) begin
    ap_predicate_op450_store_state51 = ((icmp_ln115_reg_1829_pp0_iter24_reg == 1'd0) & (inverse == 1'd1) & (mode == 1'd1));
end

assign bitcast_ln109_fu_1064_p1 = gm_im_tab_q0;

assign bitcast_ln140_fu_1694_p1 = grp_d_add_fu_470_ap_return;

assign bitcast_ln141_fu_1720_p1 = grp_d_add_fu_468_ap_return;

assign bitcast_ln203_fu_1699_p1 = grp_d_add_fu_470_ap_return;

assign bitcast_ln204_fu_1725_p1 = grp_d_add_fu_467_ap_return;

assign bitcast_ln206_fu_1734_p1 = tmp_5_reg_2197;

assign bitcast_ln207_fu_1746_p1 = tmp_6_reg_2202;

assign bitcast_ln321_1_fu_1299_p1 = p_Result_2_fu_1289_p4;

assign bitcast_ln321_2_fu_1107_p1 = p_Result_3_fu_1097_p4;

assign bitcast_ln321_3_fu_1332_p1 = p_Result_4_fu_1322_p4;

assign bitcast_ln321_4_fu_1652_p1 = p_Result_5_fu_1643_p4;

assign bitcast_ln321_5_fu_1681_p1 = p_Result_6_fu_1671_p4;

assign bitcast_ln321_fu_1270_p1 = p_Result_1_fu_1260_p4;

assign data_V_fu_1337_p1 = grp_d_mul_fu_763_ap_return;

assign fix_fu_1116_p0 = grp_fu_1754_p3;

assign fix_fu_1116_p2 = (fix_fu_1116_p0 ^ 10'd512);

assign fiy_fu_1149_p2 = (fry_reg_1907 ^ 10'd512);

assign fry_fu_1121_p0 = grp_fu_1754_p3;

assign fry_fu_1121_p2 = ($signed(fry_fu_1121_p0) + $signed(trunc_ln101_1_reg_1802));

assign gm_im_3_fu_1075_p3 = ((inverse[0:0] == 1'b1) ? gm_im_fu_1060_p1 : gm_im_tab_q0);

assign gm_im_fu_1060_p1 = p_Result_s_fu_1050_p4;

assign gm_re_tab_address0 = zext_ln123_1_fu_1016_p1;

assign grp_fu_1764_p0 = val_fu_1444_p3[15:0];

assign grp_fu_1764_p1 = 16'd12287;

assign grp_fu_1771_p0 = grp_fu_1771_p00;

assign grp_fu_1771_p00 = $unsigned(zext_ln187_fu_1456_p0);

assign grp_fu_1771_p1 = 30'd12289;

assign grp_fu_842_p0 = select_ln211_3_fu_1021_p3;

assign grp_fu_849_p2 = ($signed(grp_u_add_fu_716_ap_return) + $signed(32'd4294955007));

assign grp_fu_971_p1 = ((inverse[0:0] == 1'b1) ? select_ln99_fu_873_p3 : trunc_ln101_1_fu_919_p4);

assign iGMb_address0 = zext_ln123_fu_993_p1;

assign icmp_ln115_fu_959_p2 = ((ap_sig_allocacmp_n_1 == 10'd512) ? 1'b1 : 1'b0);

assign icmp_ln209_fu_977_p2 = ((ap_sig_allocacmp_n_1 == 10'd255) ? 1'b1 : 1'b0);

assign ifi_fu_1144_p2 = (ifr_reg_1899 ^ 10'd512);

assign ifr_fu_1112_p0 = grp_fu_1754_p3;

assign ifr_fu_1112_p2 = ($signed(ifr_fu_1112_p0) + $signed(trunc_ln101_reg_1797));

assign in_m_cast_fu_855_p1 = in_m;

assign index_const_fu_933_p3 = ((inverse[0:0] == 1'b1) ? select_ln99_fu_873_p3 : trunc_ln101_1_fu_919_p4);

assign isNeg_fu_1377_p3 = add_ln515_fu_1371_p2[32'd11];

assign lshr_ln_fu_859_p4 = {{in_m[9:1]}};

assign m_fu_907_p3 = ((inverse[0:0] == 1'b1) ? select_ln100_fu_891_p3 : in_m_cast_fu_855_p1);

assign mantissa_fu_1355_p4 = {{{{1'd1}, {p_Result_7_reg_2087}}}, {1'd0}};

assign mode_read_read_fu_172_p2 = mode;

assign n_2_fu_965_p2 = (ap_sig_allocacmp_n_1 + 10'd1);

assign p_Repl2_1_fu_1254_p2 = (tmp_13_fu_1246_p3 ^ 1'd1);

assign p_Repl2_2_fu_1283_p2 = (tmp_17_fu_1275_p3 ^ 1'd1);

assign p_Repl2_3_fu_1091_p2 = (tmp_24_fu_1083_p3 ^ 1'd1);

assign p_Repl2_4_fu_1316_p2 = (tmp_28_fu_1308_p3 ^ 1'd1);

assign p_Repl2_6_fu_1637_p2 = (tmp_36_fu_1630_p3 ^ 1'd1);

assign p_Repl2_7_fu_1665_p2 = (tmp_40_fu_1657_p3 ^ 1'd1);

assign p_Repl2_s_fu_1044_p2 = (tmp_9_fu_1036_p3 ^ 1'd1);

assign p_Result_1_fu_1260_p4 = {|(p_Repl2_1_fu_1254_p2), inplace_buf_q0[63 - 1:0]};

assign p_Result_2_fu_1289_p4 = {|(p_Repl2_2_fu_1283_p2), inplace_buf_q1[63 - 1:0]};

assign p_Result_3_fu_1097_p4 = {|(p_Repl2_3_fu_1091_p2), tmp_48_fu_1068_p3[63 - 1:0]};

assign p_Result_4_fu_1322_p4 = {|(p_Repl2_4_fu_1316_p2), tmp_49_fu_1304_p1[63 - 1:0]};

assign p_Result_5_fu_1643_p4 = {|(p_Repl2_6_fu_1637_p2), tmp_50_reg_2170[63 - 1:0]};

assign p_Result_6_fu_1671_p4 = {|(p_Repl2_7_fu_1665_p2), tmp_51_fu_1627_p1[63 - 1:0]};

assign p_Result_7_fu_1351_p1 = data_V_fu_1337_p1[51:0];

assign p_Result_s_fu_1050_p4 = {|(p_Repl2_s_fu_1044_p2), tmp_45_fu_1033_p1[63 - 1:0]};

assign r_V_1_fu_1416_p2 = zext_ln68_fu_1364_p1 << zext_ln1488_fu_1406_p1;

assign r_V_fu_1410_p2 = zext_ln68_fu_1364_p1 >> zext_ln1488_fu_1406_p1;

assign select_ln100_fu_891_p3 = ((mode[0:0] == 1'b1) ? shl_ln100_fu_885_p2 : in_t);

assign select_ln161_fu_1475_p3 = ((tmp_20_fu_1467_p3[0:0] == 1'b1) ? 16'd0 : 16'd53247);

assign select_ln164_fu_1198_p3 = ((tmp_22_fu_1190_p3[0:0] == 1'b1) ? 32'd12289 : 32'd0);

assign select_ln190_fu_1521_p3 = ((tmp_34_fu_1513_p3[0:0] == 1'b1) ? 17'd12289 : 17'd0);

assign select_ln211_2_fu_1009_p3 = ((inverse[0:0] == 1'b1) ? add_ln123_fu_988_p2 : add_ln127_fu_999_p2);

assign select_ln211_3_fu_1021_p3 = ((inverse[0:0] == 1'b1) ? iGMb_q0 : GMb_q0);

assign select_ln213_fu_1566_p3 = ((tmp_34_fu_1513_p3[0:0] == 1'b1) ? 16'd0 : 16'd53247);

assign select_ln219_fu_1552_p3 = ((tmp_43_fu_1544_p3[0:0] == 1'b1) ? 16'd0 : 16'd53247);

assign select_ln223_fu_1602_p3 = ((tmp_44_fu_1590_p3[0:0] == 1'b1) ? 16'd12289 : 16'd0);

assign select_ln99_1_fu_899_p3 = ((inverse[0:0] == 1'b1) ? zext_ln100_fu_881_p1 : in_t);

assign select_ln99_fu_873_p3 = ((mode[0:0] == 1'b1) ? zext_ln99_fu_869_p1 : in_m);

assign sext_ln1488_fu_1402_p1 = $signed(ush_fu_1394_p3);

assign sext_ln1512_fu_1390_p1 = $signed(sub_ln1512_fu_1385_p2);

assign sext_ln163_fu_1185_p1 = $signed(sub_ln163_fu_1179_p2);

assign sext_ln185_fu_1535_p1 = tmp2_fu_1529_p2;

assign sext_ln221_fu_1585_p1 = $signed(sub_ln221_fu_1580_p2);

assign shl_ln100_fu_885_p2 = in_t << 11'd1;

assign stage0_addr_10_gep_fu_339_p3 = zext_ln133_reg_1915_pp0_iter23_reg;

assign stage0_addr_5_gep_fu_353_p3 = zext_ln133_reg_1915_pp0_iter23_reg;

assign stage0_addr_6_gep_fu_381_p3 = zext_ln134_reg_1938_pp0_iter23_reg;

assign stage0_addr_gep_fu_346_p3 = zext_ln133_reg_1915_pp0_iter23_reg;

assign sub_ln1512_fu_1385_p2 = (11'd1023 - xs_exp_V_reg_2081);

assign sub_ln163_fu_1179_p2 = (17'd0 - zext_ln157_1_fu_1175_p1);

assign sub_ln221_fu_1580_p2 = ($signed(17'd0) - $signed(tmp2_reg_2133));

assign tmp1_6_fu_1206_p2 = (select_ln164_fu_1198_p3 + grp_u_add_fu_716_ap_return);

assign tmp2_4_fu_1507_p2 = ($signed(zext_ln185_1_fu_1503_p1) + $signed(17'd118783));

assign tmp2_fu_1529_p2 = (select_ln190_fu_1521_p3 + tmp2_4_fu_1507_p2);

assign tmp_13_fu_1246_p3 = inplace_buf_q0[32'd63];

assign tmp_17_fu_1275_p3 = inplace_buf_q1[32'd63];

assign tmp_20_fu_1467_p3 = grp_fu_849_p2[32'd31];

assign tmp_22_fu_1190_p3 = grp_u_add_fu_716_ap_return[32'd31];

assign tmp_24_fu_1083_p3 = tmp_48_fu_1068_p3[32'd63];

assign tmp_28_fu_1308_p3 = tmp_49_fu_1304_p1[32'd63];

assign tmp_33_fu_1422_p3 = r_V_fu_1410_p2[32'd53];

assign tmp_34_fu_1513_p3 = tmp2_4_fu_1507_p2[32'd16];

assign tmp_36_fu_1630_p3 = tmp_50_reg_2170[32'd63];

assign tmp_40_fu_1657_p3 = tmp_51_fu_1627_p1[32'd63];

assign tmp_43_fu_1544_p3 = grp_fu_849_p2[32'd31];

assign tmp_44_fu_1590_p3 = grp_u_add_fu_717_ap_return[32'd31];

assign tmp_45_fu_1033_p1 = converter_reg_1867;

assign tmp_48_fu_1068_p3 = ((inverse[0:0] == 1'b1) ? p_Result_s_fu_1050_p4 : bitcast_ln109_fu_1064_p1);

assign tmp_49_fu_1304_p1 = ap_phi_reg_pp0_iter12_tmp_im_2_ph_reg_456;

assign tmp_50_fu_1620_p1 = tmp_re1_reg_2153;

assign tmp_51_fu_1627_p1 = tmp_im1_reg_2159;

assign tmp_8_fu_1434_p4 = {{r_V_1_fu_1416_p2[84:53]}};

assign tmp_9_fu_1036_p3 = tmp_45_fu_1033_p1[32'd63];

assign tmp_im_1_fu_1242_p1 = inplace_buf_q1;

assign tmp_im_2_fu_1623_p1 = tmp_47_reg_2034_pp0_iter21_reg;

assign tmp_re_1_fu_1238_p1 = inplace_buf_q0;

assign tmp_re_2_fu_1616_p1 = tmp_46_reg_2029_pp0_iter20_reg;

assign trunc_ln101_1_fu_919_p4 = {{select_ln99_1_fu_899_p3[10:1]}};

assign trunc_ln101_fu_915_p1 = select_ln99_1_fu_899_p3[9:0];

assign trunc_ln103_fu_929_p1 = m_fu_907_p3[9:0];

assign trunc_ln159_fu_1463_p1 = grp_u_add_fu_716_ap_return[15:0];

assign trunc_ln217_fu_1540_p1 = grp_u_add_fu_716_ap_return[15:0];

assign trunc_ln222_fu_1598_p1 = grp_u_add_fu_717_ap_return[15:0];

assign trunc_ln_fu_1493_p4 = {{grp_u_add_fu_717_ap_return[31:16]}};

assign u_fu_1154_p1 = inplace_buf_q1[15:0];

assign ush_fu_1394_p3 = ((isNeg_fu_1377_p3[0:0] == 1'b1) ? sext_ln1512_fu_1390_p1 : add_ln515_fu_1371_p2);

assign v_3_fu_1163_p1 = inplace_buf_q0[15:0];

assign v_fu_1171_p1 = inplace_buf_q0[15:0];

assign val_fu_1444_p3 = ((isNeg_fu_1377_p3[0:0] == 1'b1) ? zext_ln818_fu_1430_p1 : tmp_8_fu_1434_p4);

assign x_im_fu_1216_p1 = inplace_buf_q0;

assign x_re_fu_1212_p1 = inplace_buf_q1;

assign zext_ln100_fu_881_p1 = select_ln99_fu_873_p3;

assign zext_ln123_1_fu_1016_p1 = select_ln211_2_fu_1009_p3;

assign zext_ln123_fu_993_p1 = add_ln123_fu_988_p2;

assign zext_ln127_fu_1004_p1 = add_ln127_fu_999_p2;

assign zext_ln133_fu_1125_p0 = grp_fu_1754_p3;

assign zext_ln133_fu_1125_p1 = $unsigned(zext_ln133_fu_1125_p0);

assign zext_ln134_fu_1139_p1 = fix_fu_1116_p2;

assign zext_ln137_fu_1229_p1 = ifr_reg_1899;

assign zext_ln138_fu_1233_p1 = ifi_fu_1144_p2;

assign zext_ln1488_fu_1406_p1 = $unsigned(sext_ln1488_fu_1402_p1);

assign zext_ln150_fu_1220_p1 = fry_reg_1907;

assign zext_ln151_fu_1224_p1 = fiy_fu_1149_p2;

assign zext_ln157_1_fu_1175_p1 = v_fu_1171_p1;

assign zext_ln157_2_fu_1459_p1 = v_reg_1970_pp0_iter17_reg;

assign zext_ln157_fu_1134_p1 = ifr_fu_1112_p2;

assign zext_ln161_fu_1686_p1 = add_ln161_reg_2128_pp0_iter23_reg;

assign zext_ln168_fu_1158_p1 = u_fu_1154_p1;

assign zext_ln169_1_fu_1167_p1 = v_3_fu_1163_p1;

assign zext_ln169_fu_1129_p1 = fry_fu_1121_p2;

assign zext_ln185_1_fu_1503_p1 = trunc_ln_fu_1493_p4;

assign zext_ln185_fu_1489_p1 = grp_fu_1771_p2;

assign zext_ln187_fu_1456_p0 = grp_fu_1764_p2;

assign zext_ln196_fu_1738_p1 = ifr_reg_1899_pp0_iter24_reg;

assign zext_ln197_fu_1750_p1 = ifi_reg_1949_pp0_iter24_reg;

assign zext_ln206_fu_1730_p1 = fry_reg_1907_pp0_iter24_reg;

assign zext_ln207_fu_1742_p1 = fiy_reg_1954_pp0_iter24_reg;

assign zext_ln213_1_fu_1716_p1 = add_ln213_reg_2143_pp0_iter23_reg;

assign zext_ln213_fu_1712_p1 = ifr_reg_1899_pp0_iter23_reg;

assign zext_ln219_fu_1690_p1 = add_ln219_reg_2138_pp0_iter23_reg;

assign zext_ln223_1_fu_1708_p1 = add_ln223_reg_2148_pp0_iter23_reg;

assign zext_ln223_fu_1704_p1 = fry_reg_1907_pp0_iter23_reg;

assign zext_ln515_fu_1368_p1 = xs_exp_V_reg_2081;

assign zext_ln68_fu_1364_p1 = mantissa_fu_1355_p4;

assign zext_ln818_fu_1430_p1 = tmp_33_fu_1422_p3;

assign zext_ln99_fu_869_p1 = lshr_ln_fu_859_p4;

always @ (posedge ap_clk) begin
    zext_ln127_reg_1852[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter9_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter10_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter11_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter12_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter13_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter14_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter15_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter16_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter17_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter18_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter19_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter20_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter21_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter22_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln133_reg_1915_pp0_iter23_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter9_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter10_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter11_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter12_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter13_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter14_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter15_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter16_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter17_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter18_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter19_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter20_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter21_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter22_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln134_reg_1938_pp0_iter23_reg[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln168_reg_1959[31:16] <= 16'b0000000000000000;
    zext_ln168_reg_1959_pp0_iter9_reg[31:16] <= 16'b0000000000000000;
    zext_ln168_reg_1959_pp0_iter10_reg[31:16] <= 16'b0000000000000000;
    zext_ln168_reg_1959_pp0_iter11_reg[31:16] <= 16'b0000000000000000;
    zext_ln168_reg_1959_pp0_iter12_reg[31:16] <= 16'b0000000000000000;
    zext_ln168_reg_1959_pp0_iter13_reg[31:16] <= 16'b0000000000000000;
    zext_ln168_reg_1959_pp0_iter14_reg[31:16] <= 16'b0000000000000000;
    zext_ln168_reg_1959_pp0_iter15_reg[31:16] <= 16'b0000000000000000;
    zext_ln168_reg_1959_pp0_iter16_reg[31:16] <= 16'b0000000000000000;
    zext_ln168_reg_1959_pp0_iter17_reg[31:16] <= 16'b0000000000000000;
end

endmodule //fiFFNTT_PE
