# TCL File Generated by Component Editor 15.1
# Sat Jan 02 15:14:30 CET 2016
# DO NOT MODIFY


# 
# radio "radio" v1.0
#  2016.01.02.15:14:30
# 
# 

# 
# request TCL package from ACDS 15.1
# 
package require -exact qsys 15.1


# 
# module radio
# 
set_module_property DESCRIPTION ""
set_module_property NAME radio
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME radio
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL radio
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file tx.vhd VHDL PATH tx.vhd
add_fileset_file tx_lib.vhd VHDL PATH tx_lib.vhd
add_fileset_file radio.vhd VHDL PATH radio.vhd TOP_LEVEL_FILE
add_fileset_file up.vhd VHDL PATH up.vhd
add_fileset_file trx.vhd VHDL PATH trx.vhd
add_fileset_file rx.vhd VHDL PATH rx.vhd
add_fileset_file down.vhd VHDL PATH down.vhd


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point tx_serial_data
# 
add_interface tx_serial_data conduit end
set_interface_property tx_serial_data associatedClock ""
set_interface_property tx_serial_data associatedReset ""
set_interface_property tx_serial_data ENABLED true
set_interface_property tx_serial_data EXPORT_OF ""
set_interface_property tx_serial_data PORT_NAME_MAP ""
set_interface_property tx_serial_data CMSIS_SVD_VARIABLES ""
set_interface_property tx_serial_data SVD_ADDRESS_GROUP ""

add_interface_port tx_serial_data tx_serial_data serial_data Output 1


# 
# connection point led
# 
add_interface led conduit end
set_interface_property led associatedClock clock
set_interface_property led associatedReset ""
set_interface_property led ENABLED true
set_interface_property led EXPORT_OF ""
set_interface_property led PORT_NAME_MAP ""
set_interface_property led CMSIS_SVD_VARIABLES ""
set_interface_property led SVD_ADDRESS_GROUP ""

add_interface_port led led led Output 8


# 
# connection point rx_serial_data
# 
add_interface rx_serial_data conduit end
set_interface_property rx_serial_data associatedClock ""
set_interface_property rx_serial_data associatedReset ""
set_interface_property rx_serial_data ENABLED true
set_interface_property rx_serial_data EXPORT_OF ""
set_interface_property rx_serial_data PORT_NAME_MAP ""
set_interface_property rx_serial_data CMSIS_SVD_VARIABLES ""
set_interface_property rx_serial_data SVD_ADDRESS_GROUP ""

add_interface_port rx_serial_data rx_serial_data serial_data Input 1


# 
# connection point avalon_streaming_sink
# 
add_interface avalon_streaming_sink avalon_streaming end
set_interface_property avalon_streaming_sink associatedClock clock
set_interface_property avalon_streaming_sink associatedReset reset
set_interface_property avalon_streaming_sink dataBitsPerSymbol 8
set_interface_property avalon_streaming_sink errorDescriptor ""
set_interface_property avalon_streaming_sink firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_sink maxChannel 0
set_interface_property avalon_streaming_sink readyLatency 0
set_interface_property avalon_streaming_sink ENABLED true
set_interface_property avalon_streaming_sink EXPORT_OF ""
set_interface_property avalon_streaming_sink PORT_NAME_MAP ""
set_interface_property avalon_streaming_sink CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_sink SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_sink sink_data data Input 8
add_interface_port avalon_streaming_sink sink_valid valid Input 1
add_interface_port avalon_streaming_sink sink_ready ready Output 1
add_interface_port avalon_streaming_sink sink_error error Input 1
add_interface_port avalon_streaming_sink sink_startofpacket startofpacket Input 1
add_interface_port avalon_streaming_sink sink_endofpacket endofpacket Input 1


# 
# connection point avalon_streaming_source
# 
add_interface avalon_streaming_source avalon_streaming start
set_interface_property avalon_streaming_source associatedClock clock
set_interface_property avalon_streaming_source associatedReset reset
set_interface_property avalon_streaming_source dataBitsPerSymbol 8
set_interface_property avalon_streaming_source errorDescriptor ""
set_interface_property avalon_streaming_source firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source maxChannel 0
set_interface_property avalon_streaming_source readyLatency 0
set_interface_property avalon_streaming_source ENABLED true
set_interface_property avalon_streaming_source EXPORT_OF ""
set_interface_property avalon_streaming_source PORT_NAME_MAP ""
set_interface_property avalon_streaming_source CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source source_data data Output 8
add_interface_port avalon_streaming_source source_valid valid Output 1
add_interface_port avalon_streaming_source source_error error Output 1
add_interface_port avalon_streaming_source source_ready ready Input 1
add_interface_port avalon_streaming_source source_startofpacket startofpacket Output 1
add_interface_port avalon_streaming_source source_endofpacket endofpacket Output 1

