
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125525                       # Number of seconds simulated
sim_ticks                                125525202327                       # Number of ticks simulated
final_tick                               1267160537958                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102084                       # Simulator instruction rate (inst/s)
host_op_rate                                   131523                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3681003                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907500                       # Number of bytes of host memory used
host_seconds                                 34100.81                       # Real time elapsed on the host
sim_insts                                  3481143885                       # Number of instructions simulated
sim_ops                                    4485046977                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1778816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2049664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2302720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6135936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1308416                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1308416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13897                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16013                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        17990                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 47937                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10222                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10222                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14276                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14170987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16328705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18344683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                48882104                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14276                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10197                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13256                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              37729                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10423532                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10423532                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10423532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14276                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14170987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16328705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18344683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59305636                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150690520                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22322051                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19562931                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741565                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11026595                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10771400                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553936                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54056                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117672681                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124060118                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22322051                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12325336                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25246565                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5706616                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1972561                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13412255                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1097251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148846679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123600114     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271659      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328457      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947504      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3567693      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3861907      2.59%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844500      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663032      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10761813      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148846679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148132                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.823278                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116742609                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3094681                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25034337                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25352                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3949692                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399650                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140063307                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3949692                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117213373                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1463144                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       787504                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24577550                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       855409                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139076337                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90026                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       519231                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184704691                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    631049981                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    631049981                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35808519                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19858                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2701145                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23159123                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493735                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83528                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001695                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137457625                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129082829                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104277                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22909486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49238708                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148846679                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867220                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478362                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95121456     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21885611     14.70%     78.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10981638      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7205116      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506609      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3885734      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1742404      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435824      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82287      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148846679                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323137     59.60%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138386     25.52%     85.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80654     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101911155     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082021      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21618447     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4461285      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129082829                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.856609                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             542177                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004200                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407658791                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160387275                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126159259                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129625006                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242740                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4229052                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140380                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3949692                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         963791                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52130                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137477484                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50060                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23159123                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493735                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          193                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       836710                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1041527                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1878237                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127695397                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21282965                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1387432                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25744053                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19667742                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4461088                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.847402                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126272807                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126159259                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72874578                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173089273                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.837208                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421023                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23866839                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746329                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144896987                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784085                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660074                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102690296     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387845     11.31%     82.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837060      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2644601      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3015374      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1066597      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4459317      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901741      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1894156      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144896987                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1894156                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280481256                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278906633                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1843841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.506905                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.506905                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.663612                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.663612                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590693483                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165755251                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146837761                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150690520                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24351434                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20060514                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2030302                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9939902                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9114697                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2559453                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91928                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109820986                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             134601042                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24351434                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11674150                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28576886                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6585301                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5237220                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12722329                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1652429                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148156574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.106577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.548215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       119579688     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2920919      1.97%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2482377      1.68%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2501539      1.69%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2388175      1.61%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1181152      0.80%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          819956      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2084015      1.41%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14198753      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148156574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.161599                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.893228                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108586823                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6729563                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28209954                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       115582                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4514648                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3913397                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6834                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     162334328                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        54160                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4514648                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109129329                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4092717                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1413174                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27772571                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1234131                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     160815508                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1907                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        421441                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       656890                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        24087                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    224895015                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    749622064                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    749622064                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176719794                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48175204                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34937                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18121                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4003541                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16012622                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8332265                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       324938                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1774967                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156758959                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34936                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146318942                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       113290                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26502666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60057852                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1304                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148156574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.987597                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.584217                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     87850828     59.30%     59.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24919412     16.82%     76.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12563459      8.48%     84.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8234595      5.56%     90.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7245874      4.89%     95.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2845221      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3221868      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1174518      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       100799      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148156574                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1024060     74.49%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164305     11.95%     86.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       186319     13.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120771384     82.54%     82.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2113769      1.44%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16816      0.01%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15143469     10.35%     94.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8273504      5.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146318942                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.970990                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1374685                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009395                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    442282430                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    183297275                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141995996                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147693627                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       211063                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3137651                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1429                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          726                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       166504                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          648                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4514648                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3371578                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       263046                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156793895                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1220876                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16012622                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8332265                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18120                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        209312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13863                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          726                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1209179                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1139723                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2348902                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143827788                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14880762                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2491151                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23152485                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20270057                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8271723                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.954458                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142002900                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141995996                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85687165                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        232346025                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.942302                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368791                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105089945                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128639485                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28162856                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33632                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2056419                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143641926                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.895557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.711903                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92062537     64.09%     64.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23642561     16.46%     80.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11349301      7.90%     88.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5054861      3.52%     91.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3950970      2.75%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1624489      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1646809      1.15%     97.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1156624      0.81%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3153774      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143641926                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105089945                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128639485                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21040731                       # Number of memory references committed
system.switch_cpus1.commit.loads             12874971                       # Number of loads committed
system.switch_cpus1.commit.membars              16816                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18461863                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115738075                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2532956                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3153774                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           297290493                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          318119631                       # The number of ROB writes
system.switch_cpus1.timesIdled                  59440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2533946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105089945                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128639485                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105089945                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.433919                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.433919                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.697389                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.697389                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       650103916                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195853359                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153360652                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33632                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               150690520                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25043033                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20293364                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2168696                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10168022                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9622020                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2676836                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96565                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109212409                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137841256                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25043033                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12298856                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30113556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7042353                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3117831                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12744024                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1749630                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    147268835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.142703                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.556456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117155279     79.55%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2821117      1.92%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2163842      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5309558      3.61%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1200540      0.82%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1710742      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1298256      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          814344      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14795157     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    147268835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166189                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.914731                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107934282                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4786365                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29649047                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       118856                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4780280                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4323076                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        44770                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     166259587                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        85055                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4780280                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108850306                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1331743                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1908026                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28842155                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1556320                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164538283                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        19295                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        286112                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       645983                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       163338                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    231163186                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    766362745                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    766362745                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    182523845                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        48639341                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40360                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22683                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5333558                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15869207                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7749653                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       130794                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1718580                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         161657857                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40349                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150179741                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       198571                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     29506616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63807790                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4993                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    147268835                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019766                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.566019                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84384996     57.30%     57.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26415535     17.94%     75.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12349332      8.39%     83.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9050364      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8054298      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3198005      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3166155      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       490897      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       159253      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    147268835                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         601164     68.69%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        121697     13.90%     82.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       152375     17.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126051125     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2258312      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17677      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14177152      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7675475      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150179741                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.996610                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             875236                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005828                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    448702124                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    191205272                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146406609                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151054977                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       370783                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3858257                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1069                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          450                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238349                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4780280                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         827090                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        97076                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    161698206                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        51866                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15869207                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7749653                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22671                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         84529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          450                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1179697                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1235508                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2415205                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147479306                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13626412                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2700435                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21300165                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20948195                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7673753                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.978690                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146598399                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146406609                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87819051                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        243263937                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.971571                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361003                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    106925747                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    131313068                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     30386563                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2172269                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    142488555                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921569                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694067                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88629031     62.20%     62.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25197524     17.68%     79.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11103889      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5824735      4.09%     91.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4635096      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1670069      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1412458      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1057940      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2957813      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    142488555                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    106925747                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     131313068                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19522254                       # Number of memory references committed
system.switch_cpus2.commit.loads             12010950                       # Number of loads committed
system.switch_cpus2.commit.membars              17678                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18866714                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118317847                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2673046                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2957813                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           301230373                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          328179818                       # The number of ROB writes
system.switch_cpus2.timesIdled                  73864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3421685                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          106925747                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            131313068                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    106925747                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.409301                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.409301                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709572                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709572                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665021208                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203932162                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      155560433                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35356                       # number of misc regfile writes
system.l2.replacements                          47938                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1409151                       # Total number of references to valid blocks.
system.l2.sampled_refs                          80706                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.460300                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           463.232127                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.087647                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5309.031304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      5.689223                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6403.892682                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.570528                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5413.705854                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4825.340861                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5882.388607                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4451.061168                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014137                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000216                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.162019                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000174                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.195431                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000201                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.165213                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.147258                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.179516                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.135836                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        35642                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        86565                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        60249                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  182456                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            49926                       # number of Writeback hits
system.l2.Writeback_hits::total                 49926                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        35642                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        86565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        60249                       # number of demand (read+write) hits
system.l2.demand_hits::total                   182456                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        35642                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        86565                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        60249                       # number of overall hits
system.l2.overall_hits::total                  182456                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13897                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16013                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        17990                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 47937                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13897                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16013                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        17990                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47937                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13897                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16013                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        17990                       # number of overall misses
system.l2.overall_misses::total                 47937                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3078746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2888348291                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1974251                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3406827079                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2710701                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3653312462                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      9956251530                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3078746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2888348291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1974251                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3406827079                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2710701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3653312462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9956251530                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3078746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2888348291                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1974251                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3406827079                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2710701                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3653312462                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9956251530                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49539                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       102578                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        78239                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              230393                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        49926                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             49926                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49539                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       102578                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        78239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               230393                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49539                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       102578                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        78239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              230393                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.280526                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.156106                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.229936                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.208066                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.280526                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.156106                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.229936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.208066                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.280526                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.156106                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.229936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.208066                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 219910.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207839.698568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 197425.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 212753.829951                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 208515.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 203074.622679                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 207694.505914                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 219910.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207839.698568                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 197425.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 212753.829951                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 208515.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 203074.622679                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 207694.505914                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 219910.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207839.698568                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 197425.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 212753.829951                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 208515.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 203074.622679                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 207694.505914                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10222                       # number of writebacks
system.l2.writebacks::total                     10222                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13897                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16013                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        17990                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            47937                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        17990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47937                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        17990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47937                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2263525                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2078550336                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1390275                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2474435086                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1953038                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2605146086                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   7163738346                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2263525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2078550336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1390275                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2474435086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1953038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2605146086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7163738346                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2263525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2078550336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1390275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2474435086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1953038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2605146086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7163738346                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.280526                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.156106                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.229936                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.208066                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.280526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.156106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.229936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.208066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.280526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.156106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.229936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.208066                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161680.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149568.276319                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 139027.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154526.639980                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150233.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 144810.788549                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 149440.689780                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 161680.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149568.276319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 139027.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 154526.639980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 150233.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 144810.788549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 149440.689780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 161680.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149568.276319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 139027.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 154526.639980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 150233.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 144810.788549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 149440.689780                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990168                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013444352                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873279.763401                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990168                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022420                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866971                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13412238                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13412238                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13412238                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13412238                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13412238                       # number of overall hits
system.cpu0.icache.overall_hits::total       13412238                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3965721                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3965721                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3965721                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3965721                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3965721                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3965721                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13412255                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13412255                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13412255                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13412255                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13412255                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13412255                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 233277.705882                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 233277.705882                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 233277.705882                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 233277.705882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 233277.705882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 233277.705882                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3195346                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3195346                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3195346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3195346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3195346                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3195346                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       228239                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       228239                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       228239                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       228239                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       228239                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       228239                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49539                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245035211                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49795                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4920.879827                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.131699                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.868301                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824733                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175267                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19252444                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19252444                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9937                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23585936                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23585936                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23585936                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23585936                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184441                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184441                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184441                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184441                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184441                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184441                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22859624402                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22859624402                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22859624402                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22859624402                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22859624402                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22859624402                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19436885                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19436885                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23770377                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23770377                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23770377                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23770377                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009489                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009489                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007759                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007759                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007759                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007759                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123940.037204                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123940.037204                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 123940.037204                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 123940.037204                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 123940.037204                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 123940.037204                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10164                       # number of writebacks
system.cpu0.dcache.writebacks::total            10164                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       134902                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       134902                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       134902                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       134902                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       134902                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       134902                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49539                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49539                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49539                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49539                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49539                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49539                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5341342474                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5341342474                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5341342474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5341342474                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5341342474                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5341342474                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002084                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002084                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107820.958719                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107820.958719                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 107820.958719                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 107820.958719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 107820.958719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 107820.958719                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.988482                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094892368                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990713.396364                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.988482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016007                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881392                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12722317                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12722317                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12722317                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12722317                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12722317                       # number of overall hits
system.cpu1.icache.overall_hits::total       12722317                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.cpu1.icache.overall_misses::total           12                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2432442                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2432442                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2432442                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2432442                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2432442                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2432442                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12722329                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12722329                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12722329                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12722329                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12722329                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12722329                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 202703.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 202703.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 202703.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 202703.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 202703.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 202703.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2057251                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2057251                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2057251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2057251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2057251                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2057251                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 205725.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 205725.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 205725.100000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 205725.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 205725.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 205725.100000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                102578                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205358894                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                102834                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1996.994126                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.454697                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.545303                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915839                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084161                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11577858                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11577858                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8131948                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8131948                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17766                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17766                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16816                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16816                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19709806                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19709806                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19709806                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19709806                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       421891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       421891                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           60                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       421951                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        421951                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       421951                       # number of overall misses
system.cpu1.dcache.overall_misses::total       421951                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  41658980574                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  41658980574                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7241898                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7241898                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  41666222472                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  41666222472                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  41666222472                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  41666222472                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11999749                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11999749                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8132008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8132008                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16816                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16816                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20131757                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20131757                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20131757                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20131757                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035158                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035158                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020959                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020959                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020959                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020959                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98743.468275                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98743.468275                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 120698.300000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 120698.300000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98746.590178                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98746.590178                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98746.590178                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98746.590178                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19239                       # number of writebacks
system.cpu1.dcache.writebacks::total            19239                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       319313                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       319313                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       319373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       319373                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       319373                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       319373                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       102578                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       102578                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       102578                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       102578                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       102578                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       102578                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9310558922                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9310558922                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9310558922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9310558922                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9310558922                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9310558922                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005095                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005095                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005095                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005095                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90765.650744                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90765.650744                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90765.650744                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90765.650744                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90765.650744                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90765.650744                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997016                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099717421                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2217172.219758                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997016                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12744007                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12744007                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12744007                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12744007                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12744007                       # number of overall hits
system.cpu2.icache.overall_hits::total       12744007                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3650778                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3650778                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3650778                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3650778                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3650778                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3650778                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12744024                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12744024                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12744024                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12744024                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12744024                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12744024                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 214751.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 214751.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 214751.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 214751.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 214751.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 214751.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2818801                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2818801                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2818801                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2818801                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2818801                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2818801                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 216830.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 216830.846154                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 216830.846154                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 216830.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 216830.846154                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 216830.846154                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 78239                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               193973399                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 78495                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2471.156112                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.249302                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.750698                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.899411                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.100589                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10256682                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10256682                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7475949                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7475949                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22406                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22406                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17678                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17678                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17732631                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17732631                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17732631                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17732631                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       188640                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       188640                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       188640                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        188640                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       188640                       # number of overall misses
system.cpu2.dcache.overall_misses::total       188640                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21019978025                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21019978025                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  21019978025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21019978025                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  21019978025                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21019978025                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10445322                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10445322                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7475949                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7475949                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17678                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17678                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17921271                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17921271                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17921271                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17921271                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018060                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018060                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010526                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010526                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010526                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010526                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 111429.060777                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111429.060777                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 111429.060777                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 111429.060777                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 111429.060777                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 111429.060777                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20523                       # number of writebacks
system.cpu2.dcache.writebacks::total            20523                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       110401                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       110401                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       110401                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       110401                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       110401                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       110401                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        78239                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        78239                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        78239                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        78239                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        78239                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        78239                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7758693360                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7758693360                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7758693360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7758693360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7758693360                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7758693360                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007490                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007490                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004366                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004366                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004366                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004366                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99166.571147                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99166.571147                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99166.571147                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99166.571147                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99166.571147                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99166.571147                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
