INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigitLEDdriver
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:54]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT0B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:55]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT1B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:57]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:58]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT2B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:59]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:60]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT3B, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:61]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT4, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:62]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT5, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:63]
INFO: [VRFC 10-2458] undeclared symbol CLKOUT6, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:64]
INFO: [VRFC 10-2458] undeclared symbol CLKFBOUTB, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:67]
INFO: [VRFC 10-2458] undeclared symbol LOCKED, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:69]
INFO: [VRFC 10-2458] undeclared symbol PWRDWN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:73]
INFO: [VRFC 10-2458] undeclared symbol RST, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/FourDigitLEDdriver.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/LEDdecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDdecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/baud_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/LEDdriver/digit_driver_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_driver_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/receive_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receive_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/receiver_baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver_baud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/sync_reset_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_reset_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/system_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/transmit_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmit_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/transmitter_WR_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter_WR_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/trasmitter_baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trasmitter_baud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2458] undeclared symbol Rx_sample_ENABLE, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_receiver.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_system
INFO: [VRFC 10-2458] undeclared symbol reset_clean, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v:28]
INFO: [VRFC 10-2458] undeclared symbol Tx_EN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v:34]
INFO: [VRFC 10-2458] undeclared symbol Tx_WR, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v:34]
INFO: [VRFC 10-2458] undeclared symbol Rx_EN, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v:34]
INFO: [VRFC 10-2458] undeclared symbol Tx_BUSY, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v:48]
INFO: [VRFC 10-2458] undeclared symbol Rx_FERROR, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v:50]
INFO: [VRFC 10-2458] undeclared symbol Rx_PERROR, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v:51]
INFO: [VRFC 10-2458] undeclared symbol Rx_VALID, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_system.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transceiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transceiver
INFO: [VRFC 10-2458] undeclared symbol TxD, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transceiver.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2458] undeclared symbol baud_tick, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transmitter.v:16]
INFO: [VRFC 10-2458] undeclared symbol Tx_sample_ENABLE, assumed default net type wire [C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sources_1/new/uart_transmitter.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/athanasi/Documents/GitHub/digital-circuit-lab/project_2/project_2.srcs/sim_4/new/system_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_controller_tb
