#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr  3 15:10:00 2025
# Process ID: 9588
# Current directory: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2312 C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.xpr
# Log file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/vivado.log
# Journal file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller\vivado.jou
# Running On: Shri, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 12622 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/new/accumulator.v w ]
add_files C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/new/accumulator.v
update_compile_order -fileset sources_1
close [ open C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/new/PC.v w ]
add_files C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/new/PC.v
update_compile_order -fileset sources_1
close [ open C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/new/PC_mux.v w ]
add_files C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/new/PC_mux.v
update_compile_order -fileset sources_1
close [ open C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/new/counter.v w ]
add_files C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
close [ open C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/new/addr_mux.v w ]
add_files C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/new/addr_mux.v
update_compile_order -fileset sources_1
close [ open C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/new/data_mux.v w ]
add_files C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/new/data_mux.v
update_compile_order -fileset sources_1
create_bd_design "Lipsi"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference controller controller_0
open_bd_design {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/Lipsi.bd}
open_bd_design {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/Lipsi.bd}
create_bd_cell -type module -reference ALU ALU_0
set_property location {1.5 442 -40} [get_bd_cells ALU_0]
create_bd_cell -type module -reference PC PC_0
create_bd_cell -type module -reference PC_mux PC_mux_0
create_bd_cell -type module -reference accumulator accumulator_0
create_bd_cell -type module -reference addr_mux addr_mux_0
create_bd_cell -type module -reference counter counter_0
create_bd_cell -type module -reference data_mux data_mux_0
create_bd_cell -type module -reference memory memory_0
set_property location {0.5 -224 -143} [get_bd_cells controller_0]
set_property location {1 -144 217} [get_bd_cells data_mux_0]
set_property location {2 140 230} [get_bd_cells memory_0]
set_property location {3.5 646 -63} [get_bd_cells PC_0]
set_property location {4 631 177} [get_bd_cells accumulator_0]
set_property location {3 390 208} [get_bd_cells ALU_0]
set_property location {3 391 250} [get_bd_cells ALU_0]
connect_bd_net [get_bd_pins memory_0/rd_data] [get_bd_pins ALU_0/rx2]
undo
connect_bd_net [get_bd_pins memory_0/rd_data] [get_bd_pins ALU_0/Op]
connect_bd_net [get_bd_pins ALU_0/rx] [get_bd_pins ALU_0/rx2]
undo
set_property location {4 614 234} [get_bd_cells accumulator_0]
set_property location {4 663 254} [get_bd_cells accumulator_0]
connect_bd_net [get_bd_pins ALU_0/rx] [get_bd_pins accumulator_0/alu_out]
connect_bd_net [get_bd_pins accumulator_0/accu_out] [get_bd_pins ALU_0/rx2]
set_property location {3 409 181} [get_bd_cells ALU_0]
set_property location {4 647 165} [get_bd_cells accumulator_0]
set_property location {4 681 177} [get_bd_cells accumulator_0]
set_property location {4 679 198} [get_bd_cells accumulator_0]
set_property location {0.5 -483 123} [get_bd_cells PC_mux_0]
set_property location {0.5 -642 290} [get_bd_cells data_mux_0]
set_property location {3 -215 194} [get_bd_cells PC_0]
set_property location {4 116 -193} [get_bd_cells controller_0]
set_property location {3 -127 170} [get_bd_cells PC_0]
set_property location {3 -58 354} [get_bd_cells counter_0]
set_property location {2 -489 341} [get_bd_cells counter_0]
set_property location {3 -43 338} [get_bd_cells addr_mux_0]
set_property location {2 -394 -117} [get_bd_cells PC_mux_0]
set_property location {2 -380 168} [get_bd_cells PC_0]
set_property location {3 -138 256} [get_bd_cells addr_mux_0]
set_property location {3 -211 403} [get_bd_cells data_mux_0]
set_property location {2 -127 298} [get_bd_cells addr_mux_0]
set_property location {1 -357 147} [get_bd_cells PC_0]
set_property location {0.5 -660 88} [get_bd_cells PC_mux_0]
set_property location {1 -659 321} [get_bd_cells counter_0]
set_property location {2 -394 192} [get_bd_cells PC_0]
set_property location {1 -630 294} [get_bd_cells counter_0]
connect_bd_net [get_bd_pins data_mux_0/A] [get_bd_pins accumulator_0/accu_out]
connect_bd_net [get_bd_pins PC_mux_0/accumulator] [get_bd_pins accumulator_0/accu_out]
connect_bd_net [get_bd_pins PC_0/PC_out] [get_bd_pins memory_0/rd_addr]
connect_bd_net [get_bd_pins addr_mux_0/mem_addr] [get_bd_pins memory_0/wr_addr]
connect_bd_net [get_bd_pins memory_0/wr_data] [get_bd_pins data_mux_0/mem_data]
connect_bd_net [get_bd_pins data_mux_0/PC] [get_bd_pins PC_0/PC_out]
connect_bd_net [get_bd_pins PC_0/PC_out] [get_bd_pins counter_0/PC_out]
connect_bd_net [get_bd_pins counter_0/PC_mux] [get_bd_pins PC_mux_0/adder]
connect_bd_net [get_bd_pins PC_mux_0/PC] [get_bd_pins PC_0/mux_out]
set_property location {3 -46 -137} [get_bd_cells controller_0]
connect_bd_net [get_bd_pins controller_0/alu_select] [get_bd_pins ALU_0/enable]
connect_bd_net [get_bd_pins controller_0/wr_en] [get_bd_pins memory_0/wr_en]
connect_bd_net [get_bd_pins controller_0/PC_en] [get_bd_pins PC_0/PC_en]
connect_bd_net [get_bd_pins controller_0/A_en] [get_bd_pins accumulator_0/accu_en]
connect_bd_net [get_bd_pins controller_0/addr_mux] [get_bd_pins addr_mux_0/select]
connect_bd_net [get_bd_pins addr_mux_0/rd_data] [get_bd_pins memory_0/rd_data]
connect_bd_net [get_bd_pins controller_0/data_mux] [get_bd_pins data_mux_0/select]
connect_bd_net [get_bd_pins controller_0/PC_mux] [get_bd_pins PC_mux_0/select]
connect_bd_net [get_bd_pins PC_mux_0/rd_data] [get_bd_pins memory_0/rd_data]
connect_bd_net [get_bd_pins controller_0/accumulator] [get_bd_pins accumulator_0/accu_out]
connect_bd_net [get_bd_pins controller_0/instruction] [get_bd_pins memory_0/rd_data]
save_bd_design
close_bd_design [get_bd_designs Lipsi]
