[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~mainState|mainState>io_game_end",
    "sources":[
      "~mainState|mainState>io_finish"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Generated"
  }
]