
-- VHDL Instantiation Created from source file full_adder.vhd -- 09:04:35 11/23/2012
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT full_adder
	PORT(
		A : IN std_logic;
		B : IN std_logic;
		C : IN std_logic;          
		S : OUT std_logic;
		T : OUT std_logic
		);
	END COMPONENT;

	Inst_full_adder: full_adder PORT MAP(
		A => ,
		B => ,
		C => ,
		S => ,
		T => 
	);


