Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Parameter3,FF_Value,Flow
Throughput,2.183758947952289,catapult,CLB,113,FF,259,asic_fpga_latency
Throughput,2.183758947952289,catapult,LUT,696,FF,259,asic_fpga_latency
Throughput,2.183758947952289,catapult,FF,259,FF,259,asic_fpga_latency
Throughput,2.183758947952289,catapult,DSP,1,FF,259,asic_fpga_latency
Throughput,2.183758947952289,catapult,BRAM,0,FF,259,asic_fpga_latency
Throughput,3.5694781066060335,catapult,CLB,121,FF,240,asic_fpga_latency
Throughput,3.5694781066060335,catapult,LUT,694,FF,240,asic_fpga_latency
Throughput,3.5694781066060335,catapult,FF,240,FF,240,asic_fpga_latency
Throughput,3.5694781066060335,catapult,DSP,1,FF,240,asic_fpga_latency
Throughput,3.5694781066060335,catapult,BRAM,0,FF,240,asic_fpga_latency
Throughput,3.638401141002598,catapult,CLB,118,FF,217,asic_fpga_latency
Throughput,3.638401141002598,catapult,LUT,751,FF,217,asic_fpga_latency
Throughput,3.638401141002598,catapult,FF,217,FF,217,asic_fpga_latency
Throughput,3.638401141002598,catapult,DSP,1,FF,217,asic_fpga_latency
Throughput,3.638401141002598,catapult,BRAM,0,FF,217,asic_fpga_latency
Throughput,4.06523895474576,catapult,CLB,112,FF,218,asic_fpga_latency
Throughput,4.06523895474576,catapult,LUT,688,FF,218,asic_fpga_latency
Throughput,4.06523895474576,catapult,FF,218,FF,218,asic_fpga_latency
Throughput,4.06523895474576,catapult,DSP,1,FF,218,asic_fpga_latency
Throughput,4.06523895474576,catapult,BRAM,0,FF,218,asic_fpga_latency
Throughput,4.560046694878156,catapult,CLB,107,FF,219,asic_fpga_latency
Throughput,4.560046694878156,catapult,LUT,666,FF,219,asic_fpga_latency
Throughput,4.560046694878156,catapult,FF,219,FF,219,asic_fpga_latency
Throughput,4.560046694878156,catapult,DSP,1,FF,219,asic_fpga_latency
Throughput,4.560046694878156,catapult,BRAM,0,FF,219,asic_fpga_latency
Throughput,4.055511846150103,catapult,CLB,128,FF,220,asic_fpga_latency
Throughput,4.055511846150103,catapult,LUT,736,FF,220,asic_fpga_latency
Throughput,4.055511846150103,catapult,FF,220,FF,220,asic_fpga_latency
Throughput,4.055511846150103,catapult,DSP,1,FF,220,asic_fpga_latency
Throughput,4.055511846150103,catapult,BRAM,0,FF,220,asic_fpga_latency
Throughput,2.417432589892231,catapult,CLB,141,FF,273,asic_fpga_latency
Throughput,2.417432589892231,catapult,LUT,923,FF,273,asic_fpga_latency
Throughput,2.417432589892231,catapult,FF,273,FF,273,asic_fpga_latency
Throughput,2.417432589892231,catapult,DSP,1,FF,273,asic_fpga_latency
Throughput,2.417432589892231,catapult,BRAM,0,FF,273,asic_fpga_latency
Throughput,2.7027392262057592,catapult,CLB,141,FF,275,asic_fpga_latency
Throughput,2.7027392262057592,catapult,LUT,856,FF,275,asic_fpga_latency
Throughput,2.7027392262057592,catapult,FF,275,FF,275,asic_fpga_latency
Throughput,2.7027392262057592,catapult,DSP,1,FF,275,asic_fpga_latency
Throughput,2.7027392262057592,catapult,BRAM,0,FF,275,asic_fpga_latency
Throughput,3.3989096297907633,catapult,CLB,141,FF,259,asic_fpga_latency
Throughput,3.3989096297907633,catapult,LUT,893,FF,259,asic_fpga_latency
Throughput,3.3989096297907633,catapult,FF,259,FF,259,asic_fpga_latency
Throughput,3.3989096297907633,catapult,DSP,1,FF,259,asic_fpga_latency
Throughput,3.3989096297907633,catapult,BRAM,0,FF,259,asic_fpga_latency
Throughput,3.3815199932369597,catapult,CLB,151,FF,266,asic_fpga_latency
Throughput,3.3815199932369597,catapult,LUT,926,FF,266,asic_fpga_latency
Throughput,3.3815199932369597,catapult,FF,266,FF,266,asic_fpga_latency
Throughput,3.3815199932369597,catapult,DSP,1,FF,266,asic_fpga_latency
Throughput,3.3815199932369597,catapult,BRAM,0,FF,266,asic_fpga_latency
Throughput,3.9513821934912827,catapult,CLB,152,FF,268,asic_fpga_latency
Throughput,3.9513821934912827,catapult,LUT,937,FF,268,asic_fpga_latency
Throughput,3.9513821934912827,catapult,FF,268,FF,268,asic_fpga_latency
Throughput,3.9513821934912827,catapult,DSP,1,FF,268,asic_fpga_latency
Throughput,3.9513821934912827,catapult,BRAM,0,FF,268,asic_fpga_latency
Throughput,3.706669038934851,catapult,CLB,151,FF,264,asic_fpga_latency
Throughput,3.706669038934851,catapult,LUT,908,FF,264,asic_fpga_latency
Throughput,3.706669038934851,catapult,FF,264,FF,264,asic_fpga_latency
Throughput,3.706669038934851,catapult,DSP,1,FF,264,asic_fpga_latency
Throughput,3.706669038934851,catapult,BRAM,0,FF,264,asic_fpga_latency
Throughput,2.190633290177858,catapult,CLB,117,FF,285,asic_fpga_latency
Throughput,2.190633290177858,catapult,LUT,720,FF,285,asic_fpga_latency
Throughput,2.190633290177858,catapult,FF,285,FF,285,asic_fpga_latency
Throughput,2.190633290177858,catapult,DSP,1,FF,285,asic_fpga_latency
Throughput,2.190633290177858,catapult,BRAM,0,FF,285,asic_fpga_latency
Throughput,2.8548263694602096,catapult,CLB,136,FF,296,asic_fpga_latency
Throughput,2.8548263694602096,catapult,LUT,815,FF,296,asic_fpga_latency
Throughput,2.8548263694602096,catapult,FF,296,FF,296,asic_fpga_latency
Throughput,2.8548263694602096,catapult,DSP,1,FF,296,asic_fpga_latency
Throughput,2.8548263694602096,catapult,BRAM,0,FF,296,asic_fpga_latency
Throughput,3.496870301080533,catapult,CLB,133,FF,281,asic_fpga_latency
Throughput,3.496870301080533,catapult,LUT,813,FF,281,asic_fpga_latency
Throughput,3.496870301080533,catapult,FF,281,FF,281,asic_fpga_latency
Throughput,3.496870301080533,catapult,DSP,1,FF,281,asic_fpga_latency
Throughput,3.496870301080533,catapult,BRAM,0,FF,281,asic_fpga_latency
Throughput,3.932378813915902,catapult,CLB,132,FF,284,asic_fpga_latency
Throughput,3.932378813915902,catapult,LUT,820,FF,284,asic_fpga_latency
Throughput,3.932378813915902,catapult,FF,284,FF,284,asic_fpga_latency
Throughput,3.932378813915902,catapult,DSP,1,FF,284,asic_fpga_latency
Throughput,3.932378813915902,catapult,BRAM,0,FF,284,asic_fpga_latency
Throughput,3.7302436968207133,catapult,CLB,144,FF,285,asic_fpga_latency
Throughput,3.7302436968207133,catapult,LUT,851,FF,285,asic_fpga_latency
Throughput,3.7302436968207133,catapult,FF,285,FF,285,asic_fpga_latency
Throughput,3.7302436968207133,catapult,DSP,1,FF,285,asic_fpga_latency
Throughput,3.7302436968207133,catapult,BRAM,0,FF,285,asic_fpga_latency
Throughput,4.149343158977934,catapult,CLB,139,FF,286,asic_fpga_latency
Throughput,4.149343158977934,catapult,LUT,852,FF,286,asic_fpga_latency
Throughput,4.149343158977934,catapult,FF,286,FF,286,asic_fpga_latency
Throughput,4.149343158977934,catapult,DSP,1,FF,286,asic_fpga_latency
Throughput,4.149343158977934,catapult,BRAM,0,FF,286,asic_fpga_latency
Throughput,2.2901742364559095,catapult,CLB,173,FF,338,asic_fpga_latency
Throughput,2.2901742364559095,catapult,LUT,1097,FF,338,asic_fpga_latency
Throughput,2.2901742364559095,catapult,FF,338,FF,338,asic_fpga_latency
Throughput,2.2901742364559095,catapult,DSP,1,FF,338,asic_fpga_latency
Throughput,2.2901742364559095,catapult,BRAM,0,FF,338,asic_fpga_latency
Throughput,2.780272299869049,catapult,CLB,195,FF,329,asic_fpga_latency
Throughput,2.780272299869049,catapult,LUT,1209,FF,329,asic_fpga_latency
Throughput,2.780272299869049,catapult,FF,329,FF,329,asic_fpga_latency
Throughput,2.780272299869049,catapult,DSP,1,FF,329,asic_fpga_latency
Throughput,2.780272299869049,catapult,BRAM,0,FF,329,asic_fpga_latency
Throughput,2.873398080570082,catapult,CLB,183,FF,308,asic_fpga_latency
Throughput,2.873398080570082,catapult,LUT,1150,FF,308,asic_fpga_latency
Throughput,2.873398080570082,catapult,FF,308,FF,308,asic_fpga_latency
Throughput,2.873398080570082,catapult,DSP,1,FF,308,asic_fpga_latency
Throughput,2.873398080570082,catapult,BRAM,0,FF,308,asic_fpga_latency
Throughput,3.3638547083874353,catapult,CLB,201,FF,312,asic_fpga_latency
Throughput,3.3638547083874353,catapult,LUT,1226,FF,312,asic_fpga_latency
Throughput,3.3638547083874353,catapult,FF,312,FF,312,asic_fpga_latency
Throughput,3.3638547083874353,catapult,DSP,1,FF,312,asic_fpga_latency
Throughput,3.3638547083874353,catapult,BRAM,0,FF,312,asic_fpga_latency
Throughput,3.1559081756957204,catapult,CLB,205,FF,313,asic_fpga_latency
Throughput,3.1559081756957204,catapult,LUT,1276,FF,313,asic_fpga_latency
Throughput,3.1559081756957204,catapult,FF,313,FF,313,asic_fpga_latency
Throughput,3.1559081756957204,catapult,DSP,1,FF,313,asic_fpga_latency
Throughput,3.1559081756957204,catapult,BRAM,0,FF,313,asic_fpga_latency
Throughput,3.265423411126604,catapult,CLB,203,FF,313,asic_fpga_latency
Throughput,3.265423411126604,catapult,LUT,1270,FF,313,asic_fpga_latency
Throughput,3.265423411126604,catapult,FF,313,FF,313,asic_fpga_latency
Throughput,3.265423411126604,catapult,DSP,1,FF,313,asic_fpga_latency
Throughput,3.265423411126604,catapult,BRAM,0,FF,313,asic_fpga_latency
Throughput,2.149432872136687,catapult,CLB,121,FF,315,asic_fpga_latency
Throughput,2.149432872136687,catapult,LUT,762,FF,315,asic_fpga_latency
Throughput,2.149432872136687,catapult,FF,315,FF,315,asic_fpga_latency
Throughput,2.149432872136687,catapult,DSP,1,FF,315,asic_fpga_latency
Throughput,2.149432872136687,catapult,BRAM,0,FF,315,asic_fpga_latency
Throughput,2.6518516554183957,catapult,CLB,154,FF,326,asic_fpga_latency
Throughput,2.6518516554183957,catapult,LUT,874,FF,326,asic_fpga_latency
Throughput,2.6518516554183957,catapult,FF,326,FF,326,asic_fpga_latency
Throughput,2.6518516554183957,catapult,DSP,1,FF,326,asic_fpga_latency
Throughput,2.6518516554183957,catapult,BRAM,0,FF,326,asic_fpga_latency
Throughput,3.222583867745158,catapult,CLB,156,FF,317,asic_fpga_latency
Throughput,3.222583867745158,catapult,LUT,925,FF,317,asic_fpga_latency
Throughput,3.222583867745158,catapult,FF,317,FF,317,asic_fpga_latency
Throughput,3.222583867745158,catapult,DSP,1,FF,317,asic_fpga_latency
Throughput,3.222583867745158,catapult,BRAM,0,FF,317,asic_fpga_latency
Throughput,3.6347247059507715,catapult,CLB,161,FF,320,asic_fpga_latency
Throughput,3.6347247059507715,catapult,LUT,943,FF,320,asic_fpga_latency
Throughput,3.6347247059507715,catapult,FF,320,FF,320,asic_fpga_latency
Throughput,3.6347247059507715,catapult,DSP,1,FF,320,asic_fpga_latency
Throughput,3.6347247059507715,catapult,BRAM,0,FF,320,asic_fpga_latency
Throughput,3.8535942473545073,catapult,CLB,163,FF,321,asic_fpga_latency
Throughput,3.8535942473545073,catapult,LUT,958,FF,321,asic_fpga_latency
Throughput,3.8535942473545073,catapult,FF,321,FF,321,asic_fpga_latency
Throughput,3.8535942473545073,catapult,DSP,1,FF,321,asic_fpga_latency
Throughput,3.8535942473545073,catapult,BRAM,0,FF,321,asic_fpga_latency
Throughput,3.9578724061093715,catapult,CLB,165,FF,322,asic_fpga_latency
Throughput,3.9578724061093715,catapult,LUT,964,FF,322,asic_fpga_latency
Throughput,3.9578724061093715,catapult,FF,322,FF,322,asic_fpga_latency
Throughput,3.9578724061093715,catapult,DSP,1,FF,322,asic_fpga_latency
Throughput,3.9578724061093715,catapult,BRAM,0,FF,322,asic_fpga_latency
Throughput,2.372839529608292,catapult,CLB,162,FF,245,asic_fpga_latency
Throughput,2.372839529608292,catapult,LUT,1041,FF,245,asic_fpga_latency
Throughput,2.372839529608292,catapult,FF,245,FF,245,asic_fpga_latency
Throughput,2.372839529608292,catapult,DSP,1,FF,245,asic_fpga_latency
Throughput,2.372839529608292,catapult,BRAM,0,FF,245,asic_fpga_latency
Throughput,2.6762082411156576,catapult,CLB,169,FF,341,asic_fpga_latency
Throughput,2.6762082411156576,catapult,LUT,1009,FF,341,asic_fpga_latency
Throughput,2.6762082411156576,catapult,FF,341,FF,341,asic_fpga_latency
Throughput,2.6762082411156576,catapult,DSP,1,FF,341,asic_fpga_latency
Throughput,2.6762082411156576,catapult,BRAM,0,FF,341,asic_fpga_latency
Throughput,3.4597407270299163,catapult,CLB,184,FF,345,asic_fpga_latency
Throughput,3.4597407270299163,catapult,LUT,1099,FF,345,asic_fpga_latency
Throughput,3.4597407270299163,catapult,FF,345,FF,345,asic_fpga_latency
Throughput,3.4597407270299163,catapult,DSP,1,FF,345,asic_fpga_latency
Throughput,3.4597407270299163,catapult,BRAM,0,FF,345,asic_fpga_latency
Throughput,3.38640966074948,catapult,CLB,181,FF,348,asic_fpga_latency
Throughput,3.38640966074948,catapult,LUT,1111,FF,348,asic_fpga_latency
Throughput,3.38640966074948,catapult,FF,348,FF,348,asic_fpga_latency
Throughput,3.38640966074948,catapult,DSP,1,FF,348,asic_fpga_latency
Throughput,3.38640966074948,catapult,BRAM,0,FF,348,asic_fpga_latency
Throughput,3.6836754239910414,catapult,CLB,187,FF,349,asic_fpga_latency
Throughput,3.6836754239910414,catapult,LUT,1118,FF,349,asic_fpga_latency
Throughput,3.6836754239910414,catapult,FF,349,FF,349,asic_fpga_latency
Throughput,3.6836754239910414,catapult,DSP,1,FF,349,asic_fpga_latency
Throughput,3.6836754239910414,catapult,BRAM,0,FF,349,asic_fpga_latency
Throughput,3.323904524166448,catapult,CLB,182,FF,350,asic_fpga_latency
Throughput,3.323904524166448,catapult,LUT,1112,FF,350,asic_fpga_latency
Throughput,3.323904524166448,catapult,FF,350,FF,350,asic_fpga_latency
Throughput,3.323904524166448,catapult,DSP,1,FF,350,asic_fpga_latency
Throughput,3.323904524166448,catapult,BRAM,0,FF,350,asic_fpga_latency
Throughput,2.182576924923719,catapult,CLB,141,FF,345,asic_fpga_latency
Throughput,2.182576924923719,catapult,LUT,832,FF,345,asic_fpga_latency
Throughput,2.182576924923719,catapult,FF,345,FF,345,asic_fpga_latency
Throughput,2.182576924923719,catapult,DSP,1,FF,345,asic_fpga_latency
Throughput,2.182576924923719,catapult,BRAM,0,FF,345,asic_fpga_latency
Throughput,3.4437989234684565,catapult,CLB,150,FF,362,asic_fpga_latency
Throughput,3.4437989234684565,catapult,LUT,895,FF,362,asic_fpga_latency
Throughput,3.4437989234684565,catapult,FF,362,FF,362,asic_fpga_latency
Throughput,3.4437989234684565,catapult,DSP,1,FF,362,asic_fpga_latency
Throughput,3.4437989234684565,catapult,BRAM,0,FF,362,asic_fpga_latency
Throughput,3.380628323580221,catapult,CLB,162,FF,353,asic_fpga_latency
Throughput,3.380628323580221,catapult,LUT,922,FF,353,asic_fpga_latency
Throughput,3.380628323580221,catapult,FF,353,FF,353,asic_fpga_latency
Throughput,3.380628323580221,catapult,DSP,1,FF,353,asic_fpga_latency
Throughput,3.380628323580221,catapult,BRAM,0,FF,353,asic_fpga_latency
Throughput,3.672730344465379,catapult,CLB,164,FF,356,asic_fpga_latency
Throughput,3.672730344465379,catapult,LUT,971,FF,356,asic_fpga_latency
Throughput,3.672730344465379,catapult,FF,356,FF,356,asic_fpga_latency
Throughput,3.672730344465379,catapult,DSP,1,FF,356,asic_fpga_latency
Throughput,3.672730344465379,catapult,BRAM,0,FF,356,asic_fpga_latency
Throughput,3.746342633004529,catapult,CLB,167,FF,357,asic_fpga_latency
Throughput,3.746342633004529,catapult,LUT,978,FF,357,asic_fpga_latency
Throughput,3.746342633004529,catapult,FF,357,FF,357,asic_fpga_latency
Throughput,3.746342633004529,catapult,DSP,1,FF,357,asic_fpga_latency
Throughput,3.746342633004529,catapult,BRAM,0,FF,357,asic_fpga_latency
Throughput,4.286014306715756,catapult,CLB,159,FF,358,asic_fpga_latency
Throughput,4.286014306715756,catapult,LUT,959,FF,358,asic_fpga_latency
Throughput,4.286014306715756,catapult,FF,358,FF,358,asic_fpga_latency
Throughput,4.286014306715756,catapult,DSP,1,FF,358,asic_fpga_latency
Throughput,4.286014306715756,catapult,BRAM,0,FF,358,asic_fpga_latency
Throughput,2.266191370796498,catapult,CLB,255,FF,280,asic_fpga_latency
Throughput,2.266191370796498,catapult,LUT,1534,FF,280,asic_fpga_latency
Throughput,2.266191370796498,catapult,FF,280,FF,280,asic_fpga_latency
Throughput,2.266191370796498,catapult,DSP,1,FF,280,asic_fpga_latency
Throughput,2.266191370796498,catapult,BRAM,0,FF,280,asic_fpga_latency
Throughput,2.998617637269219,catapult,CLB,250,FF,299,asic_fpga_latency
Throughput,2.998617637269219,catapult,LUT,1618,FF,299,asic_fpga_latency
Throughput,2.998617637269219,catapult,FF,299,FF,299,asic_fpga_latency
Throughput,2.998617637269219,catapult,DSP,1,FF,299,asic_fpga_latency
Throughput,2.998617637269219,catapult,BRAM,0,FF,299,asic_fpga_latency
Throughput,2.96551990012129,catapult,CLB,262,FF,247,asic_fpga_latency
Throughput,2.96551990012129,catapult,LUT,1650,FF,247,asic_fpga_latency
Throughput,2.96551990012129,catapult,FF,247,FF,247,asic_fpga_latency
Throughput,2.96551990012129,catapult,DSP,1,FF,247,asic_fpga_latency
Throughput,2.96551990012129,catapult,BRAM,0,FF,247,asic_fpga_latency
Throughput,3.338385423273888,catapult,CLB,271,FF,251,asic_fpga_latency
Throughput,3.338385423273888,catapult,LUT,1692,FF,251,asic_fpga_latency
Throughput,3.338385423273888,catapult,FF,251,FF,251,asic_fpga_latency
Throughput,3.338385423273888,catapult,DSP,1,FF,251,asic_fpga_latency
Throughput,3.338385423273888,catapult,BRAM,0,FF,251,asic_fpga_latency
Throughput,3.5739303226544297,catapult,CLB,275,FF,252,asic_fpga_latency
Throughput,3.5739303226544297,catapult,LUT,1659,FF,252,asic_fpga_latency
Throughput,3.5739303226544297,catapult,FF,252,FF,252,asic_fpga_latency
Throughput,3.5739303226544297,catapult,DSP,1,FF,252,asic_fpga_latency
Throughput,3.5739303226544297,catapult,BRAM,0,FF,252,asic_fpga_latency
Throughput,3.3683416306815506,catapult,CLB,257,FF,251,asic_fpga_latency
Throughput,3.3683416306815506,catapult,LUT,1643,FF,251,asic_fpga_latency
Throughput,3.3683416306815506,catapult,FF,251,FF,251,asic_fpga_latency
Throughput,3.3683416306815506,catapult,DSP,1,FF,251,asic_fpga_latency
Throughput,3.3683416306815506,catapult,BRAM,0,FF,251,asic_fpga_latency
Throughput,2.0813603771425004,catapult,CLB,164,FF,262,asic_fpga_latency
Throughput,2.0813603771425004,catapult,LUT,1002,FF,262,asic_fpga_latency
Throughput,2.0813603771425004,catapult,FF,262,FF,262,asic_fpga_latency
Throughput,2.0813603771425004,catapult,DSP,1,FF,262,asic_fpga_latency
Throughput,2.0813603771425004,catapult,BRAM,0,FF,262,asic_fpga_latency
Throughput,2.4107655144814686,catapult,CLB,148,FF,250,asic_fpga_latency
Throughput,2.4107655144814686,catapult,LUT,893,FF,250,asic_fpga_latency
Throughput,2.4107655144814686,catapult,FF,250,FF,250,asic_fpga_latency
Throughput,2.4107655144814686,catapult,DSP,1,FF,250,asic_fpga_latency
Throughput,2.4107655144814686,catapult,BRAM,0,FF,250,asic_fpga_latency
Throughput,3.0715455095540425,catapult,CLB,137,FF,221,asic_fpga_latency
Throughput,3.0715455095540425,catapult,LUT,878,FF,221,asic_fpga_latency
Throughput,3.0715455095540425,catapult,FF,221,FF,221,asic_fpga_latency
Throughput,3.0715455095540425,catapult,DSP,1,FF,221,asic_fpga_latency
Throughput,3.0715455095540425,catapult,BRAM,0,FF,221,asic_fpga_latency
Throughput,3.0782964707330964,catapult,CLB,140,FF,222,asic_fpga_latency
Throughput,3.0782964707330964,catapult,LUT,886,FF,222,asic_fpga_latency
Throughput,3.0782964707330964,catapult,FF,222,FF,222,asic_fpga_latency
Throughput,3.0782964707330964,catapult,DSP,1,FF,222,asic_fpga_latency
Throughput,3.0782964707330964,catapult,BRAM,0,FF,222,asic_fpga_latency
Throughput,4.158540186053088,catapult,CLB,144,FF,223,asic_fpga_latency
Throughput,4.158540186053088,catapult,LUT,887,FF,223,asic_fpga_latency
Throughput,4.158540186053088,catapult,FF,223,FF,223,asic_fpga_latency
Throughput,4.158540186053088,catapult,DSP,1,FF,223,asic_fpga_latency
Throughput,4.158540186053088,catapult,BRAM,0,FF,223,asic_fpga_latency
Throughput,3.3973853722175416,catapult,CLB,145,FF,224,asic_fpga_latency
Throughput,3.3973853722175416,catapult,LUT,867,FF,224,asic_fpga_latency
Throughput,3.3973853722175416,catapult,FF,224,FF,224,asic_fpga_latency
Throughput,3.3973853722175416,catapult,DSP,1,FF,224,asic_fpga_latency
Throughput,3.3973853722175416,catapult,BRAM,0,FF,224,asic_fpga_latency
Throughput,2.1548008963971728,catapult,CLB,186,FF,277,asic_fpga_latency
Throughput,2.1548008963971728,catapult,LUT,1216,FF,277,asic_fpga_latency
Throughput,2.1548008963971728,catapult,FF,277,FF,277,asic_fpga_latency
Throughput,2.1548008963971728,catapult,DSP,1,FF,277,asic_fpga_latency
Throughput,2.1548008963971728,catapult,BRAM,0,FF,277,asic_fpga_latency
Throughput,2.5258138172119056,catapult,CLB,174,FF,284,asic_fpga_latency
Throughput,2.5258138172119056,catapult,LUT,1066,FF,284,asic_fpga_latency
Throughput,2.5258138172119056,catapult,FF,284,FF,284,asic_fpga_latency
Throughput,2.5258138172119056,catapult,DSP,1,FF,284,asic_fpga_latency
Throughput,2.5258138172119056,catapult,BRAM,0,FF,284,asic_fpga_latency
Throughput,3.031074576558882,catapult,CLB,152,FF,246,asic_fpga_latency
Throughput,3.031074576558882,catapult,LUT,985,FF,246,asic_fpga_latency
Throughput,3.031074576558882,catapult,FF,246,FF,246,asic_fpga_latency
Throughput,3.031074576558882,catapult,DSP,1,FF,246,asic_fpga_latency
Throughput,3.031074576558882,catapult,BRAM,0,FF,246,asic_fpga_latency
Throughput,3.1547831244341107,catapult,CLB,160,FF,247,asic_fpga_latency
Throughput,3.1547831244341107,catapult,LUT,1000,FF,247,asic_fpga_latency
Throughput,3.1547831244341107,catapult,FF,247,FF,247,asic_fpga_latency
Throughput,3.1547831244341107,catapult,DSP,1,FF,247,asic_fpga_latency
Throughput,3.1547831244341107,catapult,BRAM,0,FF,247,asic_fpga_latency
Throughput,3.362576540648506,catapult,CLB,160,FF,248,asic_fpga_latency
Throughput,3.362576540648506,catapult,LUT,1002,FF,248,asic_fpga_latency
Throughput,3.362576540648506,catapult,FF,248,FF,248,asic_fpga_latency
Throughput,3.362576540648506,catapult,DSP,1,FF,248,asic_fpga_latency
Throughput,3.362576540648506,catapult,BRAM,0,FF,248,asic_fpga_latency
Throughput,3.4732352491698966,catapult,CLB,166,FF,249,asic_fpga_latency
Throughput,3.4732352491698966,catapult,LUT,992,FF,249,asic_fpga_latency
Throughput,3.4732352491698966,catapult,FF,249,FF,249,asic_fpga_latency
Throughput,3.4732352491698966,catapult,DSP,1,FF,249,asic_fpga_latency
Throughput,3.4732352491698966,catapult,BRAM,0,FF,249,asic_fpga_latency
Throughput,2.10335464031584,catapult,CLB,166,FF,288,asic_fpga_latency
Throughput,2.10335464031584,catapult,LUT,1081,FF,288,asic_fpga_latency
Throughput,2.10335464031584,catapult,FF,288,FF,288,asic_fpga_latency
Throughput,2.10335464031584,catapult,DSP,1,FF,288,asic_fpga_latency
Throughput,2.10335464031584,catapult,BRAM,0,FF,288,asic_fpga_latency
Throughput,2.5236847816760295,catapult,CLB,161,FF,301,asic_fpga_latency
Throughput,2.5236847816760295,catapult,LUT,1031,FF,301,asic_fpga_latency
Throughput,2.5236847816760295,catapult,FF,301,FF,301,asic_fpga_latency
Throughput,2.5236847816760295,catapult,DSP,1,FF,301,asic_fpga_latency
Throughput,2.5236847816760295,catapult,BRAM,0,FF,301,asic_fpga_latency
Throughput,2.800155688656289,catapult,CLB,149,FF,271,asic_fpga_latency
Throughput,2.800155688656289,catapult,LUT,946,FF,271,asic_fpga_latency
Throughput,2.800155688656289,catapult,FF,271,FF,271,asic_fpga_latency
Throughput,2.800155688656289,catapult,DSP,1,FF,271,asic_fpga_latency
Throughput,2.800155688656289,catapult,BRAM,0,FF,271,asic_fpga_latency
Throughput,3.0647865222947894,catapult,CLB,148,FF,268,asic_fpga_latency
Throughput,3.0647865222947894,catapult,LUT,959,FF,268,asic_fpga_latency
Throughput,3.0647865222947894,catapult,FF,268,FF,268,asic_fpga_latency
Throughput,3.0647865222947894,catapult,DSP,1,FF,268,asic_fpga_latency
Throughput,3.0647865222947894,catapult,BRAM,0,FF,268,asic_fpga_latency
Throughput,3.9030482807072326,catapult,CLB,157,FF,268,asic_fpga_latency
Throughput,3.9030482807072326,catapult,LUT,953,FF,268,asic_fpga_latency
Throughput,3.9030482807072326,catapult,FF,268,FF,268,asic_fpga_latency
Throughput,3.9030482807072326,catapult,DSP,1,FF,268,asic_fpga_latency
Throughput,3.9030482807072326,catapult,BRAM,0,FF,268,asic_fpga_latency
Throughput,3.32124400515457,catapult,CLB,162,FF,268,asic_fpga_latency
Throughput,3.32124400515457,catapult,LUT,946,FF,268,asic_fpga_latency
Throughput,3.32124400515457,catapult,FF,268,FF,268,asic_fpga_latency
Throughput,3.32124400515457,catapult,DSP,1,FF,268,asic_fpga_latency
Throughput,3.32124400515457,catapult,BRAM,0,FF,268,asic_fpga_latency
Throughput,2.06557796937161,catapult,CLB,229,FF,304,asic_fpga_latency
Throughput,2.06557796937161,catapult,LUT,1519,FF,304,asic_fpga_latency
Throughput,2.06557796937161,catapult,FF,304,FF,304,asic_fpga_latency
Throughput,2.06557796937161,catapult,DSP,1,FF,304,asic_fpga_latency
Throughput,2.06557796937161,catapult,BRAM,0,FF,304,asic_fpga_latency
Throughput,2.3785455194148777,catapult,CLB,249,FF,321,asic_fpga_latency
Throughput,2.3785455194148777,catapult,LUT,1580,FF,321,asic_fpga_latency
Throughput,2.3785455194148777,catapult,FF,321,FF,321,asic_fpga_latency
Throughput,2.3785455194148777,catapult,DSP,1,FF,321,asic_fpga_latency
Throughput,2.3785455194148777,catapult,BRAM,0,FF,321,asic_fpga_latency
Throughput,2.930359994725352,catapult,CLB,236,FF,287,asic_fpga_latency
Throughput,2.930359994725352,catapult,LUT,1484,FF,287,asic_fpga_latency
Throughput,2.930359994725352,catapult,FF,287,FF,287,asic_fpga_latency
Throughput,2.930359994725352,catapult,DSP,1,FF,287,asic_fpga_latency
Throughput,2.930359994725352,catapult,BRAM,0,FF,287,asic_fpga_latency
Throughput,2.9809013649547347,catapult,CLB,229,FF,284,asic_fpga_latency
Throughput,2.9809013649547347,catapult,LUT,1445,FF,284,asic_fpga_latency
Throughput,2.9809013649547347,catapult,FF,284,FF,284,asic_fpga_latency
Throughput,2.9809013649547347,catapult,DSP,1,FF,284,asic_fpga_latency
Throughput,2.9809013649547347,catapult,BRAM,0,FF,284,asic_fpga_latency
Throughput,3.5242166547430673,catapult,CLB,223,FF,284,asic_fpga_latency
Throughput,3.5242166547430673,catapult,LUT,1433,FF,284,asic_fpga_latency
Throughput,3.5242166547430673,catapult,FF,284,FF,284,asic_fpga_latency
Throughput,3.5242166547430673,catapult,DSP,1,FF,284,asic_fpga_latency
Throughput,3.5242166547430673,catapult,BRAM,0,FF,284,asic_fpga_latency
Throughput,3.2093147150288996,catapult,CLB,249,FF,284,asic_fpga_latency
Throughput,3.2093147150288996,catapult,LUT,1485,FF,284,asic_fpga_latency
Throughput,3.2093147150288996,catapult,FF,284,FF,284,asic_fpga_latency
Throughput,3.2093147150288996,catapult,DSP,1,FF,284,asic_fpga_latency
Throughput,3.2093147150288996,catapult,BRAM,0,FF,284,asic_fpga_latency
Throughput,2.0790064012607092,catapult,CLB,190,FF,318,asic_fpga_latency
Throughput,2.0790064012607092,catapult,LUT,1176,FF,318,asic_fpga_latency
Throughput,2.0790064012607092,catapult,FF,318,FF,318,asic_fpga_latency
Throughput,2.0790064012607092,catapult,DSP,1,FF,318,asic_fpga_latency
Throughput,2.0790064012607092,catapult,BRAM,0,FF,318,asic_fpga_latency
Throughput,2.520567833521536,catapult,CLB,199,FF,337,asic_fpga_latency
Throughput,2.520567833521536,catapult,LUT,1219,FF,337,asic_fpga_latency
Throughput,2.520567833521536,catapult,FF,337,FF,337,asic_fpga_latency
Throughput,2.520567833521536,catapult,DSP,1,FF,337,asic_fpga_latency
Throughput,2.520567833521536,catapult,BRAM,0,FF,337,asic_fpga_latency
Throughput,2.8843130864169044,catapult,CLB,174,FF,307,asic_fpga_latency
Throughput,2.8843130864169044,catapult,LUT,1049,FF,307,asic_fpga_latency
Throughput,2.8843130864169044,catapult,FF,307,FF,307,asic_fpga_latency
Throughput,2.8843130864169044,catapult,DSP,1,FF,307,asic_fpga_latency
Throughput,2.8843130864169044,catapult,BRAM,0,FF,307,asic_fpga_latency
Throughput,3.125888924662951,catapult,CLB,173,FF,304,asic_fpga_latency
Throughput,3.125888924662951,catapult,LUT,1062,FF,304,asic_fpga_latency
Throughput,3.125888924662951,catapult,FF,304,FF,304,asic_fpga_latency
Throughput,3.125888924662951,catapult,DSP,1,FF,304,asic_fpga_latency
Throughput,3.125888924662951,catapult,BRAM,0,FF,304,asic_fpga_latency
Throughput,3.1376978710719943,catapult,CLB,176,FF,304,asic_fpga_latency
Throughput,3.1376978710719943,catapult,LUT,1086,FF,304,asic_fpga_latency
Throughput,3.1376978710719943,catapult,FF,304,FF,304,asic_fpga_latency
Throughput,3.1376978710719943,catapult,DSP,1,FF,304,asic_fpga_latency
Throughput,3.1376978710719943,catapult,BRAM,0,FF,304,asic_fpga_latency
Throughput,3.3533303600470807,catapult,CLB,174,FF,304,asic_fpga_latency
Throughput,3.3533303600470807,catapult,LUT,1078,FF,304,asic_fpga_latency
Throughput,3.3533303600470807,catapult,FF,304,FF,304,asic_fpga_latency
Throughput,3.3533303600470807,catapult,DSP,1,FF,304,asic_fpga_latency
Throughput,3.3533303600470807,catapult,BRAM,0,FF,304,asic_fpga_latency
Throughput,2.2507061590574042,catapult,CLB,224,FF,253,asic_fpga_latency
Throughput,2.2507061590574042,catapult,LUT,1418,FF,253,asic_fpga_latency
Throughput,2.2507061590574042,catapult,FF,253,FF,253,asic_fpga_latency
Throughput,2.2507061590574042,catapult,DSP,1,FF,253,asic_fpga_latency
Throughput,2.2507061590574042,catapult,BRAM,0,FF,253,asic_fpga_latency
Throughput,2.6169447170428524,catapult,CLB,209,FF,354,asic_fpga_latency
Throughput,2.6169447170428524,catapult,LUT,1292,FF,354,asic_fpga_latency
Throughput,2.6169447170428524,catapult,FF,354,FF,354,asic_fpga_latency
Throughput,2.6169447170428524,catapult,DSP,1,FF,354,asic_fpga_latency
Throughput,2.6169447170428524,catapult,BRAM,0,FF,354,asic_fpga_latency
Throughput,2.9672005649549877,catapult,CLB,211,FF,316,asic_fpga_latency
Throughput,2.9672005649549877,catapult,LUT,1299,FF,316,asic_fpga_latency
Throughput,2.9672005649549877,catapult,FF,316,FF,316,asic_fpga_latency
Throughput,2.9672005649549877,catapult,DSP,1,FF,316,asic_fpga_latency
Throughput,2.9672005649549877,catapult,BRAM,0,FF,316,asic_fpga_latency
Throughput,3.2232070910556,catapult,CLB,210,FF,317,asic_fpga_latency
Throughput,3.2232070910556,catapult,LUT,1251,FF,317,asic_fpga_latency
Throughput,3.2232070910556,catapult,FF,317,FF,317,asic_fpga_latency
Throughput,3.2232070910556,catapult,DSP,1,FF,317,asic_fpga_latency
Throughput,3.2232070910556,catapult,BRAM,0,FF,317,asic_fpga_latency
Throughput,3.328163585896574,catapult,CLB,211,FF,318,asic_fpga_latency
Throughput,3.328163585896574,catapult,LUT,1282,FF,318,asic_fpga_latency
Throughput,3.328163585896574,catapult,FF,318,FF,318,asic_fpga_latency
Throughput,3.328163585896574,catapult,DSP,1,FF,318,asic_fpga_latency
Throughput,3.328163585896574,catapult,BRAM,0,FF,318,asic_fpga_latency
Throughput,3.390738536760692,catapult,CLB,205,FF,319,asic_fpga_latency
Throughput,3.390738536760692,catapult,LUT,1245,FF,319,asic_fpga_latency
Throughput,3.390738536760692,catapult,FF,319,FF,319,asic_fpga_latency
Throughput,3.390738536760692,catapult,DSP,1,FF,319,asic_fpga_latency
Throughput,3.390738536760692,catapult,BRAM,0,FF,319,asic_fpga_latency
Throughput,2.1369804466289133,catapult,CLB,205,FF,348,asic_fpga_latency
Throughput,2.1369804466289133,catapult,LUT,1238,FF,348,asic_fpga_latency
Throughput,2.1369804466289133,catapult,FF,348,FF,348,asic_fpga_latency
Throughput,2.1369804466289133,catapult,DSP,1,FF,348,asic_fpga_latency
Throughput,2.1369804466289133,catapult,BRAM,0,FF,348,asic_fpga_latency
Throughput,2.5326393901404347,catapult,CLB,210,FF,373,asic_fpga_latency
Throughput,2.5326393901404347,catapult,LUT,1250,FF,373,asic_fpga_latency
Throughput,2.5326393901404347,catapult,FF,373,FF,373,asic_fpga_latency
Throughput,2.5326393901404347,catapult,DSP,1,FF,373,asic_fpga_latency
Throughput,2.5326393901404347,catapult,BRAM,0,FF,373,asic_fpga_latency
Throughput,2.9304201050262564,catapult,CLB,183,FF,343,asic_fpga_latency
Throughput,2.9304201050262564,catapult,LUT,1064,FF,343,asic_fpga_latency
Throughput,2.9304201050262564,catapult,FF,343,FF,343,asic_fpga_latency
Throughput,2.9304201050262564,catapult,DSP,1,FF,343,asic_fpga_latency
Throughput,2.9304201050262564,catapult,BRAM,0,FF,343,asic_fpga_latency
Throughput,2.9986266290039163,catapult,CLB,177,FF,340,asic_fpga_latency
Throughput,2.9986266290039163,catapult,LUT,1087,FF,340,asic_fpga_latency
Throughput,2.9986266290039163,catapult,FF,340,FF,340,asic_fpga_latency
Throughput,2.9986266290039163,catapult,DSP,1,FF,340,asic_fpga_latency
Throughput,2.9986266290039163,catapult,BRAM,0,FF,340,asic_fpga_latency
Throughput,3.235554865303851,catapult,CLB,192,FF,340,asic_fpga_latency
Throughput,3.235554865303851,catapult,LUT,1105,FF,340,asic_fpga_latency
Throughput,3.235554865303851,catapult,FF,340,FF,340,asic_fpga_latency
Throughput,3.235554865303851,catapult,DSP,1,FF,340,asic_fpga_latency
Throughput,3.235554865303851,catapult,BRAM,0,FF,340,asic_fpga_latency
Throughput,3.22222043209976,catapult,CLB,188,FF,340,asic_fpga_latency
Throughput,3.22222043209976,catapult,LUT,1095,FF,340,asic_fpga_latency
Throughput,3.22222043209976,catapult,FF,340,FF,340,asic_fpga_latency
Throughput,3.22222043209976,catapult,DSP,1,FF,340,asic_fpga_latency
Throughput,3.22222043209976,catapult,BRAM,0,FF,340,asic_fpga_latency
Throughput,2.3700613845898606,catapult,CLB,292,FF,269,asic_fpga_latency
Throughput,2.3700613845898606,catapult,LUT,1881,FF,269,asic_fpga_latency
Throughput,2.3700613845898606,catapult,FF,269,FF,269,asic_fpga_latency
Throughput,2.3700613845898606,catapult,DSP,1,FF,269,asic_fpga_latency
Throughput,2.3700613845898606,catapult,BRAM,0,FF,269,asic_fpga_latency
Throughput,2.5942961804177336,catapult,CLB,329,FF,265,asic_fpga_latency
Throughput,2.5942961804177336,catapult,LUT,2078,FF,265,asic_fpga_latency
Throughput,2.5942961804177336,catapult,FF,265,FF,265,asic_fpga_latency
Throughput,2.5942961804177336,catapult,DSP,1,FF,265,asic_fpga_latency
Throughput,2.5942961804177336,catapult,BRAM,0,FF,265,asic_fpga_latency
Throughput,2.6603244531703085,catapult,CLB,305,FF,224,asic_fpga_latency
Throughput,2.6603244531703085,catapult,LUT,1852,FF,224,asic_fpga_latency
Throughput,2.6603244531703085,catapult,FF,224,FF,224,asic_fpga_latency
Throughput,2.6603244531703085,catapult,DSP,1,FF,224,asic_fpga_latency
Throughput,2.6603244531703085,catapult,BRAM,0,FF,224,asic_fpga_latency
Throughput,3.16408635424478,catapult,CLB,282,FF,222,asic_fpga_latency
Throughput,3.16408635424478,catapult,LUT,1819,FF,222,asic_fpga_latency
Throughput,3.16408635424478,catapult,FF,222,FF,222,asic_fpga_latency
Throughput,3.16408635424478,catapult,DSP,1,FF,222,asic_fpga_latency
Throughput,3.16408635424478,catapult,BRAM,0,FF,222,asic_fpga_latency
Throughput,3.4696681609370876,catapult,CLB,290,FF,219,asic_fpga_latency
Throughput,3.4696681609370876,catapult,LUT,1871,FF,219,asic_fpga_latency
Throughput,3.4696681609370876,catapult,FF,219,FF,219,asic_fpga_latency
Throughput,3.4696681609370876,catapult,DSP,1,FF,219,asic_fpga_latency
Throughput,3.4696681609370876,catapult,BRAM,0,FF,219,asic_fpga_latency
Throughput,3.3725789099150445,catapult,CLB,308,FF,222,asic_fpga_latency
Throughput,3.3725789099150445,catapult,LUT,1924,FF,222,asic_fpga_latency
Throughput,3.3725789099150445,catapult,FF,222,FF,222,asic_fpga_latency
Throughput,3.3725789099150445,catapult,DSP,1,FF,222,asic_fpga_latency
Throughput,3.3725789099150445,catapult,BRAM,0,FF,222,asic_fpga_latency
Throughput,2.139701083758599,catapult,CLB,175,FF,279,asic_fpga_latency
Throughput,2.139701083758599,catapult,LUT,1126,FF,279,asic_fpga_latency
Throughput,2.139701083758599,catapult,FF,279,FF,279,asic_fpga_latency
Throughput,2.139701083758599,catapult,DSP,1,FF,279,asic_fpga_latency
Throughput,2.139701083758599,catapult,BRAM,0,FF,279,asic_fpga_latency
Throughput,2.5269435354467005,catapult,CLB,151,FF,292,asic_fpga_latency
Throughput,2.5269435354467005,catapult,LUT,1019,FF,292,asic_fpga_latency
Throughput,2.5269435354467005,catapult,FF,292,FF,292,asic_fpga_latency
Throughput,2.5269435354467005,catapult,DSP,1,FF,292,asic_fpga_latency
Throughput,2.5269435354467005,catapult,BRAM,0,FF,292,asic_fpga_latency
Throughput,3.0393012038672067,catapult,CLB,150,FF,225,asic_fpga_latency
Throughput,3.0393012038672067,catapult,LUT,970,FF,225,asic_fpga_latency
Throughput,3.0393012038672067,catapult,FF,225,FF,225,asic_fpga_latency
Throughput,3.0393012038672067,catapult,DSP,1,FF,225,asic_fpga_latency
Throughput,3.0393012038672067,catapult,BRAM,0,FF,225,asic_fpga_latency
Throughput,3.081360235662431,catapult,CLB,163,FF,228,asic_fpga_latency
Throughput,3.081360235662431,catapult,LUT,987,FF,228,asic_fpga_latency
Throughput,3.081360235662431,catapult,FF,228,FF,228,asic_fpga_latency
Throughput,3.081360235662431,catapult,DSP,1,FF,228,asic_fpga_latency
Throughput,3.081360235662431,catapult,BRAM,0,FF,228,asic_fpga_latency
Throughput,3.588911698416572,catapult,CLB,149,FF,229,asic_fpga_latency
Throughput,3.588911698416572,catapult,LUT,937,FF,229,asic_fpga_latency
Throughput,3.588911698416572,catapult,FF,229,FF,229,asic_fpga_latency
Throughput,3.588911698416572,catapult,DSP,1,FF,229,asic_fpga_latency
Throughput,3.588911698416572,catapult,BRAM,0,FF,229,asic_fpga_latency
Throughput,3.338686360464612,catapult,CLB,176,FF,239,asic_fpga_latency
Throughput,3.338686360464612,catapult,LUT,1010,FF,239,asic_fpga_latency
Throughput,3.338686360464612,catapult,FF,239,FF,239,asic_fpga_latency
Throughput,3.338686360464612,catapult,DSP,1,FF,239,asic_fpga_latency
Throughput,3.338686360464612,catapult,BRAM,0,FF,239,asic_fpga_latency
Throughput,2.1942191103319195,catapult,CLB,274,FF,291,asic_fpga_latency
Throughput,2.1942191103319195,catapult,LUT,1654,FF,291,asic_fpga_latency
Throughput,2.1942191103319195,catapult,FF,291,FF,291,asic_fpga_latency
Throughput,2.1942191103319195,catapult,DSP,1,FF,291,asic_fpga_latency
Throughput,2.1942191103319195,catapult,BRAM,0,FF,291,asic_fpga_latency
Throughput,2.4952714605821966,catapult,CLB,209,FF,322,asic_fpga_latency
Throughput,2.4952714605821966,catapult,LUT,1329,FF,322,asic_fpga_latency
Throughput,2.4952714605821966,catapult,FF,322,FF,322,asic_fpga_latency
Throughput,2.4952714605821966,catapult,DSP,1,FF,322,asic_fpga_latency
Throughput,2.4952714605821966,catapult,BRAM,0,FF,322,asic_fpga_latency
Throughput,2.940112841530858,catapult,CLB,189,FF,266,asic_fpga_latency
Throughput,2.940112841530858,catapult,LUT,1174,FF,266,asic_fpga_latency
Throughput,2.940112841530858,catapult,FF,266,FF,266,asic_fpga_latency
Throughput,2.940112841530858,catapult,DSP,1,FF,266,asic_fpga_latency
Throughput,2.940112841530858,catapult,BRAM,0,FF,266,asic_fpga_latency
Throughput,3.293015842699219,catapult,CLB,189,FF,274,asic_fpga_latency
Throughput,3.293015842699219,catapult,LUT,1163,FF,274,asic_fpga_latency
Throughput,3.293015842699219,catapult,FF,274,FF,274,asic_fpga_latency
Throughput,3.293015842699219,catapult,DSP,1,FF,274,asic_fpga_latency
Throughput,3.293015842699219,catapult,BRAM,0,FF,274,asic_fpga_latency
Throughput,3.2054672449329575,catapult,CLB,185,FF,272,asic_fpga_latency
Throughput,3.2054672449329575,catapult,LUT,1139,FF,272,asic_fpga_latency
Throughput,3.2054672449329575,catapult,FF,272,FF,272,asic_fpga_latency
Throughput,3.2054672449329575,catapult,DSP,1,FF,272,asic_fpga_latency
Throughput,3.2054672449329575,catapult,BRAM,0,FF,272,asic_fpga_latency
Throughput,3.5913864188131184,catapult,CLB,184,FF,273,asic_fpga_latency
Throughput,3.5913864188131184,catapult,LUT,1102,FF,273,asic_fpga_latency
Throughput,3.5913864188131184,catapult,FF,273,FF,273,asic_fpga_latency
Throughput,3.5913864188131184,catapult,DSP,1,FF,273,asic_fpga_latency
Throughput,3.5913864188131184,catapult,BRAM,0,FF,273,asic_fpga_latency
Throughput,2.2019059698074654,catapult,CLB,266,FF,309,asic_fpga_latency
Throughput,2.2019059698074654,catapult,LUT,1674,FF,309,asic_fpga_latency
Throughput,2.2019059698074654,catapult,FF,309,FF,309,asic_fpga_latency
Throughput,2.2019059698074654,catapult,DSP,1,FF,309,asic_fpga_latency
Throughput,2.2019059698074654,catapult,BRAM,0,FF,309,asic_fpga_latency
Throughput,2.6403128242634186,catapult,CLB,182,FF,338,asic_fpga_latency
Throughput,2.6403128242634186,catapult,LUT,1195,FF,338,asic_fpga_latency
Throughput,2.6403128242634186,catapult,FF,338,FF,338,asic_fpga_latency
Throughput,2.6403128242634186,catapult,DSP,1,FF,338,asic_fpga_latency
Throughput,2.6403128242634186,catapult,BRAM,0,FF,338,asic_fpga_latency
Throughput,2.9041823129488775,catapult,CLB,176,FF,273,asic_fpga_latency
Throughput,2.9041823129488775,catapult,LUT,1122,FF,273,asic_fpga_latency
Throughput,2.9041823129488775,catapult,FF,273,FF,273,asic_fpga_latency
Throughput,2.9041823129488775,catapult,DSP,1,FF,273,asic_fpga_latency
Throughput,2.9041823129488775,catapult,BRAM,0,FF,273,asic_fpga_latency
Throughput,3.162215321565676,catapult,CLB,200,FF,276,asic_fpga_latency
Throughput,3.162215321565676,catapult,LUT,1147,FF,276,asic_fpga_latency
Throughput,3.162215321565676,catapult,FF,276,FF,276,asic_fpga_latency
Throughput,3.162215321565676,catapult,DSP,1,FF,276,asic_fpga_latency
Throughput,3.162215321565676,catapult,BRAM,0,FF,276,asic_fpga_latency
Throughput,3.8149446642276454,catapult,CLB,180,FF,279,asic_fpga_latency
Throughput,3.8149446642276454,catapult,LUT,1078,FF,279,asic_fpga_latency
Throughput,3.8149446642276454,catapult,FF,279,FF,279,asic_fpga_latency
Throughput,3.8149446642276454,catapult,DSP,1,FF,279,asic_fpga_latency
Throughput,3.8149446642276454,catapult,BRAM,0,FF,279,asic_fpga_latency
Throughput,3.493071492694241,catapult,CLB,156,FF,280,asic_fpga_latency
Throughput,3.493071492694241,catapult,LUT,1029,FF,280,asic_fpga_latency
Throughput,3.493071492694241,catapult,FF,280,FF,280,asic_fpga_latency
Throughput,3.493071492694241,catapult,DSP,1,FF,280,asic_fpga_latency
Throughput,3.493071492694241,catapult,BRAM,0,FF,280,asic_fpga_latency
Throughput,2.1670538469539893,catapult,CLB,308,FF,326,asic_fpga_latency
Throughput,2.1670538469539893,catapult,LUT,1996,FF,326,asic_fpga_latency
Throughput,2.1670538469539893,catapult,FF,326,FF,326,asic_fpga_latency
Throughput,2.1670538469539893,catapult,DSP,1,FF,326,asic_fpga_latency
Throughput,2.1670538469539893,catapult,BRAM,0,FF,326,asic_fpga_latency
Throughput,2.5163626481193964,catapult,CLB,298,FF,349,asic_fpga_latency
Throughput,2.5163626481193964,catapult,LUT,1894,FF,349,asic_fpga_latency
Throughput,2.5163626481193964,catapult,FF,349,FF,349,asic_fpga_latency
Throughput,2.5163626481193964,catapult,DSP,1,FF,349,asic_fpga_latency
Throughput,2.5163626481193964,catapult,BRAM,0,FF,349,asic_fpga_latency
Throughput,2.9751102278339414,catapult,CLB,260,FF,299,asic_fpga_latency
Throughput,2.9751102278339414,catapult,LUT,1625,FF,299,asic_fpga_latency
Throughput,2.9751102278339414,catapult,FF,299,FF,299,asic_fpga_latency
Throughput,2.9751102278339414,catapult,DSP,1,FF,299,asic_fpga_latency
Throughput,2.9751102278339414,catapult,BRAM,0,FF,299,asic_fpga_latency
Throughput,3.3323558422862622,catapult,CLB,260,FF,302,asic_fpga_latency
Throughput,3.3323558422862622,catapult,LUT,1593,FF,302,asic_fpga_latency
Throughput,3.3323558422862622,catapult,FF,302,FF,302,asic_fpga_latency
Throughput,3.3323558422862622,catapult,DSP,1,FF,302,asic_fpga_latency
Throughput,3.3323558422862622,catapult,BRAM,0,FF,302,asic_fpga_latency
Throughput,3.3575750250139342,catapult,CLB,242,FF,305,asic_fpga_latency
Throughput,3.3575750250139342,catapult,LUT,1531,FF,305,asic_fpga_latency
Throughput,3.3575750250139342,catapult,FF,305,FF,305,asic_fpga_latency
Throughput,3.3575750250139342,catapult,DSP,1,FF,305,asic_fpga_latency
Throughput,3.3575750250139342,catapult,BRAM,0,FF,305,asic_fpga_latency
Throughput,3.626197098317082,catapult,CLB,258,FF,306,asic_fpga_latency
Throughput,3.626197098317082,catapult,LUT,1604,FF,306,asic_fpga_latency
Throughput,3.626197098317082,catapult,FF,306,FF,306,asic_fpga_latency
Throughput,3.626197098317082,catapult,DSP,1,FF,306,asic_fpga_latency
Throughput,3.626197098317082,catapult,BRAM,0,FF,306,asic_fpga_latency
Throughput,2.123787052119858,catapult,CLB,261,FF,339,asic_fpga_latency
Throughput,2.123787052119858,catapult,LUT,1691,FF,339,asic_fpga_latency
Throughput,2.123787052119858,catapult,FF,339,FF,339,asic_fpga_latency
Throughput,2.123787052119858,catapult,DSP,1,FF,339,asic_fpga_latency
Throughput,2.123787052119858,catapult,BRAM,0,FF,339,asic_fpga_latency
Throughput,2.5678423961050965,catapult,CLB,249,FF,366,asic_fpga_latency
Throughput,2.5678423961050965,catapult,LUT,1587,FF,366,asic_fpga_latency
Throughput,2.5678423961050965,catapult,FF,366,FF,366,asic_fpga_latency
Throughput,2.5678423961050965,catapult,DSP,1,FF,366,asic_fpga_latency
Throughput,2.5678423961050965,catapult,BRAM,0,FF,366,asic_fpga_latency
Throughput,2.7300101829379826,catapult,CLB,215,FF,309,asic_fpga_latency
Throughput,2.7300101829379826,catapult,LUT,1355,FF,309,asic_fpga_latency
Throughput,2.7300101829379826,catapult,FF,309,FF,309,asic_fpga_latency
Throughput,2.7300101829379826,catapult,DSP,1,FF,309,asic_fpga_latency
Throughput,2.7300101829379826,catapult,BRAM,0,FF,309,asic_fpga_latency
Throughput,3.021750560534729,catapult,CLB,223,FF,312,asic_fpga_latency
Throughput,3.021750560534729,catapult,LUT,1388,FF,312,asic_fpga_latency
Throughput,3.021750560534729,catapult,FF,312,FF,312,asic_fpga_latency
Throughput,3.021750560534729,catapult,DSP,1,FF,312,asic_fpga_latency
Throughput,3.021750560534729,catapult,BRAM,0,FF,312,asic_fpga_latency
Throughput,3.469162613528346,catapult,CLB,240,FF,315,asic_fpga_latency
Throughput,3.469162613528346,catapult,LUT,1410,FF,315,asic_fpga_latency
Throughput,3.469162613528346,catapult,FF,315,FF,315,asic_fpga_latency
Throughput,3.469162613528346,catapult,DSP,1,FF,315,asic_fpga_latency
Throughput,3.469162613528346,catapult,BRAM,0,FF,315,asic_fpga_latency
Throughput,3.2513452440947446,catapult,CLB,209,FF,316,asic_fpga_latency
Throughput,3.2513452440947446,catapult,LUT,1276,FF,316,asic_fpga_latency
Throughput,3.2513452440947446,catapult,FF,316,FF,316,asic_fpga_latency
Throughput,3.2513452440947446,catapult,DSP,1,FF,316,asic_fpga_latency
Throughput,3.2513452440947446,catapult,BRAM,0,FF,316,asic_fpga_latency
Throughput,2.151750018289875,catapult,CLB,314,FF,270,asic_fpga_latency
Throughput,2.151750018289875,catapult,LUT,1984,FF,270,asic_fpga_latency
Throughput,2.151750018289875,catapult,FF,270,FF,270,asic_fpga_latency
Throughput,2.151750018289875,catapult,DSP,1,FF,270,asic_fpga_latency
Throughput,2.151750018289875,catapult,BRAM,0,FF,270,asic_fpga_latency
Throughput,2.34402285891092,catapult,CLB,269,FF,381,asic_fpga_latency
Throughput,2.34402285891092,catapult,LUT,1698,FF,381,asic_fpga_latency
Throughput,2.34402285891092,catapult,FF,381,FF,381,asic_fpga_latency
Throughput,2.34402285891092,catapult,DSP,1,FF,381,asic_fpga_latency
Throughput,2.34402285891092,catapult,BRAM,0,FF,381,asic_fpga_latency
Throughput,2.8564736261790094,catapult,CLB,237,FF,336,asic_fpga_latency
Throughput,2.8564736261790094,catapult,LUT,1442,FF,336,asic_fpga_latency
Throughput,2.8564736261790094,catapult,FF,336,FF,336,asic_fpga_latency
Throughput,2.8564736261790094,catapult,DSP,1,FF,336,asic_fpga_latency
Throughput,2.8564736261790094,catapult,BRAM,0,FF,336,asic_fpga_latency
Throughput,3.160086839186341,catapult,CLB,224,FF,339,asic_fpga_latency
Throughput,3.160086839186341,catapult,LUT,1418,FF,339,asic_fpga_latency
Throughput,3.160086839186341,catapult,FF,339,FF,339,asic_fpga_latency
Throughput,3.160086839186341,catapult,DSP,1,FF,339,asic_fpga_latency
Throughput,3.160086839186341,catapult,BRAM,0,FF,339,asic_fpga_latency
Throughput,3.271277204759054,catapult,CLB,243,FF,342,asic_fpga_latency
Throughput,3.271277204759054,catapult,LUT,1491,FF,342,asic_fpga_latency
Throughput,3.271277204759054,catapult,FF,342,FF,342,asic_fpga_latency
Throughput,3.271277204759054,catapult,DSP,1,FF,342,asic_fpga_latency
Throughput,3.271277204759054,catapult,BRAM,0,FF,342,asic_fpga_latency
Throughput,3.0538454021303623,catapult,CLB,247,FF,343,asic_fpga_latency
Throughput,3.0538454021303623,catapult,LUT,1537,FF,343,asic_fpga_latency
Throughput,3.0538454021303623,catapult,FF,343,FF,343,asic_fpga_latency
Throughput,3.0538454021303623,catapult,DSP,1,FF,343,asic_fpga_latency
Throughput,3.0538454021303623,catapult,BRAM,0,FF,343,asic_fpga_latency
Throughput,2.1011051813253774,catapult,CLB,275,FF,369,asic_fpga_latency
Throughput,2.1011051813253774,catapult,LUT,1773,FF,369,asic_fpga_latency
Throughput,2.1011051813253774,catapult,FF,369,FF,369,asic_fpga_latency
Throughput,2.1011051813253774,catapult,DSP,1,FF,369,asic_fpga_latency
Throughput,2.1011051813253774,catapult,BRAM,0,FF,369,asic_fpga_latency
Throughput,2.5323507812302157,catapult,CLB,231,FF,402,asic_fpga_latency
Throughput,2.5323507812302157,catapult,LUT,1486,FF,402,asic_fpga_latency
Throughput,2.5323507812302157,catapult,FF,402,FF,402,asic_fpga_latency
Throughput,2.5323507812302157,catapult,DSP,1,FF,402,asic_fpga_latency
Throughput,2.5323507812302157,catapult,BRAM,0,FF,402,asic_fpga_latency
Throughput,2.6743330881861334,catapult,CLB,232,FF,345,asic_fpga_latency
Throughput,2.6743330881861334,catapult,LUT,1354,FF,345,asic_fpga_latency
Throughput,2.6743330881861334,catapult,FF,345,FF,345,asic_fpga_latency
Throughput,2.6743330881861334,catapult,DSP,1,FF,345,asic_fpga_latency
Throughput,2.6743330881861334,catapult,BRAM,0,FF,345,asic_fpga_latency
Throughput,2.951515455610683,catapult,CLB,211,FF,348,asic_fpga_latency
Throughput,2.951515455610683,catapult,LUT,1349,FF,348,asic_fpga_latency
Throughput,2.951515455610683,catapult,FF,348,FF,348,asic_fpga_latency
Throughput,2.951515455610683,catapult,DSP,1,FF,348,asic_fpga_latency
Throughput,2.951515455610683,catapult,BRAM,0,FF,348,asic_fpga_latency
Throughput,3.5646048991929735,catapult,CLB,218,FF,351,asic_fpga_latency
Throughput,3.5646048991929735,catapult,LUT,1300,FF,351,asic_fpga_latency
Throughput,3.5646048991929735,catapult,FF,351,FF,351,asic_fpga_latency
Throughput,3.5646048991929735,catapult,DSP,1,FF,351,asic_fpga_latency
Throughput,3.5646048991929735,catapult,BRAM,0,FF,351,asic_fpga_latency
Throughput,3.288543372598541,catapult,CLB,202,FF,352,asic_fpga_latency
Throughput,3.288543372598541,catapult,LUT,1253,FF,352,asic_fpga_latency
Throughput,3.288543372598541,catapult,FF,352,FF,352,asic_fpga_latency
Throughput,3.288543372598541,catapult,DSP,1,FF,352,asic_fpga_latency
Throughput,3.288543372598541,catapult,BRAM,0,FF,352,asic_fpga_latency
Throughput,2.141460604619987,catapult,CLB,387,FF,273,asic_fpga_latency
Throughput,2.141460604619987,catapult,LUT,2491,FF,273,asic_fpga_latency
Throughput,2.141460604619987,catapult,FF,273,FF,273,asic_fpga_latency
Throughput,2.141460604619987,catapult,DSP,1,FF,273,asic_fpga_latency
Throughput,2.141460604619987,catapult,BRAM,0,FF,273,asic_fpga_latency
Throughput,2.5334093356134018,catapult,CLB,381,FF,306,asic_fpga_latency
Throughput,2.5334093356134018,catapult,LUT,2467,FF,306,asic_fpga_latency
Throughput,2.5334093356134018,catapult,FF,306,FF,306,asic_fpga_latency
Throughput,2.5334093356134018,catapult,DSP,1,FF,306,asic_fpga_latency
Throughput,2.5334093356134018,catapult,BRAM,0,FF,306,asic_fpga_latency
Throughput,2.776636271754945,catapult,CLB,361,FF,235,asic_fpga_latency
Throughput,2.776636271754945,catapult,LUT,2290,FF,235,asic_fpga_latency
Throughput,2.776636271754945,catapult,FF,235,FF,235,asic_fpga_latency
Throughput,2.776636271754945,catapult,DSP,1,FF,235,asic_fpga_latency
Throughput,2.776636271754945,catapult,BRAM,0,FF,235,asic_fpga_latency
Throughput,3.0450206300147684,catapult,CLB,366,FF,238,asic_fpga_latency
Throughput,3.0450206300147684,catapult,LUT,2302,FF,238,asic_fpga_latency
Throughput,3.0450206300147684,catapult,FF,238,FF,238,asic_fpga_latency
Throughput,3.0450206300147684,catapult,DSP,1,FF,238,asic_fpga_latency
Throughput,3.0450206300147684,catapult,BRAM,0,FF,238,asic_fpga_latency
Throughput,3.1607560528478413,catapult,CLB,375,FF,241,asic_fpga_latency
Throughput,3.1607560528478413,catapult,LUT,2372,FF,241,asic_fpga_latency
Throughput,3.1607560528478413,catapult,FF,241,FF,241,asic_fpga_latency
Throughput,3.1607560528478413,catapult,DSP,1,FF,241,asic_fpga_latency
Throughput,3.1607560528478413,catapult,BRAM,0,FF,241,asic_fpga_latency
Throughput,3.17446208739929,catapult,CLB,357,FF,242,asic_fpga_latency
Throughput,3.17446208739929,catapult,LUT,2225,FF,242,asic_fpga_latency
Throughput,3.17446208739929,catapult,FF,242,FF,242,asic_fpga_latency
Throughput,3.17446208739929,catapult,DSP,1,FF,242,asic_fpga_latency
Throughput,3.17446208739929,catapult,BRAM,0,FF,242,asic_fpga_latency
Throughput,2.1050592995204673,catapult,CLB,238,FF,310,asic_fpga_latency
Throughput,2.1050592995204673,catapult,LUT,1479,FF,310,asic_fpga_latency
Throughput,2.1050592995204673,catapult,FF,310,FF,310,asic_fpga_latency
Throughput,2.1050592995204673,catapult,DSP,1,FF,310,asic_fpga_latency
Throughput,2.1050592995204673,catapult,BRAM,0,FF,310,asic_fpga_latency
Throughput,2.4313508098829546,catapult,CLB,287,FF,287,asic_fpga_latency
Throughput,2.4313508098829546,catapult,LUT,1565,FF,287,asic_fpga_latency
Throughput,2.4313508098829546,catapult,FF,287,FF,287,asic_fpga_latency
Throughput,2.4313508098829546,catapult,DSP,1,FF,287,asic_fpga_latency
Throughput,2.4313508098829546,catapult,BRAM,0,FF,287,asic_fpga_latency
Throughput,3.259186832885195,catapult,CLB,235,FF,241,asic_fpga_latency
Throughput,3.259186832885195,catapult,LUT,1140,FF,241,asic_fpga_latency
Throughput,3.259186832885195,catapult,FF,241,FF,241,asic_fpga_latency
Throughput,3.259186832885195,catapult,DSP,1,FF,241,asic_fpga_latency
Throughput,3.259186832885195,catapult,BRAM,0,FF,241,asic_fpga_latency
Throughput,3.588357931526954,catapult,CLB,211,FF,244,asic_fpga_latency
Throughput,3.588357931526954,catapult,LUT,1154,FF,244,asic_fpga_latency
Throughput,3.588357931526954,catapult,FF,244,FF,244,asic_fpga_latency
Throughput,3.588357931526954,catapult,DSP,1,FF,244,asic_fpga_latency
Throughput,3.588357931526954,catapult,BRAM,0,FF,244,asic_fpga_latency
Throughput,3.644487530385915,catapult,CLB,188,FF,248,asic_fpga_latency
Throughput,3.644487530385915,catapult,LUT,1128,FF,248,asic_fpga_latency
Throughput,3.644487530385915,catapult,FF,248,FF,248,asic_fpga_latency
Throughput,3.644487530385915,catapult,DSP,1,FF,248,asic_fpga_latency
Throughput,3.644487530385915,catapult,BRAM,0,FF,248,asic_fpga_latency
Throughput,3.3158367679875855,catapult,CLB,197,FF,249,asic_fpga_latency
Throughput,3.3158367679875855,catapult,LUT,1131,FF,249,asic_fpga_latency
Throughput,3.3158367679875855,catapult,FF,249,FF,249,asic_fpga_latency
Throughput,3.3158367679875855,catapult,DSP,1,FF,249,asic_fpga_latency
Throughput,3.3158367679875855,catapult,BRAM,0,FF,249,asic_fpga_latency
Throughput,2.3022642769163473,catapult,CLB,374,FF,346,asic_fpga_latency
Throughput,2.3022642769163473,catapult,LUT,2323,FF,346,asic_fpga_latency
Throughput,2.3022642769163473,catapult,FF,346,FF,346,asic_fpga_latency
Throughput,2.3022642769163473,catapult,DSP,1,FF,346,asic_fpga_latency
Throughput,2.3022642769163473,catapult,BRAM,0,FF,346,asic_fpga_latency
Throughput,2.502208198735384,catapult,CLB,297,FF,316,asic_fpga_latency
Throughput,2.502208198735384,catapult,LUT,1801,FF,316,asic_fpga_latency
Throughput,2.502208198735384,catapult,FF,316,FF,316,asic_fpga_latency
Throughput,2.502208198735384,catapult,DSP,1,FF,316,asic_fpga_latency
Throughput,2.502208198735384,catapult,BRAM,0,FF,316,asic_fpga_latency
Throughput,3.001416668667611,catapult,CLB,221,FF,287,asic_fpga_latency
Throughput,3.001416668667611,catapult,LUT,1295,FF,287,asic_fpga_latency
Throughput,3.001416668667611,catapult,FF,287,FF,287,asic_fpga_latency
Throughput,3.001416668667611,catapult,DSP,1,FF,287,asic_fpga_latency
Throughput,3.001416668667611,catapult,BRAM,0,FF,287,asic_fpga_latency
Throughput,3.330092043744089,catapult,CLB,232,FF,287,asic_fpga_latency
Throughput,3.330092043744089,catapult,LUT,1307,FF,287,asic_fpga_latency
Throughput,3.330092043744089,catapult,FF,287,FF,287,asic_fpga_latency
Throughput,3.330092043744089,catapult,DSP,1,FF,287,asic_fpga_latency
Throughput,3.330092043744089,catapult,BRAM,0,FF,287,asic_fpga_latency
Throughput,3.5276977186378855,catapult,CLB,232,FF,294,asic_fpga_latency
Throughput,3.5276977186378855,catapult,LUT,1282,FF,294,asic_fpga_latency
Throughput,3.5276977186378855,catapult,FF,294,FF,294,asic_fpga_latency
Throughput,3.5276977186378855,catapult,DSP,1,FF,294,asic_fpga_latency
Throughput,3.5276977186378855,catapult,BRAM,0,FF,294,asic_fpga_latency
Throughput,3.319557171073379,catapult,CLB,213,FF,293,asic_fpga_latency
Throughput,3.319557171073379,catapult,LUT,1250,FF,293,asic_fpga_latency
Throughput,3.319557171073379,catapult,FF,293,FF,293,asic_fpga_latency
Throughput,3.319557171073379,catapult,DSP,1,FF,293,asic_fpga_latency
Throughput,3.319557171073379,catapult,BRAM,0,FF,293,asic_fpga_latency
Throughput,2.015872983875032,catapult,CLB,356,FF,360,asic_fpga_latency
Throughput,2.015872983875032,catapult,LUT,2293,FF,360,asic_fpga_latency
Throughput,2.015872983875032,catapult,FF,360,FF,360,asic_fpga_latency
Throughput,2.015872983875032,catapult,DSP,1,FF,360,asic_fpga_latency
Throughput,2.015872983875032,catapult,BRAM,0,FF,360,asic_fpga_latency
Throughput,2.4009027394300255,catapult,CLB,271,FF,336,asic_fpga_latency
Throughput,2.4009027394300255,catapult,LUT,1689,FF,336,asic_fpga_latency
Throughput,2.4009027394300255,catapult,FF,336,FF,336,asic_fpga_latency
Throughput,2.4009027394300255,catapult,DSP,1,FF,336,asic_fpga_latency
Throughput,2.4009027394300255,catapult,BRAM,0,FF,336,asic_fpga_latency
Throughput,3.0091749744972422,catapult,CLB,219,FF,296,asic_fpga_latency
Throughput,3.0091749744972422,catapult,LUT,1289,FF,296,asic_fpga_latency
Throughput,3.0091749744972422,catapult,FF,296,FF,296,asic_fpga_latency
Throughput,3.0091749744972422,catapult,DSP,1,FF,296,asic_fpga_latency
Throughput,3.0091749744972422,catapult,BRAM,0,FF,296,asic_fpga_latency
Throughput,3.486774663700584,catapult,CLB,236,FF,300,asic_fpga_latency
Throughput,3.486774663700584,catapult,LUT,1339,FF,300,asic_fpga_latency
Throughput,3.486774663700584,catapult,FF,300,FF,300,asic_fpga_latency
Throughput,3.486774663700584,catapult,DSP,1,FF,300,asic_fpga_latency
Throughput,3.486774663700584,catapult,BRAM,0,FF,300,asic_fpga_latency
Throughput,3.517732891506082,catapult,CLB,245,FF,303,asic_fpga_latency
Throughput,3.517732891506082,catapult,LUT,1336,FF,303,asic_fpga_latency
Throughput,3.517732891506082,catapult,FF,303,FF,303,asic_fpga_latency
Throughput,3.517732891506082,catapult,DSP,1,FF,303,asic_fpga_latency
Throughput,3.517732891506082,catapult,BRAM,0,FF,303,asic_fpga_latency
Throughput,3.4365205916313855,catapult,CLB,218,FF,304,asic_fpga_latency
Throughput,3.4365205916313855,catapult,LUT,1302,FF,304,asic_fpga_latency
Throughput,3.4365205916313855,catapult,FF,304,FF,304,asic_fpga_latency
Throughput,3.4365205916313855,catapult,DSP,1,FF,304,asic_fpga_latency
Throughput,3.4365205916313855,catapult,BRAM,0,FF,304,asic_fpga_latency
Throughput,2.305401093682279,catapult,CLB,387,FF,379,asic_fpga_latency
Throughput,2.305401093682279,catapult,LUT,2505,FF,379,asic_fpga_latency
Throughput,2.305401093682279,catapult,FF,379,FF,379,asic_fpga_latency
Throughput,2.305401093682279,catapult,DSP,1,FF,379,asic_fpga_latency
Throughput,2.305401093682279,catapult,BRAM,0,FF,379,asic_fpga_latency
Throughput,2.407364609814344,catapult,CLB,369,FF,361,asic_fpga_latency
Throughput,2.407364609814344,catapult,LUT,2379,FF,361,asic_fpga_latency
Throughput,2.407364609814344,catapult,FF,361,FF,361,asic_fpga_latency
Throughput,2.407364609814344,catapult,DSP,1,FF,361,asic_fpga_latency
Throughput,2.407364609814344,catapult,BRAM,0,FF,361,asic_fpga_latency
Throughput,2.760821730980009,catapult,CLB,382,FF,319,asic_fpga_latency
Throughput,2.760821730980009,catapult,LUT,2106,FF,319,asic_fpga_latency
Throughput,2.760821730980009,catapult,FF,319,FF,319,asic_fpga_latency
Throughput,2.760821730980009,catapult,DSP,1,FF,319,asic_fpga_latency
Throughput,2.760821730980009,catapult,BRAM,0,FF,319,asic_fpga_latency
Throughput,2.9719625057210277,catapult,CLB,362,FF,322,asic_fpga_latency
Throughput,2.9719625057210277,catapult,LUT,2082,FF,322,asic_fpga_latency
Throughput,2.9719625057210277,catapult,FF,322,FF,322,asic_fpga_latency
Throughput,2.9719625057210277,catapult,DSP,1,FF,322,asic_fpga_latency
Throughput,2.9719625057210277,catapult,BRAM,0,FF,322,asic_fpga_latency
Throughput,3.164546947636242,catapult,CLB,359,FF,326,asic_fpga_latency
Throughput,3.164546947636242,catapult,LUT,1996,FF,326,asic_fpga_latency
Throughput,3.164546947636242,catapult,FF,326,FF,326,asic_fpga_latency
Throughput,3.164546947636242,catapult,DSP,1,FF,326,asic_fpga_latency
Throughput,3.164546947636242,catapult,BRAM,0,FF,326,asic_fpga_latency
Throughput,3.0896810831186006,catapult,CLB,360,FF,327,asic_fpga_latency
Throughput,3.0896810831186006,catapult,LUT,2058,FF,327,asic_fpga_latency
Throughput,3.0896810831186006,catapult,FF,327,FF,327,asic_fpga_latency
Throughput,3.0896810831186006,catapult,DSP,1,FF,327,asic_fpga_latency
Throughput,3.0896810831186006,catapult,BRAM,0,FF,327,asic_fpga_latency
Throughput,1.9741270903538226,catapult,CLB,369,FF,390,asic_fpga_latency
Throughput,1.9741270903538226,catapult,LUT,2359,FF,390,asic_fpga_latency
Throughput,1.9741270903538226,catapult,FF,390,FF,390,asic_fpga_latency
Throughput,1.9741270903538226,catapult,DSP,1,FF,390,asic_fpga_latency
Throughput,1.9741270903538226,catapult,BRAM,0,FF,390,asic_fpga_latency
Throughput,2.338147579198904,catapult,CLB,341,FF,372,asic_fpga_latency
Throughput,2.338147579198904,catapult,LUT,1994,FF,372,asic_fpga_latency
Throughput,2.338147579198904,catapult,FF,372,FF,372,asic_fpga_latency
Throughput,2.338147579198904,catapult,DSP,1,FF,372,asic_fpga_latency
Throughput,2.338147579198904,catapult,BRAM,0,FF,372,asic_fpga_latency
Throughput,3.0987285916588423,catapult,CLB,288,FF,333,asic_fpga_latency
Throughput,3.0987285916588423,catapult,LUT,1676,FF,333,asic_fpga_latency
Throughput,3.0987285916588423,catapult,FF,333,FF,333,asic_fpga_latency
Throughput,3.0987285916588423,catapult,DSP,1,FF,333,asic_fpga_latency
Throughput,3.0987285916588423,catapult,BRAM,0,FF,333,asic_fpga_latency
Throughput,3.0893565488180124,catapult,CLB,261,FF,336,asic_fpga_latency
Throughput,3.0893565488180124,catapult,LUT,1543,FF,336,asic_fpga_latency
Throughput,3.0893565488180124,catapult,FF,336,FF,336,asic_fpga_latency
Throughput,3.0893565488180124,catapult,DSP,1,FF,336,asic_fpga_latency
Throughput,3.0893565488180124,catapult,BRAM,0,FF,336,asic_fpga_latency
Throughput,3.170396109289895,catapult,CLB,289,FF,340,asic_fpga_latency
Throughput,3.170396109289895,catapult,LUT,1571,FF,340,asic_fpga_latency
Throughput,3.170396109289895,catapult,FF,340,FF,340,asic_fpga_latency
Throughput,3.170396109289895,catapult,DSP,1,FF,340,asic_fpga_latency
Throughput,3.170396109289895,catapult,BRAM,0,FF,340,asic_fpga_latency
Throughput,3.3223695139373404,catapult,CLB,266,FF,341,asic_fpga_latency
Throughput,3.3223695139373404,catapult,LUT,1532,FF,341,asic_fpga_latency
Throughput,3.3223695139373404,catapult,FF,341,FF,341,asic_fpga_latency
Throughput,3.3223695139373404,catapult,DSP,1,FF,341,asic_fpga_latency
Throughput,3.3223695139373404,catapult,BRAM,0,FF,341,asic_fpga_latency
Throughput,2.1305516850533275,catapult,CLB,398,FF,320,asic_fpga_latency
Throughput,2.1305516850533275,catapult,LUT,2536,FF,320,asic_fpga_latency
Throughput,2.1305516850533275,catapult,FF,320,FF,320,asic_fpga_latency
Throughput,2.1305516850533275,catapult,DSP,1,FF,320,asic_fpga_latency
Throughput,2.1305516850533275,catapult,BRAM,0,FF,320,asic_fpga_latency
Throughput,2.3303993605384155,catapult,CLB,379,FF,387,asic_fpga_latency
Throughput,2.3303993605384155,catapult,LUT,2480,FF,387,asic_fpga_latency
Throughput,2.3303993605384155,catapult,FF,387,FF,387,asic_fpga_latency
Throughput,2.3303993605384155,catapult,DSP,1,FF,387,asic_fpga_latency
Throughput,2.3303993605384155,catapult,BRAM,0,FF,387,asic_fpga_latency
Throughput,2.820763072826461,catapult,CLB,292,FF,360,asic_fpga_latency
Throughput,2.820763072826461,catapult,LUT,1869,FF,360,asic_fpga_latency
Throughput,2.820763072826461,catapult,FF,360,FF,360,asic_fpga_latency
Throughput,2.820763072826461,catapult,DSP,1,FF,360,asic_fpga_latency
Throughput,2.820763072826461,catapult,BRAM,0,FF,360,asic_fpga_latency
Throughput,2.9580110333811547,catapult,CLB,303,FF,363,asic_fpga_latency
Throughput,2.9580110333811547,catapult,LUT,1814,FF,363,asic_fpga_latency
Throughput,2.9580110333811547,catapult,FF,363,FF,363,asic_fpga_latency
Throughput,2.9580110333811547,catapult,DSP,1,FF,363,asic_fpga_latency
Throughput,2.9580110333811547,catapult,BRAM,0,FF,363,asic_fpga_latency
Throughput,3.3121466353558406,catapult,CLB,321,FF,367,asic_fpga_latency
Throughput,3.3121466353558406,catapult,LUT,1795,FF,367,asic_fpga_latency
Throughput,3.3121466353558406,catapult,FF,367,FF,367,asic_fpga_latency
Throughput,3.3121466353558406,catapult,DSP,1,FF,367,asic_fpga_latency
Throughput,3.3121466353558406,catapult,BRAM,0,FF,367,asic_fpga_latency
Throughput,3.4020779892358255,catapult,CLB,310,FF,368,asic_fpga_latency
Throughput,3.4020779892358255,catapult,LUT,1760,FF,368,asic_fpga_latency
Throughput,3.4020779892358255,catapult,FF,368,FF,368,asic_fpga_latency
Throughput,3.4020779892358255,catapult,DSP,1,FF,368,asic_fpga_latency
Throughput,3.4020779892358255,catapult,BRAM,0,FF,368,asic_fpga_latency
Throughput,1.9689031437476494,catapult,CLB,394,FF,420,asic_fpga_latency
Throughput,1.9689031437476494,catapult,LUT,2485,FF,420,asic_fpga_latency
Throughput,1.9689031437476494,catapult,FF,420,FF,420,asic_fpga_latency
Throughput,1.9689031437476494,catapult,DSP,1,FF,420,asic_fpga_latency
Throughput,1.9689031437476494,catapult,BRAM,0,FF,420,asic_fpga_latency
Throughput,2.279810228596572,catapult,CLB,315,FF,408,asic_fpga_latency
Throughput,2.279810228596572,catapult,LUT,2029,FF,408,asic_fpga_latency
Throughput,2.279810228596572,catapult,FF,408,FF,408,asic_fpga_latency
Throughput,2.279810228596572,catapult,DSP,1,FF,408,asic_fpga_latency
Throughput,2.279810228596572,catapult,BRAM,0,FF,408,asic_fpga_latency
Throughput,2.747909527826706,catapult,CLB,244,FF,369,asic_fpga_latency
Throughput,2.747909527826706,catapult,LUT,1564,FF,369,asic_fpga_latency
Throughput,2.747909527826706,catapult,FF,369,FF,369,asic_fpga_latency
Throughput,2.747909527826706,catapult,DSP,1,FF,369,asic_fpga_latency
Throughput,2.747909527826706,catapult,BRAM,0,FF,369,asic_fpga_latency
Throughput,3.146930169619536,catapult,CLB,280,FF,372,asic_fpga_latency
Throughput,3.146930169619536,catapult,LUT,1589,FF,372,asic_fpga_latency
Throughput,3.146930169619536,catapult,FF,372,FF,372,asic_fpga_latency
Throughput,3.146930169619536,catapult,DSP,1,FF,372,asic_fpga_latency
Throughput,3.146930169619536,catapult,BRAM,0,FF,372,asic_fpga_latency
Throughput,3.1064100771942904,catapult,CLB,301,FF,376,asic_fpga_latency
Throughput,3.1064100771942904,catapult,LUT,1574,FF,376,asic_fpga_latency
Throughput,3.1064100771942904,catapult,FF,376,FF,376,asic_fpga_latency
Throughput,3.1064100771942904,catapult,DSP,1,FF,376,asic_fpga_latency
Throughput,3.1064100771942904,catapult,BRAM,0,FF,376,asic_fpga_latency
Throughput,3.3113788912841193,catapult,CLB,265,FF,377,asic_fpga_latency
Throughput,3.3113788912841193,catapult,LUT,1610,FF,377,asic_fpga_latency
Throughput,3.3113788912841193,catapult,FF,377,FF,377,asic_fpga_latency
Throughput,3.3113788912841193,catapult,DSP,1,FF,377,asic_fpga_latency
Throughput,3.3113788912841193,catapult,BRAM,0,FF,377,asic_fpga_latency
Throughput,2.1106753739061426,catapult,CLB,535,FF,328,asic_fpga_latency
Throughput,2.1106753739061426,catapult,LUT,3369,FF,328,asic_fpga_latency
Throughput,2.1106753739061426,catapult,FF,328,FF,328,asic_fpga_latency
Throughput,2.1106753739061426,catapult,DSP,1,FF,328,asic_fpga_latency
Throughput,2.1106753739061426,catapult,BRAM,0,FF,328,asic_fpga_latency
Throughput,2.34796900680911,catapult,CLB,583,FF,314,asic_fpga_latency
Throughput,2.34796900680911,catapult,LUT,3706,FF,314,asic_fpga_latency
Throughput,2.34796900680911,catapult,FF,314,FF,314,asic_fpga_latency
Throughput,2.34796900680911,catapult,DSP,1,FF,314,asic_fpga_latency
Throughput,2.34796900680911,catapult,BRAM,0,FF,314,asic_fpga_latency
Throughput,2.7644011477793566,catapult,CLB,404,FF,265,asic_fpga_latency
Throughput,2.7644011477793566,catapult,LUT,2624,FF,265,asic_fpga_latency
Throughput,2.7644011477793566,catapult,FF,265,FF,265,asic_fpga_latency
Throughput,2.7644011477793566,catapult,DSP,1,FF,265,asic_fpga_latency
Throughput,2.7644011477793566,catapult,BRAM,0,FF,265,asic_fpga_latency
Throughput,2.944866214727865,catapult,CLB,445,FF,278,asic_fpga_latency
Throughput,2.944866214727865,catapult,LUT,2857,FF,278,asic_fpga_latency
Throughput,2.944866214727865,catapult,FF,278,FF,278,asic_fpga_latency
Throughput,2.944866214727865,catapult,DSP,1,FF,278,asic_fpga_latency
Throughput,2.944866214727865,catapult,BRAM,0,FF,278,asic_fpga_latency
Throughput,3.0740193109893115,catapult,CLB,464,FF,266,asic_fpga_latency
Throughput,3.0740193109893115,catapult,LUT,2692,FF,266,asic_fpga_latency
Throughput,3.0740193109893115,catapult,FF,266,FF,266,asic_fpga_latency
Throughput,3.0740193109893115,catapult,DSP,1,FF,266,asic_fpga_latency
Throughput,3.0740193109893115,catapult,BRAM,0,FF,266,asic_fpga_latency
Throughput,3.123057848400526,catapult,CLB,462,FF,269,asic_fpga_latency
Throughput,3.123057848400526,catapult,LUT,2865,FF,269,asic_fpga_latency
Throughput,3.123057848400526,catapult,FF,269,FF,269,asic_fpga_latency
Throughput,3.123057848400526,catapult,DSP,1,FF,269,asic_fpga_latency
Throughput,3.123057848400526,catapult,BRAM,0,FF,269,asic_fpga_latency
Throughput,2.050857155748245,catapult,CLB,429,FF,378,asic_fpga_latency
Throughput,2.050857155748245,catapult,LUT,2326,FF,378,asic_fpga_latency
Throughput,2.050857155748245,catapult,FF,378,FF,378,asic_fpga_latency
Throughput,2.050857155748245,catapult,DSP,1,FF,378,asic_fpga_latency
Throughput,2.050857155748245,catapult,BRAM,0,FF,378,asic_fpga_latency
Throughput,2.3624130631992744,catapult,CLB,450,FF,358,asic_fpga_latency
Throughput,2.3624130631992744,catapult,LUT,2434,FF,358,asic_fpga_latency
Throughput,2.3624130631992744,catapult,FF,358,FF,358,asic_fpga_latency
Throughput,2.3624130631992744,catapult,DSP,1,FF,358,asic_fpga_latency
Throughput,2.3624130631992744,catapult,BRAM,0,FF,358,asic_fpga_latency
Throughput,3.1168669253666215,catapult,CLB,419,FF,292,asic_fpga_latency
Throughput,3.1168669253666215,catapult,LUT,1808,FF,292,asic_fpga_latency
Throughput,3.1168669253666215,catapult,FF,292,FF,292,asic_fpga_latency
Throughput,3.1168669253666215,catapult,DSP,1,FF,292,asic_fpga_latency
Throughput,3.1168669253666215,catapult,BRAM,0,FF,292,asic_fpga_latency
Throughput,3.3404931235949054,catapult,CLB,361,FF,285,asic_fpga_latency
Throughput,3.3404931235949054,catapult,LUT,1743,FF,285,asic_fpga_latency
Throughput,3.3404931235949054,catapult,FF,285,FF,285,asic_fpga_latency
Throughput,3.3404931235949054,catapult,DSP,1,FF,285,asic_fpga_latency
Throughput,3.3404931235949054,catapult,BRAM,0,FF,285,asic_fpga_latency
Throughput,3.5593521978999827,catapult,CLB,383,FF,286,asic_fpga_latency
Throughput,3.5593521978999827,catapult,LUT,1767,FF,286,asic_fpga_latency
Throughput,3.5593521978999827,catapult,FF,286,FF,286,asic_fpga_latency
Throughput,3.5593521978999827,catapult,DSP,1,FF,286,asic_fpga_latency
Throughput,3.5593521978999827,catapult,BRAM,0,FF,286,asic_fpga_latency
Throughput,3.3896007050369468,catapult,CLB,337,FF,295,asic_fpga_latency
Throughput,3.3896007050369468,catapult,LUT,1782,FF,295,asic_fpga_latency
Throughput,3.3896007050369468,catapult,FF,295,FF,295,asic_fpga_latency
Throughput,3.3896007050369468,catapult,DSP,1,FF,295,asic_fpga_latency
Throughput,3.3896007050369468,catapult,BRAM,0,FF,295,asic_fpga_latency
Throughput,2.0912933185269766,catapult,CLB,577,FF,464,asic_fpga_latency
Throughput,2.0912933185269766,catapult,LUT,3501,FF,464,asic_fpga_latency
Throughput,2.0912933185269766,catapult,FF,464,FF,464,asic_fpga_latency
Throughput,2.0912933185269766,catapult,DSP,1,FF,464,asic_fpga_latency
Throughput,2.0912933185269766,catapult,BRAM,0,FF,464,asic_fpga_latency
Throughput,2.386469671550179,catapult,CLB,455,FF,403,asic_fpga_latency
Throughput,2.386469671550179,catapult,LUT,2739,FF,403,asic_fpga_latency
Throughput,2.386469671550179,catapult,FF,403,FF,403,asic_fpga_latency
Throughput,2.386469671550179,catapult,DSP,1,FF,403,asic_fpga_latency
Throughput,2.386469671550179,catapult,BRAM,0,FF,403,asic_fpga_latency
Throughput,3.1973193674423364,catapult,CLB,342,FF,326,asic_fpga_latency
Throughput,3.1973193674423364,catapult,LUT,2010,FF,326,asic_fpga_latency
Throughput,3.1973193674423364,catapult,FF,326,FF,326,asic_fpga_latency
Throughput,3.1973193674423364,catapult,DSP,1,FF,326,asic_fpga_latency
Throughput,3.1973193674423364,catapult,BRAM,0,FF,326,asic_fpga_latency
Throughput,3.402205309481606,catapult,CLB,399,FF,326,asic_fpga_latency
Throughput,3.402205309481606,catapult,LUT,2034,FF,326,asic_fpga_latency
Throughput,3.402205309481606,catapult,FF,326,FF,326,asic_fpga_latency
Throughput,3.402205309481606,catapult,DSP,1,FF,326,asic_fpga_latency
Throughput,3.402205309481606,catapult,BRAM,0,FF,326,asic_fpga_latency
Throughput,3.383007155060133,catapult,CLB,380,FF,327,asic_fpga_latency
Throughput,3.383007155060133,catapult,LUT,1965,FF,327,asic_fpga_latency
Throughput,3.383007155060133,catapult,FF,327,FF,327,asic_fpga_latency
Throughput,3.383007155060133,catapult,DSP,1,FF,327,asic_fpga_latency
Throughput,3.383007155060133,catapult,BRAM,0,FF,327,asic_fpga_latency
Throughput,3.3938801553039557,catapult,CLB,368,FF,331,asic_fpga_latency
Throughput,3.3938801553039557,catapult,LUT,1942,FF,331,asic_fpga_latency
Throughput,3.3938801553039557,catapult,FF,331,FF,331,asic_fpga_latency
Throughput,3.3938801553039557,catapult,DSP,1,FF,331,asic_fpga_latency
Throughput,3.3938801553039557,catapult,BRAM,0,FF,331,asic_fpga_latency
Throughput,1.8208004602983565,catapult,CLB,585,FF,476,asic_fpga_latency
Throughput,1.8208004602983565,catapult,LUT,3518,FF,476,asic_fpga_latency
Throughput,1.8208004602983565,catapult,FF,476,FF,476,asic_fpga_latency
Throughput,1.8208004602983565,catapult,DSP,1,FF,476,asic_fpga_latency
Throughput,1.8208004602983565,catapult,BRAM,0,FF,476,asic_fpga_latency
Throughput,2.4469501213687264,catapult,CLB,471,FF,427,asic_fpga_latency
Throughput,2.4469501213687264,catapult,LUT,2736,FF,427,asic_fpga_latency
Throughput,2.4469501213687264,catapult,FF,427,FF,427,asic_fpga_latency
Throughput,2.4469501213687264,catapult,DSP,1,FF,427,asic_fpga_latency
Throughput,2.4469501213687264,catapult,BRAM,0,FF,427,asic_fpga_latency
Throughput,3.0739153689620617,catapult,CLB,410,FF,339,asic_fpga_latency
Throughput,3.0739153689620617,catapult,LUT,2135,FF,339,asic_fpga_latency
Throughput,3.0739153689620617,catapult,FF,339,FF,339,asic_fpga_latency
Throughput,3.0739153689620617,catapult,DSP,1,FF,339,asic_fpga_latency
Throughput,3.0739153689620617,catapult,BRAM,0,FF,339,asic_fpga_latency
Throughput,3.2351989647363313,catapult,CLB,381,FF,342,asic_fpga_latency
Throughput,3.2351989647363313,catapult,LUT,2180,FF,342,asic_fpga_latency
Throughput,3.2351989647363313,catapult,FF,342,FF,342,asic_fpga_latency
Throughput,3.2351989647363313,catapult,DSP,1,FF,342,asic_fpga_latency
Throughput,3.2351989647363313,catapult,BRAM,0,FF,342,asic_fpga_latency
Throughput,3.4166658125002134,catapult,CLB,410,FF,339,asic_fpga_latency
Throughput,3.4166658125002134,catapult,LUT,2054,FF,339,asic_fpga_latency
Throughput,3.4166658125002134,catapult,FF,339,FF,339,asic_fpga_latency
Throughput,3.4166658125002134,catapult,DSP,1,FF,339,asic_fpga_latency
Throughput,3.4166658125002134,catapult,BRAM,0,FF,339,asic_fpga_latency
Throughput,3.66260117935758,catapult,CLB,384,FF,344,asic_fpga_latency
Throughput,3.66260117935758,catapult,LUT,2043,FF,344,asic_fpga_latency
Throughput,3.66260117935758,catapult,FF,344,FF,344,asic_fpga_latency
Throughput,3.66260117935758,catapult,DSP,1,FF,344,asic_fpga_latency
Throughput,3.66260117935758,catapult,BRAM,0,FF,344,asic_fpga_latency
Throughput,2.064729262375471,catapult,CLB,644,FF,498,asic_fpga_latency
Throughput,2.064729262375471,catapult,LUT,3824,FF,498,asic_fpga_latency
Throughput,2.064729262375471,catapult,FF,498,FF,498,asic_fpga_latency
Throughput,2.064729262375471,catapult,DSP,1,FF,498,asic_fpga_latency
Throughput,2.064729262375471,catapult,BRAM,0,FF,498,asic_fpga_latency
Throughput,2.2026189138886134,catapult,CLB,671,FF,445,asic_fpga_latency
Throughput,2.2026189138886134,catapult,LUT,4122,FF,445,asic_fpga_latency
Throughput,2.2026189138886134,catapult,FF,445,FF,445,asic_fpga_latency
Throughput,2.2026189138886134,catapult,DSP,1,FF,445,asic_fpga_latency
Throughput,2.2026189138886134,catapult,BRAM,0,FF,445,asic_fpga_latency
Throughput,2.6183219698159843,catapult,CLB,517,FF,363,asic_fpga_latency
Throughput,2.6183219698159843,catapult,LUT,3122,FF,363,asic_fpga_latency
Throughput,2.6183219698159843,catapult,FF,363,FF,363,asic_fpga_latency
Throughput,2.6183219698159843,catapult,DSP,1,FF,363,asic_fpga_latency
Throughput,2.6183219698159843,catapult,BRAM,0,FF,363,asic_fpga_latency
Throughput,2.5929709742829137,catapult,CLB,480,FF,366,asic_fpga_latency
Throughput,2.5929709742829137,catapult,LUT,2977,FF,366,asic_fpga_latency
Throughput,2.5929709742829137,catapult,FF,366,FF,366,asic_fpga_latency
Throughput,2.5929709742829137,catapult,DSP,1,FF,366,asic_fpga_latency
Throughput,2.5929709742829137,catapult,BRAM,0,FF,366,asic_fpga_latency
Throughput,2.9503398791540785,catapult,CLB,532,FF,367,asic_fpga_latency
Throughput,2.9503398791540785,catapult,LUT,3117,FF,367,asic_fpga_latency
Throughput,2.9503398791540785,catapult,FF,367,FF,367,asic_fpga_latency
Throughput,2.9503398791540785,catapult,DSP,1,FF,367,asic_fpga_latency
Throughput,2.9503398791540785,catapult,BRAM,0,FF,367,asic_fpga_latency
Throughput,3.0453544640328407,catapult,CLB,534,FF,368,asic_fpga_latency
Throughput,3.0453544640328407,catapult,LUT,2980,FF,368,asic_fpga_latency
Throughput,3.0453544640328407,catapult,FF,368,FF,368,asic_fpga_latency
Throughput,3.0453544640328407,catapult,DSP,1,FF,368,asic_fpga_latency
Throughput,3.0453544640328407,catapult,BRAM,0,FF,368,asic_fpga_latency
Throughput,1.746496092214994,catapult,CLB,601,FF,506,asic_fpga_latency
Throughput,1.746496092214994,catapult,LUT,3704,FF,506,asic_fpga_latency
Throughput,1.746496092214994,catapult,FF,506,FF,506,asic_fpga_latency
Throughput,1.746496092214994,catapult,DSP,1,FF,506,asic_fpga_latency
Throughput,1.746496092214994,catapult,BRAM,0,FF,506,asic_fpga_latency
Throughput,2.303367292645118,catapult,CLB,621,FF,469,asic_fpga_latency
Throughput,2.303367292645118,catapult,LUT,3560,FF,469,asic_fpga_latency
Throughput,2.303367292645118,catapult,FF,469,FF,469,asic_fpga_latency
Throughput,2.303367292645118,catapult,DSP,1,FF,469,asic_fpga_latency
Throughput,2.303367292645118,catapult,BRAM,0,FF,469,asic_fpga_latency
Throughput,3.082756600952572,catapult,CLB,497,FF,371,asic_fpga_latency
Throughput,3.082756600952572,catapult,LUT,2428,FF,371,asic_fpga_latency
Throughput,3.082756600952572,catapult,FF,371,FF,371,asic_fpga_latency
Throughput,3.082756600952572,catapult,DSP,1,FF,371,asic_fpga_latency
Throughput,3.082756600952572,catapult,BRAM,0,FF,371,asic_fpga_latency
Throughput,1.955661248181235,catapult,CLB,480,FF,374,asic_fpga_latency
Throughput,1.955661248181235,catapult,LUT,2527,FF,374,asic_fpga_latency
Throughput,1.955661248181235,catapult,FF,374,FF,374,asic_fpga_latency
Throughput,1.955661248181235,catapult,DSP,1,FF,374,asic_fpga_latency
Throughput,1.955661248181235,catapult,BRAM,0,FF,374,asic_fpga_latency
Throughput,3.2682835955041494,catapult,CLB,486,FF,375,asic_fpga_latency
Throughput,3.2682835955041494,catapult,LUT,2402,FF,375,asic_fpga_latency
Throughput,3.2682835955041494,catapult,FF,375,FF,375,asic_fpga_latency
Throughput,3.2682835955041494,catapult,DSP,1,FF,375,asic_fpga_latency
Throughput,3.2682835955041494,catapult,BRAM,0,FF,375,asic_fpga_latency
Throughput,3.468837696553016,catapult,CLB,481,FF,376,asic_fpga_latency
Throughput,3.468837696553016,catapult,LUT,2383,FF,376,asic_fpga_latency
Throughput,3.468837696553016,catapult,FF,376,FF,376,asic_fpga_latency
Throughput,3.468837696553016,catapult,DSP,1,FF,376,asic_fpga_latency
Throughput,3.468837696553016,catapult,BRAM,0,FF,376,asic_fpga_latency
Throughput,2.1168725325204543,catapult,CLB,627,FF,436,asic_fpga_latency
Throughput,2.1168725325204543,catapult,LUT,3757,FF,436,asic_fpga_latency
Throughput,2.1168725325204543,catapult,FF,436,FF,436,asic_fpga_latency
Throughput,2.1168725325204543,catapult,DSP,1,FF,436,asic_fpga_latency
Throughput,2.1168725325204543,catapult,BRAM,0,FF,436,asic_fpga_latency
Throughput,2.275607985563543,catapult,CLB,577,FF,471,asic_fpga_latency
Throughput,2.275607985563543,catapult,LUT,3567,FF,471,asic_fpga_latency
Throughput,2.275607985563543,catapult,FF,471,FF,471,asic_fpga_latency
Throughput,2.275607985563543,catapult,DSP,1,FF,471,asic_fpga_latency
Throughput,2.275607985563543,catapult,BRAM,0,FF,471,asic_fpga_latency
Throughput,2.867621967131317,catapult,CLB,515,FF,398,asic_fpga_latency
Throughput,2.867621967131317,catapult,LUT,2810,FF,398,asic_fpga_latency
Throughput,2.867621967131317,catapult,FF,398,FF,398,asic_fpga_latency
Throughput,2.867621967131317,catapult,DSP,1,FF,398,asic_fpga_latency
Throughput,2.867621967131317,catapult,BRAM,0,FF,398,asic_fpga_latency
Throughput,2.5195199810532096,catapult,CLB,473,FF,401,asic_fpga_latency
Throughput,2.5195199810532096,catapult,LUT,2826,FF,401,asic_fpga_latency
Throughput,2.5195199810532096,catapult,FF,401,FF,401,asic_fpga_latency
Throughput,2.5195199810532096,catapult,DSP,1,FF,401,asic_fpga_latency
Throughput,2.5195199810532096,catapult,BRAM,0,FF,401,asic_fpga_latency
Throughput,3.2206015439563798,catapult,CLB,592,FF,402,asic_fpga_latency
Throughput,3.2206015439563798,catapult,LUT,2902,FF,402,asic_fpga_latency
Throughput,3.2206015439563798,catapult,FF,402,FF,402,asic_fpga_latency
Throughput,3.2206015439563798,catapult,DSP,1,FF,402,asic_fpga_latency
Throughput,3.2206015439563798,catapult,BRAM,0,FF,402,asic_fpga_latency
Throughput,3.301212535364239,catapult,CLB,500,FF,403,asic_fpga_latency
Throughput,3.301212535364239,catapult,LUT,2781,FF,403,asic_fpga_latency
Throughput,3.301212535364239,catapult,FF,403,FF,403,asic_fpga_latency
Throughput,3.301212535364239,catapult,DSP,1,FF,403,asic_fpga_latency
Throughput,3.301212535364239,catapult,BRAM,0,FF,403,asic_fpga_latency
Throughput,1.718989852802899,catapult,CLB,728,FF,536,asic_fpga_latency
Throughput,1.718989852802899,catapult,LUT,4145,FF,536,asic_fpga_latency
Throughput,1.718989852802899,catapult,FF,536,FF,536,asic_fpga_latency
Throughput,1.718989852802899,catapult,DSP,1,FF,536,asic_fpga_latency
Throughput,1.718989852802899,catapult,BRAM,0,FF,536,asic_fpga_latency
Throughput,2.3349483392679935,catapult,CLB,498,FF,499,asic_fpga_latency
Throughput,2.3349483392679935,catapult,LUT,3071,FF,499,asic_fpga_latency
Throughput,2.3349483392679935,catapult,FF,499,FF,499,asic_fpga_latency
Throughput,2.3349483392679935,catapult,DSP,1,FF,499,asic_fpga_latency
Throughput,2.3349483392679935,catapult,BRAM,0,FF,499,asic_fpga_latency
Throughput,3.049366189237567,catapult,CLB,537,FF,407,asic_fpga_latency
Throughput,3.049366189237567,catapult,LUT,2453,FF,407,asic_fpga_latency
Throughput,3.049366189237567,catapult,FF,407,FF,407,asic_fpga_latency
Throughput,3.049366189237567,catapult,DSP,1,FF,407,asic_fpga_latency
Throughput,3.049366189237567,catapult,BRAM,0,FF,407,asic_fpga_latency
Throughput,2.2754681775775363,catapult,CLB,472,FF,410,asic_fpga_latency
Throughput,2.2754681775775363,catapult,LUT,2582,FF,410,asic_fpga_latency
Throughput,2.2754681775775363,catapult,FF,410,FF,410,asic_fpga_latency
Throughput,2.2754681775775363,catapult,DSP,1,FF,410,asic_fpga_latency
Throughput,2.2754681775775363,catapult,BRAM,0,FF,410,asic_fpga_latency
Throughput,3.1748853866375426,catapult,CLB,472,FF,411,asic_fpga_latency
Throughput,3.1748853866375426,catapult,LUT,2484,FF,411,asic_fpga_latency
Throughput,3.1748853866375426,catapult,FF,411,FF,411,asic_fpga_latency
Throughput,3.1748853866375426,catapult,DSP,1,FF,411,asic_fpga_latency
Throughput,3.1748853866375426,catapult,BRAM,0,FF,411,asic_fpga_latency
Throughput,3.110342510917302,catapult,CLB,479,FF,412,asic_fpga_latency
Throughput,3.110342510917302,catapult,LUT,2504,FF,412,asic_fpga_latency
Throughput,3.110342510917302,catapult,FF,412,FF,412,asic_fpga_latency
Throughput,3.110342510917302,catapult,DSP,1,FF,412,asic_fpga_latency
Throughput,3.110342510917302,catapult,BRAM,0,FF,412,asic_fpga_latency
Throughput,2.0859407592824364,catapult,CLB,881,FF,464,asic_fpga_latency
Throughput,2.0859407592824364,catapult,LUT,5546,FF,464,asic_fpga_latency
Throughput,2.0859407592824364,catapult,FF,464,FF,464,asic_fpga_latency
Throughput,2.0859407592824364,catapult,DSP,1,FF,464,asic_fpga_latency
Throughput,2.0859407592824364,catapult,BRAM,0,FF,464,asic_fpga_latency
Throughput,2.4639098800322277,catapult,CLB,835,FF,414,asic_fpga_latency
Throughput,2.4639098800322277,catapult,LUT,5198,FF,414,asic_fpga_latency
Throughput,2.4639098800322277,catapult,FF,414,FF,414,asic_fpga_latency
Throughput,2.4639098800322277,catapult,DSP,1,FF,414,asic_fpga_latency
Throughput,2.4639098800322277,catapult,BRAM,0,FF,414,asic_fpga_latency
Throughput,2.6886852060473907,catapult,CLB,685,FF,318,asic_fpga_latency
Throughput,2.6886852060473907,catapult,LUT,4267,FF,318,asic_fpga_latency
Throughput,2.6886852060473907,catapult,FF,318,FF,318,asic_fpga_latency
Throughput,2.6886852060473907,catapult,DSP,1,FF,318,asic_fpga_latency
Throughput,2.6886852060473907,catapult,BRAM,0,FF,318,asic_fpga_latency
Throughput,2.9854132707590715,catapult,CLB,664,FF,321,asic_fpga_latency
Throughput,2.9854132707590715,catapult,LUT,4139,FF,321,asic_fpga_latency
Throughput,2.9854132707590715,catapult,FF,321,FF,321,asic_fpga_latency
Throughput,2.9854132707590715,catapult,DSP,1,FF,321,asic_fpga_latency
Throughput,2.9854132707590715,catapult,BRAM,0,FF,321,asic_fpga_latency
Throughput,2.9473572521198865,catapult,CLB,724,FF,325,asic_fpga_latency
Throughput,2.9473572521198865,catapult,LUT,4430,FF,325,asic_fpga_latency
Throughput,2.9473572521198865,catapult,FF,325,FF,325,asic_fpga_latency
Throughput,2.9473572521198865,catapult,DSP,1,FF,325,asic_fpga_latency
Throughput,2.9473572521198865,catapult,BRAM,0,FF,325,asic_fpga_latency
Throughput,3.0557864371974772,catapult,CLB,774,FF,304,asic_fpga_latency
Throughput,3.0557864371974772,catapult,LUT,4201,FF,304,asic_fpga_latency
Throughput,3.0557864371974772,catapult,FF,304,FF,304,asic_fpga_latency
Throughput,3.0557864371974772,catapult,DSP,1,FF,304,asic_fpga_latency
Throughput,3.0557864371974772,catapult,BRAM,0,FF,304,asic_fpga_latency
Throughput,2.2045417970102004,catapult,CLB,232,FF,291,asic_fpga_latency
Throughput,2.2045417970102004,catapult,LUT,1483,FF,291,asic_fpga_latency
Throughput,2.2045417970102004,catapult,FF,291,FF,291,asic_fpga_latency
Throughput,2.2045417970102004,catapult,DSP,1,FF,291,asic_fpga_latency
Throughput,2.2045417970102004,catapult,BRAM,0,FF,291,asic_fpga_latency
Throughput,2.704683700764614,catapult,CLB,202,FF,262,asic_fpga_latency
Throughput,2.704683700764614,catapult,LUT,1307,FF,262,asic_fpga_latency
Throughput,2.704683700764614,catapult,FF,262,FF,262,asic_fpga_latency
Throughput,2.704683700764614,catapult,DSP,1,FF,262,asic_fpga_latency
Throughput,2.704683700764614,catapult,BRAM,0,FF,262,asic_fpga_latency
Throughput,3.085515049599654,catapult,CLB,181,FF,230,asic_fpga_latency
Throughput,3.085515049599654,catapult,LUT,1117,FF,230,asic_fpga_latency
Throughput,3.085515049599654,catapult,FF,230,FF,230,asic_fpga_latency
Throughput,3.085515049599654,catapult,DSP,1,FF,230,asic_fpga_latency
Throughput,3.085515049599654,catapult,BRAM,0,FF,230,asic_fpga_latency
Throughput,3.4456262942633766,catapult,CLB,159,FF,231,asic_fpga_latency
Throughput,3.4456262942633766,catapult,LUT,1044,FF,231,asic_fpga_latency
Throughput,3.4456262942633766,catapult,FF,231,FF,231,asic_fpga_latency
Throughput,3.4456262942633766,catapult,DSP,1,FF,231,asic_fpga_latency
Throughput,3.4456262942633766,catapult,BRAM,0,FF,231,asic_fpga_latency
Throughput,3.5025165581470286,catapult,CLB,181,FF,232,asic_fpga_latency
Throughput,3.5025165581470286,catapult,LUT,1083,FF,232,asic_fpga_latency
Throughput,3.5025165581470286,catapult,FF,232,FF,232,asic_fpga_latency
Throughput,3.5025165581470286,catapult,DSP,1,FF,232,asic_fpga_latency
Throughput,3.5025165581470286,catapult,BRAM,0,FF,232,asic_fpga_latency
Throughput,3.582239257760026,catapult,CLB,172,FF,233,asic_fpga_latency
Throughput,3.582239257760026,catapult,LUT,1024,FF,233,asic_fpga_latency
Throughput,3.582239257760026,catapult,FF,233,FF,233,asic_fpga_latency
Throughput,3.582239257760026,catapult,DSP,1,FF,233,asic_fpga_latency
Throughput,3.582239257760026,catapult,BRAM,0,FF,233,asic_fpga_latency
Throughput,2.2130160753487713,catapult,CLB,295,FF,329,asic_fpga_latency
Throughput,2.2130160753487713,catapult,LUT,1773,FF,329,asic_fpga_latency
Throughput,2.2130160753487713,catapult,FF,329,FF,329,asic_fpga_latency
Throughput,2.2130160753487713,catapult,DSP,1,FF,329,asic_fpga_latency
Throughput,2.2130160753487713,catapult,BRAM,0,FF,329,asic_fpga_latency
Throughput,2.8514237158613294,catapult,CLB,267,FF,292,asic_fpga_latency
Throughput,2.8514237158613294,catapult,LUT,1599,FF,292,asic_fpga_latency
Throughput,2.8514237158613294,catapult,FF,292,FF,292,asic_fpga_latency
Throughput,2.8514237158613294,catapult,DSP,1,FF,292,asic_fpga_latency
Throughput,2.8514237158613294,catapult,BRAM,0,FF,292,asic_fpga_latency
Throughput,2.7097627331750833,catapult,CLB,201,FF,264,asic_fpga_latency
Throughput,2.7097627331750833,catapult,LUT,1250,FF,264,asic_fpga_latency
Throughput,2.7097627331750833,catapult,FF,264,FF,264,asic_fpga_latency
Throughput,2.7097627331750833,catapult,DSP,1,FF,264,asic_fpga_latency
Throughput,2.7097627331750833,catapult,BRAM,0,FF,264,asic_fpga_latency
Throughput,3.5091166851480144,catapult,CLB,205,FF,265,asic_fpga_latency
Throughput,3.5091166851480144,catapult,LUT,1251,FF,265,asic_fpga_latency
Throughput,3.5091166851480144,catapult,FF,265,FF,265,asic_fpga_latency
Throughput,3.5091166851480144,catapult,DSP,1,FF,265,asic_fpga_latency
Throughput,3.5091166851480144,catapult,BRAM,0,FF,265,asic_fpga_latency
Throughput,3.1606761318381227,catapult,CLB,220,FF,266,asic_fpga_latency
Throughput,3.1606761318381227,catapult,LUT,1252,FF,266,asic_fpga_latency
Throughput,3.1606761318381227,catapult,FF,266,FF,266,asic_fpga_latency
Throughput,3.1606761318381227,catapult,DSP,1,FF,266,asic_fpga_latency
Throughput,3.1606761318381227,catapult,BRAM,0,FF,266,asic_fpga_latency
Throughput,3.4826459751060463,catapult,CLB,197,FF,267,asic_fpga_latency
Throughput,3.4826459751060463,catapult,LUT,1215,FF,267,asic_fpga_latency
Throughput,3.4826459751060463,catapult,FF,267,FF,267,asic_fpga_latency
Throughput,3.4826459751060463,catapult,DSP,1,FF,267,asic_fpga_latency
Throughput,3.4826459751060463,catapult,BRAM,0,FF,267,asic_fpga_latency
Throughput,2.2481711127997377,catapult,CLB,248,FF,342,asic_fpga_latency
Throughput,2.2481711127997377,catapult,LUT,1561,FF,342,asic_fpga_latency
Throughput,2.2481711127997377,catapult,FF,342,FF,342,asic_fpga_latency
Throughput,2.2481711127997377,catapult,DSP,1,FF,342,asic_fpga_latency
Throughput,2.2481711127997377,catapult,BRAM,0,FF,342,asic_fpga_latency
Throughput,2.6625415023656682,catapult,CLB,217,FF,311,asic_fpga_latency
Throughput,2.6625415023656682,catapult,LUT,1387,FF,311,asic_fpga_latency
Throughput,2.6625415023656682,catapult,FF,311,FF,311,asic_fpga_latency
Throughput,2.6625415023656682,catapult,DSP,1,FF,311,asic_fpga_latency
Throughput,2.6625415023656682,catapult,BRAM,0,FF,311,asic_fpga_latency
Throughput,3.066214911003112,catapult,CLB,236,FF,281,asic_fpga_latency
Throughput,3.066214911003112,catapult,LUT,1356,FF,281,asic_fpga_latency
Throughput,3.066214911003112,catapult,FF,281,FF,281,asic_fpga_latency
Throughput,3.066214911003112,catapult,DSP,1,FF,281,asic_fpga_latency
Throughput,3.066214911003112,catapult,BRAM,0,FF,281,asic_fpga_latency
Throughput,3.1629354571390618,catapult,CLB,199,FF,282,asic_fpga_latency
Throughput,3.1629354571390618,catapult,LUT,1160,FF,282,asic_fpga_latency
Throughput,3.1629354571390618,catapult,FF,282,FF,282,asic_fpga_latency
Throughput,3.1629354571390618,catapult,DSP,1,FF,282,asic_fpga_latency
Throughput,3.1629354571390618,catapult,BRAM,0,FF,282,asic_fpga_latency
Throughput,2.9730581470712405,catapult,CLB,204,FF,283,asic_fpga_latency
Throughput,2.9730581470712405,catapult,LUT,1275,FF,283,asic_fpga_latency
Throughput,2.9730581470712405,catapult,FF,283,FF,283,asic_fpga_latency
Throughput,2.9730581470712405,catapult,DSP,1,FF,283,asic_fpga_latency
Throughput,2.9730581470712405,catapult,BRAM,0,FF,283,asic_fpga_latency
Throughput,3.1426084278472817,catapult,CLB,198,FF,284,asic_fpga_latency
Throughput,3.1426084278472817,catapult,LUT,1240,FF,284,asic_fpga_latency
Throughput,3.1426084278472817,catapult,FF,284,FF,284,asic_fpga_latency
Throughput,3.1426084278472817,catapult,DSP,1,FF,284,asic_fpga_latency
Throughput,3.1426084278472817,catapult,BRAM,0,FF,284,asic_fpga_latency
Throughput,2.282120272302591,catapult,CLB,338,FF,384,asic_fpga_latency
Throughput,2.282120272302591,catapult,LUT,2071,FF,384,asic_fpga_latency
Throughput,2.282120272302591,catapult,FF,384,FF,384,asic_fpga_latency
Throughput,2.282120272302591,catapult,DSP,1,FF,384,asic_fpga_latency
Throughput,2.282120272302591,catapult,BRAM,0,FF,384,asic_fpga_latency
Throughput,2.514388588698829,catapult,CLB,367,FF,320,asic_fpga_latency
Throughput,2.514388588698829,catapult,LUT,2267,FF,320,asic_fpga_latency
Throughput,2.514388588698829,catapult,FF,320,FF,320,asic_fpga_latency
Throughput,2.514388588698829,catapult,DSP,1,FF,320,asic_fpga_latency
Throughput,2.514388588698829,catapult,BRAM,0,FF,320,asic_fpga_latency
Throughput,2.8201505396358058,catapult,CLB,329,FF,299,asic_fpga_latency
Throughput,2.8201505396358058,catapult,LUT,2086,FF,299,asic_fpga_latency
Throughput,2.8201505396358058,catapult,FF,299,FF,299,asic_fpga_latency
Throughput,2.8201505396358058,catapult,DSP,1,FF,299,asic_fpga_latency
Throughput,2.8201505396358058,catapult,BRAM,0,FF,299,asic_fpga_latency
Throughput,3.2811413121940336,catapult,CLB,334,FF,300,asic_fpga_latency
Throughput,3.2811413121940336,catapult,LUT,2063,FF,300,asic_fpga_latency
Throughput,3.2811413121940336,catapult,FF,300,FF,300,asic_fpga_latency
Throughput,3.2811413121940336,catapult,DSP,1,FF,300,asic_fpga_latency
Throughput,3.2811413121940336,catapult,BRAM,0,FF,300,asic_fpga_latency
Throughput,3.3732501264968797,catapult,CLB,326,FF,301,asic_fpga_latency
Throughput,3.3732501264968797,catapult,LUT,1972,FF,301,asic_fpga_latency
Throughput,3.3732501264968797,catapult,FF,301,FF,301,asic_fpga_latency
Throughput,3.3732501264968797,catapult,DSP,1,FF,301,asic_fpga_latency
Throughput,3.3732501264968797,catapult,BRAM,0,FF,301,asic_fpga_latency
Throughput,3.400527761908648,catapult,CLB,314,FF,302,asic_fpga_latency
Throughput,3.400527761908648,catapult,LUT,1997,FF,302,asic_fpga_latency
Throughput,3.400527761908648,catapult,FF,302,FF,302,asic_fpga_latency
Throughput,3.400527761908648,catapult,DSP,1,FF,302,asic_fpga_latency
Throughput,3.400527761908648,catapult,BRAM,0,FF,302,asic_fpga_latency
Throughput,2.1745275838824014,catapult,CLB,274,FF,372,asic_fpga_latency
Throughput,2.1745275838824014,catapult,LUT,1732,FF,372,asic_fpga_latency
Throughput,2.1745275838824014,catapult,FF,372,FF,372,asic_fpga_latency
Throughput,2.1745275838824014,catapult,DSP,1,FF,372,asic_fpga_latency
Throughput,2.1745275838824014,catapult,BRAM,0,FF,372,asic_fpga_latency
Throughput,2.4024428038429475,catapult,CLB,260,FF,347,asic_fpga_latency
Throughput,2.4024428038429475,catapult,LUT,1684,FF,347,asic_fpga_latency
Throughput,2.4024428038429475,catapult,FF,347,FF,347,asic_fpga_latency
Throughput,2.4024428038429475,catapult,DSP,1,FF,347,asic_fpga_latency
Throughput,2.4024428038429475,catapult,BRAM,0,FF,347,asic_fpga_latency
Throughput,2.8306640171651467,catapult,CLB,236,FF,316,asic_fpga_latency
Throughput,2.8306640171651467,catapult,LUT,1453,FF,316,asic_fpga_latency
Throughput,2.8306640171651467,catapult,FF,316,FF,316,asic_fpga_latency
Throughput,2.8306640171651467,catapult,DSP,1,FF,316,asic_fpga_latency
Throughput,2.8306640171651467,catapult,BRAM,0,FF,316,asic_fpga_latency
Throughput,3.156456057396997,catapult,CLB,256,FF,317,asic_fpga_latency
Throughput,3.156456057396997,catapult,LUT,1517,FF,317,asic_fpga_latency
Throughput,3.156456057396997,catapult,FF,317,FF,317,asic_fpga_latency
Throughput,3.156456057396997,catapult,DSP,1,FF,317,asic_fpga_latency
Throughput,3.156456057396997,catapult,BRAM,0,FF,317,asic_fpga_latency
Throughput,3.256130479660581,catapult,CLB,245,FF,318,asic_fpga_latency
Throughput,3.256130479660581,catapult,LUT,1360,FF,318,asic_fpga_latency
Throughput,3.256130479660581,catapult,FF,318,FF,318,asic_fpga_latency
Throughput,3.256130479660581,catapult,DSP,1,FF,318,asic_fpga_latency
Throughput,3.256130479660581,catapult,BRAM,0,FF,318,asic_fpga_latency
Throughput,3.456237125516708,catapult,CLB,232,FF,319,asic_fpga_latency
Throughput,3.456237125516708,catapult,LUT,1368,FF,319,asic_fpga_latency
Throughput,3.456237125516708,catapult,FF,319,FF,319,asic_fpga_latency
Throughput,3.456237125516708,catapult,DSP,1,FF,319,asic_fpga_latency
Throughput,3.456237125516708,catapult,BRAM,0,FF,319,asic_fpga_latency
Throughput,2.2969654789058174,catapult,CLB,307,FF,305,asic_fpga_latency
Throughput,2.2969654789058174,catapult,LUT,1950,FF,305,asic_fpga_latency
Throughput,2.2969654789058174,catapult,FF,305,FF,305,asic_fpga_latency
Throughput,2.2969654789058174,catapult,DSP,1,FF,305,asic_fpga_latency
Throughput,2.2969654789058174,catapult,BRAM,0,FF,305,asic_fpga_latency
Throughput,2.47012385200994,catapult,CLB,310,FF,354,asic_fpga_latency
Throughput,2.47012385200994,catapult,LUT,2015,FF,354,asic_fpga_latency
Throughput,2.47012385200994,catapult,FF,354,FF,354,asic_fpga_latency
Throughput,2.47012385200994,catapult,DSP,1,FF,354,asic_fpga_latency
Throughput,2.47012385200994,catapult,BRAM,0,FF,354,asic_fpga_latency
Throughput,2.9579847841262707,catapult,CLB,282,FF,334,asic_fpga_latency
Throughput,2.9579847841262707,catapult,LUT,1698,FF,334,asic_fpga_latency
Throughput,2.9579847841262707,catapult,FF,334,FF,334,asic_fpga_latency
Throughput,2.9579847841262707,catapult,DSP,1,FF,334,asic_fpga_latency
Throughput,2.9579847841262707,catapult,BRAM,0,FF,334,asic_fpga_latency
Throughput,3.280344829848514,catapult,CLB,288,FF,335,asic_fpga_latency
Throughput,3.280344829848514,catapult,LUT,1686,FF,335,asic_fpga_latency
Throughput,3.280344829848514,catapult,FF,335,FF,335,asic_fpga_latency
Throughput,3.280344829848514,catapult,DSP,1,FF,335,asic_fpga_latency
Throughput,3.280344829848514,catapult,BRAM,0,FF,335,asic_fpga_latency
Throughput,3.5716836916922636,catapult,CLB,286,FF,336,asic_fpga_latency
Throughput,3.5716836916922636,catapult,LUT,1793,FF,336,asic_fpga_latency
Throughput,3.5716836916922636,catapult,FF,336,FF,336,asic_fpga_latency
Throughput,3.5716836916922636,catapult,DSP,1,FF,336,asic_fpga_latency
Throughput,3.5716836916922636,catapult,BRAM,0,FF,336,asic_fpga_latency
Throughput,3.6106557673004573,catapult,CLB,271,FF,337,asic_fpga_latency
Throughput,3.6106557673004573,catapult,LUT,1651,FF,337,asic_fpga_latency
Throughput,3.6106557673004573,catapult,FF,337,FF,337,asic_fpga_latency
Throughput,3.6106557673004573,catapult,DSP,1,FF,337,asic_fpga_latency
Throughput,3.6106557673004573,catapult,BRAM,0,FF,337,asic_fpga_latency
Throughput,2.098045880067305,catapult,CLB,289,FF,402,asic_fpga_latency
Throughput,2.098045880067305,catapult,LUT,1756,FF,402,asic_fpga_latency
Throughput,2.098045880067305,catapult,FF,402,FF,402,asic_fpga_latency
Throughput,2.098045880067305,catapult,DSP,1,FF,402,asic_fpga_latency
Throughput,2.098045880067305,catapult,BRAM,0,FF,402,asic_fpga_latency
Throughput,2.4188067058997116,catapult,CLB,256,FF,383,asic_fpga_latency
Throughput,2.4188067058997116,catapult,LUT,1641,FF,383,asic_fpga_latency
Throughput,2.4188067058997116,catapult,FF,383,FF,383,asic_fpga_latency
Throughput,2.4188067058997116,catapult,DSP,1,FF,383,asic_fpga_latency
Throughput,2.4188067058997116,catapult,BRAM,0,FF,383,asic_fpga_latency
Throughput,2.810860038846086,catapult,CLB,246,FF,352,asic_fpga_latency
Throughput,2.810860038846086,catapult,LUT,1450,FF,352,asic_fpga_latency
Throughput,2.810860038846086,catapult,FF,352,FF,352,asic_fpga_latency
Throughput,2.810860038846086,catapult,DSP,1,FF,352,asic_fpga_latency
Throughput,2.810860038846086,catapult,BRAM,0,FF,352,asic_fpga_latency
Throughput,3.152634814546257,catapult,CLB,237,FF,353,asic_fpga_latency
Throughput,3.152634814546257,catapult,LUT,1414,FF,353,asic_fpga_latency
Throughput,3.152634814546257,catapult,FF,353,FF,353,asic_fpga_latency
Throughput,3.152634814546257,catapult,DSP,1,FF,353,asic_fpga_latency
Throughput,3.152634814546257,catapult,BRAM,0,FF,353,asic_fpga_latency
Throughput,3.3567297396184745,catapult,CLB,234,FF,354,asic_fpga_latency
Throughput,3.3567297396184745,catapult,LUT,1447,FF,354,asic_fpga_latency
Throughput,3.3567297396184745,catapult,FF,354,FF,354,asic_fpga_latency
Throughput,3.3567297396184745,catapult,DSP,1,FF,354,asic_fpga_latency
Throughput,3.3567297396184745,catapult,BRAM,0,FF,354,asic_fpga_latency
Throughput,3.4099317672653373,catapult,CLB,236,FF,355,asic_fpga_latency
Throughput,3.4099317672653373,catapult,LUT,1394,FF,355,asic_fpga_latency
Throughput,3.4099317672653373,catapult,FF,355,FF,355,asic_fpga_latency
Throughput,3.4099317672653373,catapult,DSP,1,FF,355,asic_fpga_latency
Throughput,3.4099317672653373,catapult,BRAM,0,FF,355,asic_fpga_latency
Throughput,2.0179313378682977,catapult,CLB,486,FF,317,asic_fpga_latency
Throughput,2.0179313378682977,catapult,LUT,3189,FF,317,asic_fpga_latency
Throughput,2.0179313378682977,catapult,FF,317,FF,317,asic_fpga_latency
Throughput,2.0179313378682977,catapult,DSP,1,FF,317,asic_fpga_latency
Throughput,2.0179313378682977,catapult,BRAM,0,FF,317,asic_fpga_latency
Throughput,2.4603998641859275,catapult,CLB,498,FF,275,asic_fpga_latency
Throughput,2.4603998641859275,catapult,LUT,3097,FF,275,asic_fpga_latency
Throughput,2.4603998641859275,catapult,FF,275,FF,275,asic_fpga_latency
Throughput,2.4603998641859275,catapult,DSP,1,FF,275,asic_fpga_latency
Throughput,2.4603998641859275,catapult,BRAM,0,FF,275,asic_fpga_latency
Throughput,2.821718200646738,catapult,CLB,439,FF,241,asic_fpga_latency
Throughput,2.821718200646738,catapult,LUT,2721,FF,241,asic_fpga_latency
Throughput,2.821718200646738,catapult,FF,241,FF,241,asic_fpga_latency
Throughput,2.821718200646738,catapult,DSP,1,FF,241,asic_fpga_latency
Throughput,2.821718200646738,catapult,BRAM,0,FF,241,asic_fpga_latency
Throughput,3.3267795775655293,catapult,CLB,454,FF,243,asic_fpga_latency
Throughput,3.3267795775655293,catapult,LUT,2716,FF,243,asic_fpga_latency
Throughput,3.3267795775655293,catapult,FF,243,FF,243,asic_fpga_latency
Throughput,3.3267795775655293,catapult,DSP,1,FF,243,asic_fpga_latency
Throughput,3.3267795775655293,catapult,BRAM,0,FF,243,asic_fpga_latency
Throughput,3.453086368596251,catapult,CLB,445,FF,244,asic_fpga_latency
Throughput,3.453086368596251,catapult,LUT,2714,FF,244,asic_fpga_latency
Throughput,3.453086368596251,catapult,FF,244,FF,244,asic_fpga_latency
Throughput,3.453086368596251,catapult,DSP,1,FF,244,asic_fpga_latency
Throughput,3.453086368596251,catapult,BRAM,0,FF,244,asic_fpga_latency
Throughput,3.3795315293394026,catapult,CLB,441,FF,246,asic_fpga_latency
Throughput,3.3795315293394026,catapult,LUT,2735,FF,246,asic_fpga_latency
Throughput,3.3795315293394026,catapult,FF,246,FF,246,asic_fpga_latency
Throughput,3.3795315293394026,catapult,DSP,1,FF,246,asic_fpga_latency
Throughput,3.3795315293394026,catapult,BRAM,0,FF,246,asic_fpga_latency
Throughput,2.16871755056365,catapult,CLB,345,FF,373,asic_fpga_latency
Throughput,2.16871755056365,catapult,LUT,2171,FF,373,asic_fpga_latency
Throughput,2.16871755056365,catapult,FF,373,FF,373,asic_fpga_latency
Throughput,2.16871755056365,catapult,DSP,1,FF,373,asic_fpga_latency
Throughput,2.16871755056365,catapult,BRAM,0,FF,373,asic_fpga_latency
Throughput,2.9010649809545086,catapult,CLB,333,FF,316,asic_fpga_latency
Throughput,2.9010649809545086,catapult,LUT,1979,FF,316,asic_fpga_latency
Throughput,2.9010649809545086,catapult,FF,316,FF,316,asic_fpga_latency
Throughput,2.9010649809545086,catapult,DSP,1,FF,316,asic_fpga_latency
Throughput,2.9010649809545086,catapult,BRAM,0,FF,316,asic_fpga_latency
Throughput,2.918796171706941,catapult,CLB,286,FF,266,asic_fpga_latency
Throughput,2.918796171706941,catapult,LUT,1604,FF,266,asic_fpga_latency
Throughput,2.918796171706941,catapult,FF,266,FF,266,asic_fpga_latency
Throughput,2.918796171706941,catapult,DSP,1,FF,266,asic_fpga_latency
Throughput,2.918796171706941,catapult,BRAM,0,FF,266,asic_fpga_latency
Throughput,3.2510492761538785,catapult,CLB,270,FF,267,asic_fpga_latency
Throughput,3.2510492761538785,catapult,LUT,1564,FF,267,asic_fpga_latency
Throughput,3.2510492761538785,catapult,FF,267,FF,267,asic_fpga_latency
Throughput,3.2510492761538785,catapult,DSP,1,FF,267,asic_fpga_latency
Throughput,3.2510492761538785,catapult,BRAM,0,FF,267,asic_fpga_latency
Throughput,3.26253629571629,catapult,CLB,254,FF,268,asic_fpga_latency
Throughput,3.26253629571629,catapult,LUT,1560,FF,268,asic_fpga_latency
Throughput,3.26253629571629,catapult,FF,268,FF,268,asic_fpga_latency
Throughput,3.26253629571629,catapult,DSP,1,FF,268,asic_fpga_latency
Throughput,3.26253629571629,catapult,BRAM,0,FF,268,asic_fpga_latency
Throughput,3.4598125473561843,catapult,CLB,262,FF,269,asic_fpga_latency
Throughput,3.4598125473561843,catapult,LUT,1480,FF,269,asic_fpga_latency
Throughput,3.4598125473561843,catapult,FF,269,FF,269,asic_fpga_latency
Throughput,3.4598125473561843,catapult,DSP,1,FF,269,asic_fpga_latency
Throughput,3.4598125473561843,catapult,BRAM,0,FF,269,asic_fpga_latency
Throughput,2.2052661756273984,catapult,CLB,391,FF,415,asic_fpga_latency
Throughput,2.2052661756273984,catapult,LUT,2431,FF,415,asic_fpga_latency
Throughput,2.2052661756273984,catapult,FF,415,FF,415,asic_fpga_latency
Throughput,2.2052661756273984,catapult,DSP,1,FF,415,asic_fpga_latency
Throughput,2.2052661756273984,catapult,BRAM,0,FF,415,asic_fpga_latency
Throughput,2.8583106812211847,catapult,CLB,398,FF,348,asic_fpga_latency
Throughput,2.8583106812211847,catapult,LUT,2422,FF,348,asic_fpga_latency
Throughput,2.8583106812211847,catapult,FF,348,FF,348,asic_fpga_latency
Throughput,2.8583106812211847,catapult,DSP,1,FF,348,asic_fpga_latency
Throughput,2.8583106812211847,catapult,BRAM,0,FF,348,asic_fpga_latency
Throughput,2.7892602324011624,catapult,CLB,343,FF,298,asic_fpga_latency
Throughput,2.7892602324011624,catapult,LUT,1927,FF,298,asic_fpga_latency
Throughput,2.7892602324011624,catapult,FF,298,FF,298,asic_fpga_latency
Throughput,2.7892602324011624,catapult,DSP,1,FF,298,asic_fpga_latency
Throughput,2.7892602324011624,catapult,BRAM,0,FF,298,asic_fpga_latency
Throughput,3.265178180773325,catapult,CLB,327,FF,300,asic_fpga_latency
Throughput,3.265178180773325,catapult,LUT,1992,FF,300,asic_fpga_latency
Throughput,3.265178180773325,catapult,FF,300,FF,300,asic_fpga_latency
Throughput,3.265178180773325,catapult,DSP,1,FF,300,asic_fpga_latency
Throughput,3.265178180773325,catapult,BRAM,0,FF,300,asic_fpga_latency
Throughput,3.381428518291837,catapult,CLB,305,FF,301,asic_fpga_latency
Throughput,3.381428518291837,catapult,LUT,1989,FF,301,asic_fpga_latency
Throughput,3.381428518291837,catapult,FF,301,FF,301,asic_fpga_latency
Throughput,3.381428518291837,catapult,DSP,1,FF,301,asic_fpga_latency
Throughput,3.381428518291837,catapult,BRAM,0,FF,301,asic_fpga_latency
Throughput,3.310633423492917,catapult,CLB,309,FF,308,asic_fpga_latency
Throughput,3.310633423492917,catapult,LUT,1988,FF,308,asic_fpga_latency
Throughput,3.310633423492917,catapult,FF,308,FF,308,asic_fpga_latency
Throughput,3.310633423492917,catapult,DSP,1,FF,308,asic_fpga_latency
Throughput,3.310633423492917,catapult,BRAM,0,FF,308,asic_fpga_latency
Throughput,2.120207271462858,catapult,CLB,366,FF,430,asic_fpga_latency
Throughput,2.120207271462858,catapult,LUT,2245,FF,430,asic_fpga_latency
Throughput,2.120207271462858,catapult,FF,430,FF,430,asic_fpga_latency
Throughput,2.120207271462858,catapult,DSP,1,FF,430,asic_fpga_latency
Throughput,2.120207271462858,catapult,BRAM,0,FF,430,asic_fpga_latency
Throughput,2.920552218013382,catapult,CLB,333,FF,365,asic_fpga_latency
Throughput,2.920552218013382,catapult,LUT,2182,FF,365,asic_fpga_latency
Throughput,2.920552218013382,catapult,FF,365,FF,365,asic_fpga_latency
Throughput,2.920552218013382,catapult,DSP,1,FF,365,asic_fpga_latency
Throughput,2.920552218013382,catapult,BRAM,0,FF,365,asic_fpga_latency
Throughput,2.847907499964401,catapult,CLB,304,FF,315,asic_fpga_latency
Throughput,2.847907499964401,catapult,LUT,1802,FF,315,asic_fpga_latency
Throughput,2.847907499964401,catapult,FF,315,FF,315,asic_fpga_latency
Throughput,2.847907499964401,catapult,DSP,1,FF,315,asic_fpga_latency
Throughput,2.847907499964401,catapult,BRAM,0,FF,315,asic_fpga_latency
Throughput,2.9901713069141733,catapult,CLB,347,FF,318,asic_fpga_latency
Throughput,2.9901713069141733,catapult,LUT,1822,FF,318,asic_fpga_latency
Throughput,2.9901713069141733,catapult,FF,318,FF,318,asic_fpga_latency
Throughput,2.9901713069141733,catapult,DSP,1,FF,318,asic_fpga_latency
Throughput,2.9901713069141733,catapult,BRAM,0,FF,318,asic_fpga_latency
Throughput,3.148634437244567,catapult,CLB,301,FF,319,asic_fpga_latency
Throughput,3.148634437244567,catapult,LUT,1846,FF,319,asic_fpga_latency
Throughput,3.148634437244567,catapult,FF,319,FF,319,asic_fpga_latency
Throughput,3.148634437244567,catapult,DSP,1,FF,319,asic_fpga_latency
Throughput,3.148634437244567,catapult,BRAM,0,FF,319,asic_fpga_latency
Throughput,3.111455445513748,catapult,CLB,335,FF,320,asic_fpga_latency
Throughput,3.111455445513748,catapult,LUT,1877,FF,320,asic_fpga_latency
Throughput,3.111455445513748,catapult,FF,320,FF,320,asic_fpga_latency
Throughput,3.111455445513748,catapult,DSP,1,FF,320,asic_fpga_latency
Throughput,3.111455445513748,catapult,BRAM,0,FF,320,asic_fpga_latency
Throughput,2.3149487817582037,catapult,CLB,531,FF,436,asic_fpga_latency
Throughput,2.3149487817582037,catapult,LUT,3275,FF,436,asic_fpga_latency
Throughput,2.3149487817582037,catapult,FF,436,FF,436,asic_fpga_latency
Throughput,2.3149487817582037,catapult,DSP,1,FF,436,asic_fpga_latency
Throughput,2.3149487817582037,catapult,BRAM,0,FF,436,asic_fpga_latency
Throughput,2.601795238714713,catapult,CLB,537,FF,372,asic_fpga_latency
Throughput,2.601795238714713,catapult,LUT,3333,FF,372,asic_fpga_latency
Throughput,2.601795238714713,catapult,FF,372,FF,372,asic_fpga_latency
Throughput,2.601795238714713,catapult,DSP,1,FF,372,asic_fpga_latency
Throughput,2.601795238714713,catapult,BRAM,0,FF,372,asic_fpga_latency
Throughput,2.945464720696308,catapult,CLB,455,FF,330,asic_fpga_latency
Throughput,2.945464720696308,catapult,LUT,2938,FF,330,asic_fpga_latency
Throughput,2.945464720696308,catapult,FF,330,FF,330,asic_fpga_latency
Throughput,2.945464720696308,catapult,DSP,1,FF,330,asic_fpga_latency
Throughput,2.945464720696308,catapult,BRAM,0,FF,330,asic_fpga_latency
Throughput,3.0350118972466373,catapult,CLB,502,FF,333,asic_fpga_latency
Throughput,3.0350118972466373,catapult,LUT,3011,FF,333,asic_fpga_latency
Throughput,3.0350118972466373,catapult,FF,333,FF,333,asic_fpga_latency
Throughput,3.0350118972466373,catapult,DSP,1,FF,333,asic_fpga_latency
Throughput,3.0350118972466373,catapult,BRAM,0,FF,333,asic_fpga_latency
Throughput,3.3898649816777797,catapult,CLB,476,FF,334,asic_fpga_latency
Throughput,3.3898649816777797,catapult,LUT,2907,FF,334,asic_fpga_latency
Throughput,3.3898649816777797,catapult,FF,334,FF,334,asic_fpga_latency
Throughput,3.3898649816777797,catapult,DSP,1,FF,334,asic_fpga_latency
Throughput,3.3898649816777797,catapult,BRAM,0,FF,334,asic_fpga_latency
Throughput,3.3911524831714055,catapult,CLB,480,FF,335,asic_fpga_latency
Throughput,3.3911524831714055,catapult,LUT,2864,FF,335,asic_fpga_latency
Throughput,3.3911524831714055,catapult,FF,335,FF,335,asic_fpga_latency
Throughput,3.3911524831714055,catapult,DSP,1,FF,335,asic_fpga_latency
Throughput,3.3911524831714055,catapult,BRAM,0,FF,335,asic_fpga_latency
Throughput,2.1612135646408173,catapult,CLB,420,FF,460,asic_fpga_latency
Throughput,2.1612135646408173,catapult,LUT,2478,FF,460,asic_fpga_latency
Throughput,2.1612135646408173,catapult,FF,460,FF,460,asic_fpga_latency
Throughput,2.1612135646408173,catapult,DSP,1,FF,460,asic_fpga_latency
Throughput,2.1612135646408173,catapult,BRAM,0,FF,460,asic_fpga_latency
Throughput,2.9396720501860814,catapult,CLB,408,FF,396,asic_fpga_latency
Throughput,2.9396720501860814,catapult,LUT,2525,FF,396,asic_fpga_latency
Throughput,2.9396720501860814,catapult,FF,396,FF,396,asic_fpga_latency
Throughput,2.9396720501860814,catapult,DSP,1,FF,396,asic_fpga_latency
Throughput,2.9396720501860814,catapult,BRAM,0,FF,396,asic_fpga_latency
Throughput,2.867909809972296,catapult,CLB,371,FF,350,asic_fpga_latency
Throughput,2.867909809972296,catapult,LUT,2057,FF,350,asic_fpga_latency
Throughput,2.867909809972296,catapult,FF,350,FF,350,asic_fpga_latency
Throughput,2.867909809972296,catapult,DSP,1,FF,350,asic_fpga_latency
Throughput,2.867909809972296,catapult,BRAM,0,FF,350,asic_fpga_latency
Throughput,3.077358641530801,catapult,CLB,330,FF,353,asic_fpga_latency
Throughput,3.077358641530801,catapult,LUT,1900,FF,353,asic_fpga_latency
Throughput,3.077358641530801,catapult,FF,353,FF,353,asic_fpga_latency
Throughput,3.077358641530801,catapult,DSP,1,FF,353,asic_fpga_latency
Throughput,3.077358641530801,catapult,BRAM,0,FF,353,asic_fpga_latency
Throughput,3.1917576051604337,catapult,CLB,402,FF,354,asic_fpga_latency
Throughput,3.1917576051604337,catapult,LUT,2039,FF,354,asic_fpga_latency
Throughput,3.1917576051604337,catapult,FF,354,FF,354,asic_fpga_latency
Throughput,3.1917576051604337,catapult,DSP,1,FF,354,asic_fpga_latency
Throughput,3.1917576051604337,catapult,BRAM,0,FF,354,asic_fpga_latency
Throughput,3.4205809514687977,catapult,CLB,348,FF,355,asic_fpga_latency
Throughput,3.4205809514687977,catapult,LUT,1973,FF,355,asic_fpga_latency
Throughput,3.4205809514687977,catapult,FF,355,FF,355,asic_fpga_latency
Throughput,3.4205809514687977,catapult,DSP,1,FF,355,asic_fpga_latency
Throughput,3.4205809514687977,catapult,BRAM,0,FF,355,asic_fpga_latency
Throughput,2.093955796593134,catapult,CLB,474,FF,391,asic_fpga_latency
Throughput,2.093955796593134,catapult,LUT,2789,FF,391,asic_fpga_latency
Throughput,2.093955796593134,catapult,FF,391,FF,391,asic_fpga_latency
Throughput,2.093955796593134,catapult,DSP,1,FF,391,asic_fpga_latency
Throughput,2.093955796593134,catapult,BRAM,0,FF,391,asic_fpga_latency
Throughput,2.5115657603263024,catapult,CLB,526,FF,411,asic_fpga_latency
Throughput,2.5115657603263024,catapult,LUT,2996,FF,411,asic_fpga_latency
Throughput,2.5115657603263024,catapult,FF,411,FF,411,asic_fpga_latency
Throughput,2.5115657603263024,catapult,DSP,1,FF,411,asic_fpga_latency
Throughput,2.5115657603263024,catapult,BRAM,0,FF,411,asic_fpga_latency
Throughput,2.8447802549492067,catapult,CLB,406,FF,367,asic_fpga_latency
Throughput,2.8447802549492067,catapult,LUT,2501,FF,367,asic_fpga_latency
Throughput,2.8447802549492067,catapult,FF,367,FF,367,asic_fpga_latency
Throughput,2.8447802549492067,catapult,DSP,1,FF,367,asic_fpga_latency
Throughput,2.8447802549492067,catapult,BRAM,0,FF,367,asic_fpga_latency
Throughput,3.08766816212728,catapult,CLB,425,FF,370,asic_fpga_latency
Throughput,3.08766816212728,catapult,LUT,2603,FF,370,asic_fpga_latency
Throughput,3.08766816212728,catapult,FF,370,FF,370,asic_fpga_latency
Throughput,3.08766816212728,catapult,DSP,1,FF,370,asic_fpga_latency
Throughput,3.08766816212728,catapult,BRAM,0,FF,370,asic_fpga_latency
Throughput,3.479640622716486,catapult,CLB,397,FF,371,asic_fpga_latency
Throughput,3.479640622716486,catapult,LUT,2499,FF,371,asic_fpga_latency
Throughput,3.479640622716486,catapult,FF,371,FF,371,asic_fpga_latency
Throughput,3.479640622716486,catapult,DSP,1,FF,371,asic_fpga_latency
Throughput,3.479640622716486,catapult,BRAM,0,FF,371,asic_fpga_latency
Throughput,3.461549112458808,catapult,CLB,402,FF,372,asic_fpga_latency
Throughput,3.461549112458808,catapult,LUT,2398,FF,372,asic_fpga_latency
Throughput,3.461549112458808,catapult,FF,372,FF,372,asic_fpga_latency
Throughput,3.461549112458808,catapult,DSP,1,FF,372,asic_fpga_latency
Throughput,3.461549112458808,catapult,BRAM,0,FF,372,asic_fpga_latency
Throughput,2.101546738399462,catapult,CLB,418,FF,490,asic_fpga_latency
Throughput,2.101546738399462,catapult,LUT,2444,FF,490,asic_fpga_latency
Throughput,2.101546738399462,catapult,FF,490,FF,490,asic_fpga_latency
Throughput,2.101546738399462,catapult,DSP,1,FF,490,asic_fpga_latency
Throughput,2.101546738399462,catapult,BRAM,0,FF,490,asic_fpga_latency
Throughput,2.6340605096380276,catapult,CLB,421,FF,432,asic_fpga_latency
Throughput,2.6340605096380276,catapult,LUT,2393,FF,432,asic_fpga_latency
Throughput,2.6340605096380276,catapult,FF,432,FF,432,asic_fpga_latency
Throughput,2.6340605096380276,catapult,DSP,1,FF,432,asic_fpga_latency
Throughput,2.6340605096380276,catapult,BRAM,0,FF,432,asic_fpga_latency
Throughput,3.0091296995083083,catapult,CLB,338,FF,386,asic_fpga_latency
Throughput,3.0091296995083083,catapult,LUT,2015,FF,386,asic_fpga_latency
Throughput,3.0091296995083083,catapult,FF,386,FF,386,asic_fpga_latency
Throughput,3.0091296995083083,catapult,DSP,1,FF,386,asic_fpga_latency
Throughput,3.0091296995083083,catapult,BRAM,0,FF,386,asic_fpga_latency
Throughput,3.1355727593980953,catapult,CLB,316,FF,389,asic_fpga_latency
Throughput,3.1355727593980953,catapult,LUT,1939,FF,389,asic_fpga_latency
Throughput,3.1355727593980953,catapult,FF,389,FF,389,asic_fpga_latency
Throughput,3.1355727593980953,catapult,DSP,1,FF,389,asic_fpga_latency
Throughput,3.1355727593980953,catapult,BRAM,0,FF,389,asic_fpga_latency
Throughput,3.183608237904676,catapult,CLB,388,FF,390,asic_fpga_latency
Throughput,3.183608237904676,catapult,LUT,2058,FF,390,asic_fpga_latency
Throughput,3.183608237904676,catapult,FF,390,FF,390,asic_fpga_latency
Throughput,3.183608237904676,catapult,DSP,1,FF,390,asic_fpga_latency
Throughput,3.183608237904676,catapult,BRAM,0,FF,390,asic_fpga_latency
Throughput,3.336046651276371,catapult,CLB,345,FF,391,asic_fpga_latency
Throughput,3.336046651276371,catapult,LUT,2013,FF,391,asic_fpga_latency
Throughput,3.336046651276371,catapult,FF,391,FF,391,asic_fpga_latency
Throughput,3.336046651276371,catapult,DSP,1,FF,391,asic_fpga_latency
Throughput,3.336046651276371,catapult,BRAM,0,FF,391,asic_fpga_latency
Throughput,2.014492257299009,catapult,CLB,820,FF,387,asic_fpga_latency
Throughput,2.014492257299009,catapult,LUT,5677,FF,387,asic_fpga_latency
Throughput,2.014492257299009,catapult,FF,387,FF,387,asic_fpga_latency
Throughput,2.014492257299009,catapult,DSP,1,FF,387,asic_fpga_latency
Throughput,2.014492257299009,catapult,BRAM,0,FF,387,asic_fpga_latency
Throughput,2.5559040104689825,catapult,CLB,794,FF,330,asic_fpga_latency
Throughput,2.5559040104689825,catapult,LUT,4795,FF,330,asic_fpga_latency
Throughput,2.5559040104689825,catapult,FF,330,FF,330,asic_fpga_latency
Throughput,2.5559040104689825,catapult,DSP,1,FF,330,asic_fpga_latency
Throughput,2.5559040104689825,catapult,BRAM,0,FF,330,asic_fpga_latency
Throughput,2.8898894328302998,catapult,CLB,729,FF,264,asic_fpga_latency
Throughput,2.8898894328302998,catapult,LUT,4391,FF,264,asic_fpga_latency
Throughput,2.8898894328302998,catapult,FF,264,FF,264,asic_fpga_latency
Throughput,2.8898894328302998,catapult,DSP,1,FF,264,asic_fpga_latency
Throughput,2.8898894328302998,catapult,BRAM,0,FF,264,asic_fpga_latency
Throughput,2.991199889923844,catapult,CLB,775,FF,294,asic_fpga_latency
Throughput,2.991199889923844,catapult,LUT,4872,FF,294,asic_fpga_latency
Throughput,2.991199889923844,catapult,FF,294,FF,294,asic_fpga_latency
Throughput,2.991199889923844,catapult,DSP,1,FF,294,asic_fpga_latency
Throughput,2.991199889923844,catapult,BRAM,0,FF,294,asic_fpga_latency
Throughput,3.028596003464714,catapult,CLB,716,FF,300,asic_fpga_latency
Throughput,3.028596003464714,catapult,LUT,4496,FF,300,asic_fpga_latency
Throughput,3.028596003464714,catapult,FF,300,FF,300,asic_fpga_latency
Throughput,3.028596003464714,catapult,DSP,1,FF,300,asic_fpga_latency
Throughput,3.028596003464714,catapult,BRAM,0,FF,300,asic_fpga_latency
Throughput,2.984085870054997,catapult,CLB,793,FF,293,asic_fpga_latency
Throughput,2.984085870054997,catapult,LUT,4998,FF,293,asic_fpga_latency
Throughput,2.984085870054997,catapult,FF,293,FF,293,asic_fpga_latency
Throughput,2.984085870054997,catapult,DSP,1,FF,293,asic_fpga_latency
Throughput,2.984085870054997,catapult,BRAM,0,FF,293,asic_fpga_latency
Throughput,2.1223491858668524,catapult,CLB,455,FF,420,asic_fpga_latency
Throughput,2.1223491858668524,catapult,LUT,2622,FF,420,asic_fpga_latency
Throughput,2.1223491858668524,catapult,FF,420,FF,420,asic_fpga_latency
Throughput,2.1223491858668524,catapult,DSP,1,FF,420,asic_fpga_latency
Throughput,2.1223491858668524,catapult,BRAM,0,FF,420,asic_fpga_latency
Throughput,3.0785333866945788,catapult,CLB,431,FF,340,asic_fpga_latency
Throughput,3.0785333866945788,catapult,LUT,2470,FF,340,asic_fpga_latency
Throughput,3.0785333866945788,catapult,FF,340,FF,340,asic_fpga_latency
Throughput,3.0785333866945788,catapult,DSP,1,FF,340,asic_fpga_latency
Throughput,3.0785333866945788,catapult,BRAM,0,FF,340,asic_fpga_latency
Throughput,3.1029785491092903,catapult,CLB,412,FF,279,asic_fpga_latency
Throughput,3.1029785491092903,catapult,LUT,2093,FF,279,asic_fpga_latency
Throughput,3.1029785491092903,catapult,FF,279,FF,279,asic_fpga_latency
Throughput,3.1029785491092903,catapult,DSP,1,FF,279,asic_fpga_latency
Throughput,3.1029785491092903,catapult,BRAM,0,FF,279,asic_fpga_latency
Throughput,3.0319752105706783,catapult,CLB,384,FF,280,asic_fpga_latency
Throughput,3.0319752105706783,catapult,LUT,1985,FF,280,asic_fpga_latency
Throughput,3.0319752105706783,catapult,FF,280,FF,280,asic_fpga_latency
Throughput,3.0319752105706783,catapult,DSP,1,FF,280,asic_fpga_latency
Throughput,3.0319752105706783,catapult,BRAM,0,FF,280,asic_fpga_latency
Throughput,3.2933411934409818,catapult,CLB,379,FF,281,asic_fpga_latency
Throughput,3.2933411934409818,catapult,LUT,1989,FF,281,asic_fpga_latency
Throughput,3.2933411934409818,catapult,FF,281,FF,281,asic_fpga_latency
Throughput,3.2933411934409818,catapult,DSP,1,FF,281,asic_fpga_latency
Throughput,3.2933411934409818,catapult,BRAM,0,FF,281,asic_fpga_latency
Throughput,3.490048127763682,catapult,CLB,367,FF,282,asic_fpga_latency
Throughput,3.490048127763682,catapult,LUT,1980,FF,282,asic_fpga_latency
Throughput,3.490048127763682,catapult,FF,282,FF,282,asic_fpga_latency
Throughput,3.490048127763682,catapult,DSP,1,FF,282,asic_fpga_latency
Throughput,3.490048127763682,catapult,BRAM,0,FF,282,asic_fpga_latency
Throughput,2.220086006131878,catapult,CLB,532,FF,427,asic_fpga_latency
Throughput,2.220086006131878,catapult,LUT,3114,FF,427,asic_fpga_latency
Throughput,2.220086006131878,catapult,FF,427,FF,427,asic_fpga_latency
Throughput,2.220086006131878,catapult,DSP,1,FF,427,asic_fpga_latency
Throughput,2.220086006131878,catapult,BRAM,0,FF,427,asic_fpga_latency
Throughput,2.767239208458897,catapult,CLB,503,FF,372,asic_fpga_latency
Throughput,2.767239208458897,catapult,LUT,2863,FF,372,asic_fpga_latency
Throughput,2.767239208458897,catapult,FF,372,FF,372,asic_fpga_latency
Throughput,2.767239208458897,catapult,DSP,1,FF,372,asic_fpga_latency
Throughput,2.767239208458897,catapult,BRAM,0,FF,372,asic_fpga_latency
Throughput,3.6043049818703454,catapult,CLB,448,FF,313,asic_fpga_latency
Throughput,3.6043049818703454,catapult,LUT,2450,FF,313,asic_fpga_latency
Throughput,3.6043049818703454,catapult,FF,313,FF,313,asic_fpga_latency
Throughput,3.6043049818703454,catapult,DSP,1,FF,313,asic_fpga_latency
Throughput,3.6043049818703454,catapult,BRAM,0,FF,313,asic_fpga_latency
Throughput,3.1972171421994298,catapult,CLB,404,FF,316,asic_fpga_latency
Throughput,3.1972171421994298,catapult,LUT,2416,FF,316,asic_fpga_latency
Throughput,3.1972171421994298,catapult,FF,316,FF,316,asic_fpga_latency
Throughput,3.1972171421994298,catapult,DSP,1,FF,316,asic_fpga_latency
Throughput,3.1972171421994298,catapult,BRAM,0,FF,316,asic_fpga_latency
Throughput,3.4234147877825176,catapult,CLB,431,FF,317,asic_fpga_latency
Throughput,3.4234147877825176,catapult,LUT,2443,FF,317,asic_fpga_latency
Throughput,3.4234147877825176,catapult,FF,317,FF,317,asic_fpga_latency
Throughput,3.4234147877825176,catapult,DSP,1,FF,317,asic_fpga_latency
Throughput,3.4234147877825176,catapult,BRAM,0,FF,317,asic_fpga_latency
Throughput,3.5041120755206236,catapult,CLB,431,FF,318,asic_fpga_latency
Throughput,3.5041120755206236,catapult,LUT,2353,FF,318,asic_fpga_latency
Throughput,3.5041120755206236,catapult,FF,318,FF,318,asic_fpga_latency
Throughput,3.5041120755206236,catapult,DSP,1,FF,318,asic_fpga_latency
Throughput,3.5041120755206236,catapult,BRAM,0,FF,318,asic_fpga_latency
Throughput,2.225045557807796,catapult,CLB,493,FF,442,asic_fpga_latency
Throughput,2.225045557807796,catapult,LUT,2819,FF,442,asic_fpga_latency
Throughput,2.225045557807796,catapult,FF,442,FF,442,asic_fpga_latency
Throughput,2.225045557807796,catapult,DSP,1,FF,442,asic_fpga_latency
Throughput,2.225045557807796,catapult,BRAM,0,FF,442,asic_fpga_latency
Throughput,2.9423707269421118,catapult,CLB,443,FF,389,asic_fpga_latency
Throughput,2.9423707269421118,catapult,LUT,2770,FF,389,asic_fpga_latency
Throughput,2.9423707269421118,catapult,FF,389,FF,389,asic_fpga_latency
Throughput,2.9423707269421118,catapult,DSP,1,FF,389,asic_fpga_latency
Throughput,2.9423707269421118,catapult,BRAM,0,FF,389,asic_fpga_latency
Throughput,2.7542746342323285,catapult,CLB,399,FF,335,asic_fpga_latency
Throughput,2.7542746342323285,catapult,LUT,2348,FF,335,asic_fpga_latency
Throughput,2.7542746342323285,catapult,FF,335,FF,335,asic_fpga_latency
Throughput,2.7542746342323285,catapult,DSP,1,FF,335,asic_fpga_latency
Throughput,2.7542746342323285,catapult,BRAM,0,FF,335,asic_fpga_latency
Throughput,3.1049054401048215,catapult,CLB,419,FF,334,asic_fpga_latency
Throughput,3.1049054401048215,catapult,LUT,2299,FF,334,asic_fpga_latency
Throughput,3.1049054401048215,catapult,FF,334,FF,334,asic_fpga_latency
Throughput,3.1049054401048215,catapult,DSP,1,FF,334,asic_fpga_latency
Throughput,3.1049054401048215,catapult,BRAM,0,FF,334,asic_fpga_latency
Throughput,3.5685609777857077,catapult,CLB,442,FF,335,asic_fpga_latency
Throughput,3.5685609777857077,catapult,LUT,2275,FF,335,asic_fpga_latency
Throughput,3.5685609777857077,catapult,FF,335,FF,335,asic_fpga_latency
Throughput,3.5685609777857077,catapult,DSP,1,FF,335,asic_fpga_latency
Throughput,3.5685609777857077,catapult,BRAM,0,FF,335,asic_fpga_latency
Throughput,3.431320406405589,catapult,CLB,418,FF,336,asic_fpga_latency
Throughput,3.431320406405589,catapult,LUT,2237,FF,336,asic_fpga_latency
Throughput,3.431320406405589,catapult,FF,336,FF,336,asic_fpga_latency
Throughput,3.431320406405589,catapult,DSP,1,FF,336,asic_fpga_latency
Throughput,3.431320406405589,catapult,BRAM,0,FF,336,asic_fpga_latency
Throughput,2.233468979349346,catapult,CLB,658,FF,454,asic_fpga_latency
Throughput,2.233468979349346,catapult,LUT,3914,FF,454,asic_fpga_latency
Throughput,2.233468979349346,catapult,FF,454,FF,454,asic_fpga_latency
Throughput,2.233468979349346,catapult,DSP,1,FF,454,asic_fpga_latency
Throughput,2.233468979349346,catapult,BRAM,0,FF,454,asic_fpga_latency
Throughput,2.3825861543153404,catapult,CLB,798,FF,401,asic_fpga_latency
Throughput,2.3825861543153404,catapult,LUT,4625,FF,401,asic_fpga_latency
Throughput,2.3825861543153404,catapult,FF,401,FF,401,asic_fpga_latency
Throughput,2.3825861543153404,catapult,DSP,1,FF,401,asic_fpga_latency
Throughput,2.3825861543153404,catapult,BRAM,0,FF,401,asic_fpga_latency
Throughput,2.889213122806004,catapult,CLB,749,FF,345,asic_fpga_latency
Throughput,2.889213122806004,catapult,LUT,4303,FF,345,asic_fpga_latency
Throughput,2.889213122806004,catapult,FF,345,FF,345,asic_fpga_latency
Throughput,2.889213122806004,catapult,DSP,1,FF,345,asic_fpga_latency
Throughput,2.889213122806004,catapult,BRAM,0,FF,345,asic_fpga_latency
Throughput,2.9828219285136894,catapult,CLB,697,FF,348,asic_fpga_latency
Throughput,2.9828219285136894,catapult,LUT,4265,FF,348,asic_fpga_latency
Throughput,2.9828219285136894,catapult,FF,348,FF,348,asic_fpga_latency
Throughput,2.9828219285136894,catapult,DSP,1,FF,348,asic_fpga_latency
Throughput,2.9828219285136894,catapult,BRAM,0,FF,348,asic_fpga_latency
Throughput,3.3970391406849787,catapult,CLB,754,FF,349,asic_fpga_latency
Throughput,3.3970391406849787,catapult,LUT,4550,FF,349,asic_fpga_latency
Throughput,3.3970391406849787,catapult,FF,349,FF,349,asic_fpga_latency
Throughput,3.3970391406849787,catapult,DSP,1,FF,349,asic_fpga_latency
Throughput,3.3970391406849787,catapult,BRAM,0,FF,349,asic_fpga_latency
Throughput,3.1775184216630494,catapult,CLB,727,FF,351,asic_fpga_latency
Throughput,3.1775184216630494,catapult,LUT,4342,FF,351,asic_fpga_latency
Throughput,3.1775184216630494,catapult,FF,351,FF,351,asic_fpga_latency
Throughput,3.1775184216630494,catapult,DSP,1,FF,351,asic_fpga_latency
Throughput,3.1775184216630494,catapult,BRAM,0,FF,351,asic_fpga_latency
Throughput,2.179475443850174,catapult,CLB,514,FF,472,asic_fpga_latency
Throughput,2.179475443850174,catapult,LUT,2889,FF,472,asic_fpga_latency
Throughput,2.179475443850174,catapult,FF,472,FF,472,asic_fpga_latency
Throughput,2.179475443850174,catapult,DSP,1,FF,472,asic_fpga_latency
Throughput,2.179475443850174,catapult,BRAM,0,FF,472,asic_fpga_latency
Throughput,2.74019899325089,catapult,CLB,592,FF,426,asic_fpga_latency
Throughput,2.74019899325089,catapult,LUT,3450,FF,426,asic_fpga_latency
Throughput,2.74019899325089,catapult,FF,426,FF,426,asic_fpga_latency
Throughput,2.74019899325089,catapult,DSP,1,FF,426,asic_fpga_latency
Throughput,2.74019899325089,catapult,BRAM,0,FF,426,asic_fpga_latency
Throughput,2.6900377143287546,catapult,CLB,422,FF,367,asic_fpga_latency
Throughput,2.6900377143287546,catapult,LUT,2646,FF,367,asic_fpga_latency
Throughput,2.6900377143287546,catapult,FF,367,FF,367,asic_fpga_latency
Throughput,2.6900377143287546,catapult,DSP,1,FF,367,asic_fpga_latency
Throughput,2.6900377143287546,catapult,BRAM,0,FF,367,asic_fpga_latency
Throughput,3.1938677738741617,catapult,CLB,472,FF,370,asic_fpga_latency
Throughput,3.1938677738741617,catapult,LUT,2575,FF,370,asic_fpga_latency
Throughput,3.1938677738741617,catapult,FF,370,FF,370,asic_fpga_latency
Throughput,3.1938677738741617,catapult,DSP,1,FF,370,asic_fpga_latency
Throughput,3.1938677738741617,catapult,BRAM,0,FF,370,asic_fpga_latency
Throughput,3.1949290086774274,catapult,CLB,519,FF,375,asic_fpga_latency
Throughput,3.1949290086774274,catapult,LUT,2619,FF,375,asic_fpga_latency
Throughput,3.1949290086774274,catapult,FF,375,FF,375,asic_fpga_latency
Throughput,3.1949290086774274,catapult,DSP,1,FF,375,asic_fpga_latency
Throughput,3.1949290086774274,catapult,BRAM,0,FF,375,asic_fpga_latency
Throughput,3.2075132791049756,catapult,CLB,498,FF,376,asic_fpga_latency
Throughput,3.2075132791049756,catapult,LUT,2638,FF,376,asic_fpga_latency
Throughput,3.2075132791049756,catapult,FF,376,FF,376,asic_fpga_latency
Throughput,3.2075132791049756,catapult,DSP,1,FF,376,asic_fpga_latency
Throughput,3.2075132791049756,catapult,BRAM,0,FF,376,asic_fpga_latency
Throughput,2.189932878557272,catapult,CLB,585,FF,403,asic_fpga_latency
Throughput,2.189932878557272,catapult,LUT,3488,FF,403,asic_fpga_latency
Throughput,2.189932878557272,catapult,FF,403,FF,403,asic_fpga_latency
Throughput,2.189932878557272,catapult,DSP,1,FF,403,asic_fpga_latency
Throughput,2.189932878557272,catapult,BRAM,0,FF,403,asic_fpga_latency
Throughput,2.4609145250558013,catapult,CLB,606,FF,441,asic_fpga_latency
Throughput,2.4609145250558013,catapult,LUT,3687,FF,441,asic_fpga_latency
Throughput,2.4609145250558013,catapult,FF,441,FF,441,asic_fpga_latency
Throughput,2.4609145250558013,catapult,DSP,1,FF,441,asic_fpga_latency
Throughput,2.4609145250558013,catapult,BRAM,0,FF,441,asic_fpga_latency
Throughput,3.1407627028147513,catapult,CLB,700,FF,393,asic_fpga_latency
Throughput,3.1407627028147513,catapult,LUT,3922,FF,393,asic_fpga_latency
Throughput,3.1407627028147513,catapult,FF,393,FF,393,asic_fpga_latency
Throughput,3.1407627028147513,catapult,DSP,1,FF,393,asic_fpga_latency
Throughput,3.1407627028147513,catapult,BRAM,0,FF,393,asic_fpga_latency
Throughput,3.0290271673446636,catapult,CLB,580,FF,387,asic_fpga_latency
Throughput,3.0290271673446636,catapult,LUT,3383,FF,387,asic_fpga_latency
Throughput,3.0290271673446636,catapult,FF,387,FF,387,asic_fpga_latency
Throughput,3.0290271673446636,catapult,DSP,1,FF,387,asic_fpga_latency
Throughput,3.0290271673446636,catapult,BRAM,0,FF,387,asic_fpga_latency
Throughput,3.3486029628439016,catapult,CLB,628,FF,388,asic_fpga_latency
Throughput,3.3486029628439016,catapult,LUT,3682,FF,388,asic_fpga_latency
Throughput,3.3486029628439016,catapult,FF,388,FF,388,asic_fpga_latency
Throughput,3.3486029628439016,catapult,DSP,1,FF,388,asic_fpga_latency
Throughput,3.3486029628439016,catapult,BRAM,0,FF,388,asic_fpga_latency
Throughput,3.672676389465295,catapult,CLB,596,FF,395,asic_fpga_latency
Throughput,3.672676389465295,catapult,LUT,3453,FF,395,asic_fpga_latency
Throughput,3.672676389465295,catapult,FF,395,FF,395,asic_fpga_latency
Throughput,3.672676389465295,catapult,DSP,1,FF,395,asic_fpga_latency
Throughput,3.672676389465295,catapult,BRAM,0,FF,395,asic_fpga_latency
Throughput,2.2408210368278936,catapult,CLB,561,FF,502,asic_fpga_latency
Throughput,2.2408210368278936,catapult,LUT,3121,FF,502,asic_fpga_latency
Throughput,2.2408210368278936,catapult,FF,502,FF,502,asic_fpga_latency
Throughput,2.2408210368278936,catapult,DSP,1,FF,502,asic_fpga_latency
Throughput,2.2408210368278936,catapult,BRAM,0,FF,502,asic_fpga_latency
Throughput,2.615377372801121,catapult,CLB,526,FF,461,asic_fpga_latency
Throughput,2.615377372801121,catapult,LUT,2979,FF,461,asic_fpga_latency
Throughput,2.615377372801121,catapult,FF,461,FF,461,asic_fpga_latency
Throughput,2.615377372801121,catapult,DSP,1,FF,461,asic_fpga_latency
Throughput,2.615377372801121,catapult,BRAM,0,FF,461,asic_fpga_latency
Throughput,2.6690652666529653,catapult,CLB,421,FF,403,asic_fpga_latency
Throughput,2.6690652666529653,catapult,LUT,2496,FF,403,asic_fpga_latency
Throughput,2.6690652666529653,catapult,FF,403,FF,403,asic_fpga_latency
Throughput,2.6690652666529653,catapult,DSP,1,FF,403,asic_fpga_latency
Throughput,2.6690652666529653,catapult,BRAM,0,FF,403,asic_fpga_latency
Throughput,3.364737550471063,catapult,CLB,503,FF,407,asic_fpga_latency
Throughput,3.364737550471063,catapult,LUT,2593,FF,407,asic_fpga_latency
Throughput,3.364737550471063,catapult,FF,407,FF,407,asic_fpga_latency
Throughput,3.364737550471063,catapult,DSP,1,FF,407,asic_fpga_latency
Throughput,3.364737550471063,catapult,BRAM,0,FF,407,asic_fpga_latency
Throughput,3.192735887309194,catapult,CLB,461,FF,407,asic_fpga_latency
Throughput,3.192735887309194,catapult,LUT,2489,FF,407,asic_fpga_latency
Throughput,3.192735887309194,catapult,FF,407,FF,407,asic_fpga_latency
Throughput,3.192735887309194,catapult,DSP,1,FF,407,asic_fpga_latency
Throughput,3.192735887309194,catapult,BRAM,0,FF,407,asic_fpga_latency
Throughput,3.5576680197664032,catapult,CLB,442,FF,408,asic_fpga_latency
Throughput,3.5576680197664032,catapult,LUT,2467,FF,408,asic_fpga_latency
Throughput,3.5576680197664032,catapult,FF,408,FF,408,asic_fpga_latency
Throughput,3.5576680197664032,catapult,DSP,1,FF,408,asic_fpga_latency
Throughput,3.5576680197664032,catapult,BRAM,0,FF,408,asic_fpga_latency
Throughput,2.0256528679193306,catapult,CLB,968,FF,365,asic_fpga_latency
Throughput,2.0256528679193306,catapult,LUT,6158,FF,365,asic_fpga_latency
Throughput,2.0256528679193306,catapult,FF,365,FF,365,asic_fpga_latency
Throughput,2.0256528679193306,catapult,DSP,1,FF,365,asic_fpga_latency
Throughput,2.0256528679193306,catapult,BRAM,0,FF,365,asic_fpga_latency
Throughput,2.475866491375319,catapult,CLB,1044,FF,339,asic_fpga_latency
Throughput,2.475866491375319,catapult,LUT,6333,FF,339,asic_fpga_latency
Throughput,2.475866491375319,catapult,FF,339,FF,339,asic_fpga_latency
Throughput,2.475866491375319,catapult,DSP,1,FF,339,asic_fpga_latency
Throughput,2.475866491375319,catapult,BRAM,0,FF,339,asic_fpga_latency
Throughput,3.0283758820144757,catapult,CLB,1004,FF,300,asic_fpga_latency
Throughput,3.0283758820144757,catapult,LUT,6047,FF,300,asic_fpga_latency
Throughput,3.0283758820144757,catapult,FF,300,FF,300,asic_fpga_latency
Throughput,3.0283758820144757,catapult,DSP,1,FF,300,asic_fpga_latency
Throughput,3.0283758820144757,catapult,BRAM,0,FF,300,asic_fpga_latency
Throughput,3.204635184330616,catapult,CLB,929,FF,290,asic_fpga_latency
Throughput,3.204635184330616,catapult,LUT,5608,FF,290,asic_fpga_latency
Throughput,3.204635184330616,catapult,FF,290,FF,290,asic_fpga_latency
Throughput,3.204635184330616,catapult,DSP,1,FF,290,asic_fpga_latency
Throughput,3.204635184330616,catapult,BRAM,0,FF,290,asic_fpga_latency
Throughput,3.382354930797018,catapult,CLB,935,FF,286,asic_fpga_latency
Throughput,3.382354930797018,catapult,LUT,5464,FF,286,asic_fpga_latency
Throughput,3.382354930797018,catapult,FF,286,FF,286,asic_fpga_latency
Throughput,3.382354930797018,catapult,DSP,1,FF,286,asic_fpga_latency
Throughput,3.382354930797018,catapult,BRAM,0,FF,286,asic_fpga_latency
Throughput,3.1561273055509966,catapult,CLB,923,FF,288,asic_fpga_latency
Throughput,3.1561273055509966,catapult,LUT,5519,FF,288,asic_fpga_latency
Throughput,3.1561273055509966,catapult,FF,288,FF,288,asic_fpga_latency
Throughput,3.1561273055509966,catapult,DSP,1,FF,288,asic_fpga_latency
Throughput,3.1561273055509966,catapult,BRAM,0,FF,288,asic_fpga_latency
Throughput,2.130202220096754,catapult,CLB,497,FF,449,asic_fpga_latency
Throughput,2.130202220096754,catapult,LUT,2970,FF,449,asic_fpga_latency
Throughput,2.130202220096754,catapult,FF,449,FF,449,asic_fpga_latency
Throughput,2.130202220096754,catapult,DSP,1,FF,449,asic_fpga_latency
Throughput,2.130202220096754,catapult,BRAM,0,FF,449,asic_fpga_latency
Throughput,2.489196885516857,catapult,CLB,581,FF,416,asic_fpga_latency
Throughput,2.489196885516857,catapult,LUT,3055,FF,416,asic_fpga_latency
Throughput,2.489196885516857,catapult,FF,416,FF,416,asic_fpga_latency
Throughput,2.489196885516857,catapult,DSP,1,FF,416,asic_fpga_latency
Throughput,2.489196885516857,catapult,BRAM,0,FF,416,asic_fpga_latency
Throughput,2.7464454130241935,catapult,CLB,443,FF,311,asic_fpga_latency
Throughput,2.7464454130241935,catapult,LUT,2326,FF,311,asic_fpga_latency
Throughput,2.7464454130241935,catapult,FF,311,FF,311,asic_fpga_latency
Throughput,2.7464454130241935,catapult,DSP,1,FF,311,asic_fpga_latency
Throughput,2.7464454130241935,catapult,BRAM,0,FF,311,asic_fpga_latency
Throughput,2.9128702258056998,catapult,CLB,426,FF,312,asic_fpga_latency
Throughput,2.9128702258056998,catapult,LUT,2352,FF,312,asic_fpga_latency
Throughput,2.9128702258056998,catapult,FF,312,FF,312,asic_fpga_latency
Throughput,2.9128702258056998,catapult,DSP,1,FF,312,asic_fpga_latency
Throughput,2.9128702258056998,catapult,BRAM,0,FF,312,asic_fpga_latency
Throughput,3.342391213521978,catapult,CLB,466,FF,308,asic_fpga_latency
Throughput,3.342391213521978,catapult,LUT,2385,FF,308,asic_fpga_latency
Throughput,3.342391213521978,catapult,FF,308,FF,308,asic_fpga_latency
Throughput,3.342391213521978,catapult,DSP,1,FF,308,asic_fpga_latency
Throughput,3.342391213521978,catapult,BRAM,0,FF,308,asic_fpga_latency
Throughput,3.2692666054224055,catapult,CLB,480,FF,309,asic_fpga_latency
Throughput,3.2692666054224055,catapult,LUT,2502,FF,309,asic_fpga_latency
Throughput,3.2692666054224055,catapult,FF,309,FF,309,asic_fpga_latency
Throughput,3.2692666054224055,catapult,DSP,1,FF,309,asic_fpga_latency
Throughput,3.2692666054224055,catapult,BRAM,0,FF,309,asic_fpga_latency
Throughput,2.1626671741725634,catapult,CLB,673,FF,571,asic_fpga_latency
Throughput,2.1626671741725634,catapult,LUT,4213,FF,571,asic_fpga_latency
Throughput,2.1626671741725634,catapult,FF,571,FF,571,asic_fpga_latency
Throughput,2.1626671741725634,catapult,DSP,1,FF,571,asic_fpga_latency
Throughput,2.1626671741725634,catapult,BRAM,0,FF,571,asic_fpga_latency
Throughput,2.630672057790604,catapult,CLB,625,FF,451,asic_fpga_latency
Throughput,2.630672057790604,catapult,LUT,3423,FF,451,asic_fpga_latency
Throughput,2.630672057790604,catapult,FF,451,FF,451,asic_fpga_latency
Throughput,2.630672057790604,catapult,DSP,1,FF,451,asic_fpga_latency
Throughput,2.630672057790604,catapult,BRAM,0,FF,451,asic_fpga_latency
Throughput,2.8658879093920877,catapult,CLB,515,FF,346,asic_fpga_latency
Throughput,2.8658879093920877,catapult,LUT,3079,FF,346,asic_fpga_latency
Throughput,2.8658879093920877,catapult,FF,346,FF,346,asic_fpga_latency
Throughput,2.8658879093920877,catapult,DSP,1,FF,346,asic_fpga_latency
Throughput,2.8658879093920877,catapult,BRAM,0,FF,346,asic_fpga_latency
Throughput,2.997008985032937,catapult,CLB,503,FF,346,asic_fpga_latency
Throughput,2.997008985032937,catapult,LUT,2985,FF,346,asic_fpga_latency
Throughput,2.997008985032937,catapult,FF,346,FF,346,asic_fpga_latency
Throughput,2.997008985032937,catapult,DSP,1,FF,346,asic_fpga_latency
Throughput,2.997008985032937,catapult,BRAM,0,FF,346,asic_fpga_latency
Throughput,2.3715396272414013,catapult,CLB,485,FF,349,asic_fpga_latency
Throughput,2.3715396272414013,catapult,LUT,3010,FF,349,asic_fpga_latency
Throughput,2.3715396272414013,catapult,FF,349,FF,349,asic_fpga_latency
Throughput,2.3715396272414013,catapult,DSP,1,FF,349,asic_fpga_latency
Throughput,2.3715396272414013,catapult,BRAM,0,FF,349,asic_fpga_latency
Throughput,3.2131198108115053,catapult,CLB,491,FF,349,asic_fpga_latency
Throughput,3.2131198108115053,catapult,LUT,2884,FF,349,asic_fpga_latency
Throughput,3.2131198108115053,catapult,FF,349,FF,349,asic_fpga_latency
Throughput,3.2131198108115053,catapult,DSP,1,FF,349,asic_fpga_latency
Throughput,3.2131198108115053,catapult,BRAM,0,FF,349,asic_fpga_latency
Throughput,2.12468501544646,catapult,CLB,693,FF,591,asic_fpga_latency
Throughput,2.12468501544646,catapult,LUT,4296,FF,591,asic_fpga_latency
Throughput,2.12468501544646,catapult,FF,591,FF,591,asic_fpga_latency
Throughput,2.12468501544646,catapult,DSP,1,FF,591,asic_fpga_latency
Throughput,2.12468501544646,catapult,BRAM,0,FF,591,asic_fpga_latency
Throughput,2.562276121123917,catapult,CLB,579,FF,459,asic_fpga_latency
Throughput,2.562276121123917,catapult,LUT,3382,FF,459,asic_fpga_latency
Throughput,2.562276121123917,catapult,FF,459,FF,459,asic_fpga_latency
Throughput,2.562276121123917,catapult,DSP,1,FF,459,asic_fpga_latency
Throughput,2.562276121123917,catapult,BRAM,0,FF,459,asic_fpga_latency
Throughput,2.7883191733191315,catapult,CLB,530,FF,350,asic_fpga_latency
Throughput,2.7883191733191315,catapult,LUT,2871,FF,350,asic_fpga_latency
Throughput,2.7883191733191315,catapult,FF,350,FF,350,asic_fpga_latency
Throughput,2.7883191733191315,catapult,DSP,1,FF,350,asic_fpga_latency
Throughput,2.7883191733191315,catapult,BRAM,0,FF,350,asic_fpga_latency
Throughput,2.925867300214466,catapult,CLB,501,FF,352,asic_fpga_latency
Throughput,2.925867300214466,catapult,LUT,2874,FF,352,asic_fpga_latency
Throughput,2.925867300214466,catapult,FF,352,FF,352,asic_fpga_latency
Throughput,2.925867300214466,catapult,DSP,1,FF,352,asic_fpga_latency
Throughput,2.925867300214466,catapult,BRAM,0,FF,352,asic_fpga_latency
Throughput,3.046718379633297,catapult,CLB,560,FF,354,asic_fpga_latency
Throughput,3.046718379633297,catapult,LUT,3040,FF,354,asic_fpga_latency
Throughput,3.046718379633297,catapult,FF,354,FF,354,asic_fpga_latency
Throughput,3.046718379633297,catapult,DSP,1,FF,354,asic_fpga_latency
Throughput,3.046718379633297,catapult,BRAM,0,FF,354,asic_fpga_latency
Throughput,3.3078409060837806,catapult,CLB,559,FF,355,asic_fpga_latency
Throughput,3.3078409060837806,catapult,LUT,2973,FF,355,asic_fpga_latency
Throughput,3.3078409060837806,catapult,FF,355,FF,355,asic_fpga_latency
Throughput,3.3078409060837806,catapult,DSP,1,FF,355,asic_fpga_latency
Throughput,3.3078409060837806,catapult,BRAM,0,FF,355,asic_fpga_latency
Throughput,2.132591760091957,catapult,CLB,737,FF,610,asic_fpga_latency
Throughput,2.132591760091957,catapult,LUT,4672,FF,610,asic_fpga_latency
Throughput,2.132591760091957,catapult,FF,610,FF,610,asic_fpga_latency
Throughput,2.132591760091957,catapult,DSP,1,FF,610,asic_fpga_latency
Throughput,2.132591760091957,catapult,BRAM,0,FF,610,asic_fpga_latency
Throughput,2.2661965064314655,catapult,CLB,837,FF,507,asic_fpga_latency
Throughput,2.2661965064314655,catapult,LUT,5203,FF,507,asic_fpga_latency
Throughput,2.2661965064314655,catapult,FF,507,FF,507,asic_fpga_latency
Throughput,2.2661965064314655,catapult,DSP,1,FF,507,asic_fpga_latency
Throughput,2.2661965064314655,catapult,BRAM,0,FF,507,asic_fpga_latency
Throughput,2.6376594465135415,catapult,CLB,748,FF,393,asic_fpga_latency
Throughput,2.6376594465135415,catapult,LUT,4814,FF,393,asic_fpga_latency
Throughput,2.6376594465135415,catapult,FF,393,FF,393,asic_fpga_latency
Throughput,2.6376594465135415,catapult,DSP,1,FF,393,asic_fpga_latency
Throughput,2.6376594465135415,catapult,BRAM,0,FF,393,asic_fpga_latency
Throughput,2.810362368123746,catapult,CLB,827,FF,396,asic_fpga_latency
Throughput,2.810362368123746,catapult,LUT,5082,FF,396,asic_fpga_latency
Throughput,2.810362368123746,catapult,FF,396,FF,396,asic_fpga_latency
Throughput,2.810362368123746,catapult,DSP,1,FF,396,asic_fpga_latency
Throughput,2.810362368123746,catapult,BRAM,0,FF,396,asic_fpga_latency
Throughput,2.924070657243362,catapult,CLB,732,FF,394,asic_fpga_latency
Throughput,2.924070657243362,catapult,LUT,4934,FF,394,asic_fpga_latency
Throughput,2.924070657243362,catapult,FF,394,FF,394,asic_fpga_latency
Throughput,2.924070657243362,catapult,DSP,1,FF,394,asic_fpga_latency
Throughput,2.924070657243362,catapult,BRAM,0,FF,394,asic_fpga_latency
Throughput,3.0643263384977444,catapult,CLB,805,FF,398,asic_fpga_latency
Throughput,3.0643263384977444,catapult,LUT,4986,FF,398,asic_fpga_latency
Throughput,3.0643263384977444,catapult,FF,398,FF,398,asic_fpga_latency
Throughput,3.0643263384977444,catapult,DSP,1,FF,398,asic_fpga_latency
Throughput,3.0643263384977444,catapult,BRAM,0,FF,398,asic_fpga_latency
Throughput,2.0935042749357295,catapult,CLB,745,FF,619,asic_fpga_latency
Throughput,2.0935042749357295,catapult,LUT,4367,FF,619,asic_fpga_latency
Throughput,2.0935042749357295,catapult,FF,619,FF,619,asic_fpga_latency
Throughput,2.0935042749357295,catapult,DSP,1,FF,619,asic_fpga_latency
Throughput,2.0935042749357295,catapult,BRAM,0,FF,619,asic_fpga_latency
Throughput,2.5053803042032765,catapult,CLB,749,FF,495,asic_fpga_latency
Throughput,2.5053803042032765,catapult,LUT,4152,FF,495,asic_fpga_latency
Throughput,2.5053803042032765,catapult,FF,495,FF,495,asic_fpga_latency
Throughput,2.5053803042032765,catapult,DSP,1,FF,495,asic_fpga_latency
Throughput,2.5053803042032765,catapult,BRAM,0,FF,495,asic_fpga_latency
Throughput,1.8958747660964508,catapult,CLB,514,FF,392,asic_fpga_latency
Throughput,1.8958747660964508,catapult,LUT,3161,FF,392,asic_fpga_latency
Throughput,1.8958747660964508,catapult,FF,392,FF,392,asic_fpga_latency
Throughput,1.8958747660964508,catapult,DSP,1,FF,392,asic_fpga_latency
Throughput,1.8958747660964508,catapult,BRAM,0,FF,392,asic_fpga_latency
Throughput,2.9488695508576788,catapult,CLB,538,FF,390,asic_fpga_latency
Throughput,2.9488695508576788,catapult,LUT,3349,FF,390,asic_fpga_latency
Throughput,2.9488695508576788,catapult,FF,390,FF,390,asic_fpga_latency
Throughput,2.9488695508576788,catapult,DSP,1,FF,390,asic_fpga_latency
Throughput,2.9488695508576788,catapult,BRAM,0,FF,390,asic_fpga_latency
Throughput,3.0635190030083757,catapult,CLB,593,FF,391,asic_fpga_latency
Throughput,3.0635190030083757,catapult,LUT,3267,FF,391,asic_fpga_latency
Throughput,3.0635190030083757,catapult,FF,391,FF,391,asic_fpga_latency
Throughput,3.0635190030083757,catapult,DSP,1,FF,391,asic_fpga_latency
Throughput,3.0635190030083757,catapult,BRAM,0,FF,391,asic_fpga_latency
Throughput,3.145623494032752,catapult,CLB,565,FF,392,asic_fpga_latency
Throughput,3.145623494032752,catapult,LUT,3079,FF,392,asic_fpga_latency
Throughput,3.145623494032752,catapult,FF,392,FF,392,asic_fpga_latency
Throughput,3.145623494032752,catapult,DSP,1,FF,392,asic_fpga_latency
Throughput,3.145623494032752,catapult,BRAM,0,FF,392,asic_fpga_latency
Throughput,2.1005137856719753,catapult,CLB,800,FF,550,asic_fpga_latency
Throughput,2.1005137856719753,catapult,LUT,4833,FF,550,asic_fpga_latency
Throughput,2.1005137856719753,catapult,FF,550,FF,550,asic_fpga_latency
Throughput,2.1005137856719753,catapult,DSP,1,FF,550,asic_fpga_latency
Throughput,2.1005137856719753,catapult,BRAM,0,FF,550,asic_fpga_latency
Throughput,2.450439853953785,catapult,CLB,886,FF,521,asic_fpga_latency
Throughput,2.450439853953785,catapult,LUT,5248,FF,521,asic_fpga_latency
Throughput,2.450439853953785,catapult,FF,521,FF,521,asic_fpga_latency
Throughput,2.450439853953785,catapult,DSP,1,FF,521,asic_fpga_latency
Throughput,2.450439853953785,catapult,BRAM,0,FF,521,asic_fpga_latency
Throughput,2.689220260585443,catapult,CLB,696,FF,414,asic_fpga_latency
Throughput,2.689220260585443,catapult,LUT,4085,FF,414,asic_fpga_latency
Throughput,2.689220260585443,catapult,FF,414,FF,414,asic_fpga_latency
Throughput,2.689220260585443,catapult,DSP,1,FF,414,asic_fpga_latency
Throughput,2.689220260585443,catapult,BRAM,0,FF,414,asic_fpga_latency
Throughput,2.918813210548591,catapult,CLB,711,FF,416,asic_fpga_latency
Throughput,2.918813210548591,catapult,LUT,3986,FF,416,asic_fpga_latency
Throughput,2.918813210548591,catapult,FF,416,FF,416,asic_fpga_latency
Throughput,2.918813210548591,catapult,DSP,1,FF,416,asic_fpga_latency
Throughput,2.918813210548591,catapult,BRAM,0,FF,416,asic_fpga_latency
Throughput,2.9749332127493737,catapult,CLB,700,FF,418,asic_fpga_latency
Throughput,2.9749332127493737,catapult,LUT,4223,FF,418,asic_fpga_latency
Throughput,2.9749332127493737,catapult,FF,418,FF,418,asic_fpga_latency
Throughput,2.9749332127493737,catapult,DSP,1,FF,418,asic_fpga_latency
Throughput,2.9749332127493737,catapult,BRAM,0,FF,418,asic_fpga_latency
Throughput,3.164546947636242,catapult,CLB,718,FF,419,asic_fpga_latency
Throughput,3.164546947636242,catapult,LUT,4265,FF,419,asic_fpga_latency
Throughput,3.164546947636242,catapult,FF,419,FF,419,asic_fpga_latency
Throughput,3.164546947636242,catapult,DSP,1,FF,419,asic_fpga_latency
Throughput,3.164546947636242,catapult,BRAM,0,FF,419,asic_fpga_latency
Throughput,2.0619789636906125,catapult,CLB,775,FF,661,asic_fpga_latency
Throughput,2.0619789636906125,catapult,LUT,4567,FF,661,asic_fpga_latency
Throughput,2.0619789636906125,catapult,FF,661,FF,661,asic_fpga_latency
Throughput,2.0619789636906125,catapult,DSP,1,FF,661,asic_fpga_latency
Throughput,2.0619789636906125,catapult,BRAM,0,FF,661,asic_fpga_latency
Throughput,2.4411142221755697,catapult,CLB,681,FF,531,asic_fpga_latency
Throughput,2.4411142221755697,catapult,LUT,3797,FF,531,asic_fpga_latency
Throughput,2.4411142221755697,catapult,FF,531,FF,531,asic_fpga_latency
Throughput,2.4411142221755697,catapult,DSP,1,FF,531,asic_fpga_latency
Throughput,2.4411142221755697,catapult,BRAM,0,FF,531,asic_fpga_latency
Throughput,2.7120482744592853,catapult,CLB,637,FF,422,asic_fpga_latency
Throughput,2.7120482744592853,catapult,LUT,3273,FF,422,asic_fpga_latency
Throughput,2.7120482744592853,catapult,FF,422,FF,422,asic_fpga_latency
Throughput,2.7120482744592853,catapult,DSP,1,FF,422,asic_fpga_latency
Throughput,2.7120482744592853,catapult,BRAM,0,FF,422,asic_fpga_latency
Throughput,3.120085864762998,catapult,CLB,643,FF,424,asic_fpga_latency
Throughput,3.120085864762998,catapult,LUT,3177,FF,424,asic_fpga_latency
Throughput,3.120085864762998,catapult,FF,424,FF,424,asic_fpga_latency
Throughput,3.120085864762998,catapult,DSP,1,FF,424,asic_fpga_latency
Throughput,3.120085864762998,catapult,BRAM,0,FF,424,asic_fpga_latency
Throughput,3.0514132620523196,catapult,CLB,523,FF,426,asic_fpga_latency
Throughput,3.0514132620523196,catapult,LUT,3177,FF,426,asic_fpga_latency
Throughput,3.0514132620523196,catapult,FF,426,FF,426,asic_fpga_latency
Throughput,3.0514132620523196,catapult,DSP,1,FF,426,asic_fpga_latency
Throughput,3.0514132620523196,catapult,BRAM,0,FF,426,asic_fpga_latency
Throughput,3.157851524137038,catapult,CLB,651,FF,427,asic_fpga_latency
Throughput,3.157851524137038,catapult,LUT,3237,FF,427,asic_fpga_latency
Throughput,3.157851524137038,catapult,FF,427,FF,427,asic_fpga_latency
Throughput,3.157851524137038,catapult,DSP,1,FF,427,asic_fpga_latency
Throughput,3.157851524137038,catapult,BRAM,0,FF,427,asic_fpga_latency
Throughput,1.7905231192345157,catapult,CLB,1229,FF,559,asic_fpga_latency
Throughput,1.7905231192345157,catapult,LUT,7795,FF,559,asic_fpga_latency
Throughput,1.7905231192345157,catapult,FF,559,FF,559,asic_fpga_latency
Throughput,1.7905231192345157,catapult,DSP,1,FF,559,asic_fpga_latency
Throughput,1.7905231192345157,catapult,BRAM,0,FF,559,asic_fpga_latency
Throughput,2.260735100625319,catapult,CLB,1096,FF,479,asic_fpga_latency
Throughput,2.260735100625319,catapult,LUT,7095,FF,479,asic_fpga_latency
Throughput,2.260735100625319,catapult,FF,479,FF,479,asic_fpga_latency
Throughput,2.260735100625319,catapult,DSP,1,FF,479,asic_fpga_latency
Throughput,2.260735100625319,catapult,BRAM,0,FF,479,asic_fpga_latency
Throughput,2.6164791087225563,catapult,CLB,1257,FF,388,asic_fpga_latency
Throughput,2.6164791087225563,catapult,LUT,8356,FF,388,asic_fpga_latency
Throughput,2.6164791087225563,catapult,FF,388,FF,388,asic_fpga_latency
Throughput,2.6164791087225563,catapult,DSP,1,FF,388,asic_fpga_latency
Throughput,2.6164791087225563,catapult,BRAM,0,FF,388,asic_fpga_latency
Throughput,2.833045779186746,catapult,CLB,1118,FF,353,asic_fpga_latency
Throughput,2.833045779186746,catapult,LUT,7570,FF,353,asic_fpga_latency
Throughput,2.833045779186746,catapult,FF,353,FF,353,asic_fpga_latency
Throughput,2.833045779186746,catapult,DSP,1,FF,353,asic_fpga_latency
Throughput,2.833045779186746,catapult,BRAM,0,FF,353,asic_fpga_latency
Throughput,2.9434533183020983,catapult,CLB,1217,FF,389,asic_fpga_latency
Throughput,2.9434533183020983,catapult,LUT,8103,FF,389,asic_fpga_latency
Throughput,2.9434533183020983,catapult,FF,389,FF,389,asic_fpga_latency
Throughput,2.9434533183020983,catapult,DSP,1,FF,389,asic_fpga_latency
Throughput,2.9434533183020983,catapult,BRAM,0,FF,389,asic_fpga_latency
Throughput,2.97987097158693,catapult,CLB,1317,FF,387,asic_fpga_latency
Throughput,2.97987097158693,catapult,LUT,8298,FF,387,asic_fpga_latency
Throughput,2.97987097158693,catapult,FF,387,FF,387,asic_fpga_latency
Throughput,2.97987097158693,catapult,DSP,1,FF,387,asic_fpga_latency
Throughput,2.97987097158693,catapult,BRAM,0,FF,387,asic_fpga_latency
Throughput,2.23982726452136,catapult,CLB,718,FF,441,asic_fpga_latency
Throughput,2.23982726452136,catapult,LUT,4097,FF,441,asic_fpga_latency
Throughput,2.23982726452136,catapult,FF,441,FF,441,asic_fpga_latency
Throughput,2.23982726452136,catapult,DSP,1,FF,441,asic_fpga_latency
Throughput,2.23982726452136,catapult,BRAM,0,FF,441,asic_fpga_latency
Throughput,2.5740820823294412,catapult,CLB,678,FF,415,asic_fpga_latency
Throughput,2.5740820823294412,catapult,LUT,3889,FF,415,asic_fpga_latency
Throughput,2.5740820823294412,catapult,FF,415,FF,415,asic_fpga_latency
Throughput,2.5740820823294412,catapult,DSP,1,FF,415,asic_fpga_latency
Throughput,2.5740820823294412,catapult,BRAM,0,FF,415,asic_fpga_latency
Throughput,2.842176766341806,catapult,CLB,599,FF,330,asic_fpga_latency
Throughput,2.842176766341806,catapult,LUT,3052,FF,330,asic_fpga_latency
Throughput,2.842176766341806,catapult,FF,330,FF,330,asic_fpga_latency
Throughput,2.842176766341806,catapult,DSP,1,FF,330,asic_fpga_latency
Throughput,2.842176766341806,catapult,BRAM,0,FF,330,asic_fpga_latency
Throughput,3.1362808100386075,catapult,CLB,560,FF,331,asic_fpga_latency
Throughput,3.1362808100386075,catapult,LUT,3005,FF,331,asic_fpga_latency
Throughput,3.1362808100386075,catapult,FF,331,FF,331,asic_fpga_latency
Throughput,3.1362808100386075,catapult,DSP,1,FF,331,asic_fpga_latency
Throughput,3.1362808100386075,catapult,BRAM,0,FF,331,asic_fpga_latency
Throughput,3.4068880462519124,catapult,CLB,609,FF,327,asic_fpga_latency
Throughput,3.4068880462519124,catapult,LUT,3108,FF,327,asic_fpga_latency
Throughput,3.4068880462519124,catapult,FF,327,FF,327,asic_fpga_latency
Throughput,3.4068880462519124,catapult,DSP,1,FF,327,asic_fpga_latency
Throughput,3.4068880462519124,catapult,BRAM,0,FF,327,asic_fpga_latency
Throughput,3.386100059256751,catapult,CLB,666,FF,328,asic_fpga_latency
Throughput,3.386100059256751,catapult,LUT,3073,FF,328,asic_fpga_latency
Throughput,3.386100059256751,catapult,FF,328,FF,328,asic_fpga_latency
Throughput,3.386100059256751,catapult,DSP,1,FF,328,asic_fpga_latency
Throughput,3.386100059256751,catapult,BRAM,0,FF,328,asic_fpga_latency
Throughput,2.20164903512731,catapult,CLB,956,FF,602,asic_fpga_latency
Throughput,2.20164903512731,catapult,LUT,5162,FF,602,asic_fpga_latency
Throughput,2.20164903512731,catapult,FF,602,FF,602,asic_fpga_latency
Throughput,2.20164903512731,catapult,DSP,1,FF,602,asic_fpga_latency
Throughput,2.20164903512731,catapult,BRAM,0,FF,602,asic_fpga_latency
Throughput,2.3161927350298672,catapult,CLB,834,FF,445,asic_fpga_latency
Throughput,2.3161927350298672,catapult,LUT,4480,FF,445,asic_fpga_latency
Throughput,2.3161927350298672,catapult,FF,445,FF,445,asic_fpga_latency
Throughput,2.3161927350298672,catapult,DSP,1,FF,445,asic_fpga_latency
Throughput,2.3161927350298672,catapult,BRAM,0,FF,445,asic_fpga_latency
Throughput,2.896485404610046,catapult,CLB,641,FF,362,asic_fpga_latency
Throughput,2.896485404610046,catapult,LUT,3532,FF,362,asic_fpga_latency
Throughput,2.896485404610046,catapult,FF,362,FF,362,asic_fpga_latency
Throughput,2.896485404610046,catapult,DSP,1,FF,362,asic_fpga_latency
Throughput,2.896485404610046,catapult,BRAM,0,FF,362,asic_fpga_latency
Throughput,3.195388415438839,catapult,CLB,664,FF,368,asic_fpga_latency
Throughput,3.195388415438839,catapult,LUT,3618,FF,368,asic_fpga_latency
Throughput,3.195388415438839,catapult,FF,368,FF,368,asic_fpga_latency
Throughput,3.195388415438839,catapult,DSP,1,FF,368,asic_fpga_latency
Throughput,3.195388415438839,catapult,BRAM,0,FF,368,asic_fpga_latency
Throughput,3.170365955342225,catapult,CLB,593,FF,366,asic_fpga_latency
Throughput,3.170365955342225,catapult,LUT,3424,FF,366,asic_fpga_latency
Throughput,3.170365955342225,catapult,FF,366,FF,366,asic_fpga_latency
Throughput,3.170365955342225,catapult,DSP,1,FF,366,asic_fpga_latency
Throughput,3.170365955342225,catapult,BRAM,0,FF,366,asic_fpga_latency
Throughput,3.339433364946636,catapult,CLB,583,FF,368,asic_fpga_latency
Throughput,3.339433364946636,catapult,LUT,3487,FF,368,asic_fpga_latency
Throughput,3.339433364946636,catapult,FF,368,FF,368,asic_fpga_latency
Throughput,3.339433364946636,catapult,DSP,1,FF,368,asic_fpga_latency
Throughput,3.339433364946636,catapult,BRAM,0,FF,368,asic_fpga_latency
Throughput,2.1022580353557756,catapult,CLB,848,FF,610,asic_fpga_latency
Throughput,2.1022580353557756,catapult,LUT,4887,FF,610,asic_fpga_latency
Throughput,2.1022580353557756,catapult,FF,610,FF,610,asic_fpga_latency
Throughput,2.1022580353557756,catapult,DSP,1,FF,610,asic_fpga_latency
Throughput,2.1022580353557756,catapult,BRAM,0,FF,610,asic_fpga_latency
Throughput,2.5769808607631473,catapult,CLB,686,FF,461,asic_fpga_latency
Throughput,2.5769808607631473,catapult,LUT,4043,FF,461,asic_fpga_latency
Throughput,2.5769808607631473,catapult,FF,461,FF,461,asic_fpga_latency
Throughput,2.5769808607631473,catapult,DSP,1,FF,461,asic_fpga_latency
Throughput,2.5769808607631473,catapult,BRAM,0,FF,461,asic_fpga_latency
Throughput,2.8154817711632725,catapult,CLB,599,FF,371,asic_fpga_latency
Throughput,2.8154817711632725,catapult,LUT,3497,FF,371,asic_fpga_latency
Throughput,2.8154817711632725,catapult,FF,371,FF,371,asic_fpga_latency
Throughput,2.8154817711632725,catapult,DSP,1,FF,371,asic_fpga_latency
Throughput,2.8154817711632725,catapult,BRAM,0,FF,371,asic_fpga_latency
Throughput,3.045289546130046,catapult,CLB,560,FF,374,asic_fpga_latency
Throughput,3.045289546130046,catapult,LUT,3390,FF,374,asic_fpga_latency
Throughput,3.045289546130046,catapult,FF,374,FF,374,asic_fpga_latency
Throughput,3.045289546130046,catapult,DSP,1,FF,374,asic_fpga_latency
Throughput,3.045289546130046,catapult,BRAM,0,FF,374,asic_fpga_latency
Throughput,3.2943610422040592,catapult,CLB,679,FF,375,asic_fpga_latency
Throughput,3.2943610422040592,catapult,LUT,3440,FF,375,asic_fpga_latency
Throughput,3.2943610422040592,catapult,FF,375,FF,375,asic_fpga_latency
Throughput,3.2943610422040592,catapult,DSP,1,FF,375,asic_fpga_latency
Throughput,3.2943610422040592,catapult,BRAM,0,FF,375,asic_fpga_latency
Throughput,3.3540951825130896,catapult,CLB,650,FF,380,asic_fpga_latency
Throughput,3.3540951825130896,catapult,LUT,3478,FF,380,asic_fpga_latency
Throughput,3.3540951825130896,catapult,FF,380,FF,380,asic_fpga_latency
Throughput,3.3540951825130896,catapult,DSP,1,FF,380,asic_fpga_latency
Throughput,3.3540951825130896,catapult,BRAM,0,FF,380,asic_fpga_latency
Throughput,2.118890972465012,catapult,CLB,1113,FF,645,asic_fpga_latency
Throughput,2.118890972465012,catapult,LUT,6157,FF,645,asic_fpga_latency
Throughput,2.118890972465012,catapult,FF,645,FF,645,asic_fpga_latency
Throughput,2.118890972465012,catapult,DSP,1,FF,645,asic_fpga_latency
Throughput,2.118890972465012,catapult,BRAM,0,FF,645,asic_fpga_latency
Throughput,2.3536168029410796,catapult,CLB,1171,FF,495,asic_fpga_latency
Throughput,2.3536168029410796,catapult,LUT,7124,FF,495,asic_fpga_latency
Throughput,2.3536168029410796,catapult,FF,495,FF,495,asic_fpga_latency
Throughput,2.3536168029410796,catapult,DSP,1,FF,495,asic_fpga_latency
Throughput,2.3536168029410796,catapult,BRAM,0,FF,495,asic_fpga_latency
Throughput,2.710489866833633,catapult,CLB,879,FF,398,asic_fpga_latency
Throughput,2.710489866833633,catapult,LUT,5498,FF,398,asic_fpga_latency
Throughput,2.710489866833633,catapult,FF,398,FF,398,asic_fpga_latency
Throughput,2.710489866833633,catapult,DSP,1,FF,398,asic_fpga_latency
Throughput,2.710489866833633,catapult,BRAM,0,FF,398,asic_fpga_latency
Throughput,3.0280549289164105,catapult,CLB,956,FF,398,asic_fpga_latency
Throughput,3.0280549289164105,catapult,LUT,5847,FF,398,asic_fpga_latency
Throughput,3.0280549289164105,catapult,FF,398,FF,398,asic_fpga_latency
Throughput,3.0280549289164105,catapult,DSP,1,FF,398,asic_fpga_latency
Throughput,3.0280549289164105,catapult,BRAM,0,FF,398,asic_fpga_latency
Throughput,3.0342935861102176,catapult,CLB,908,FF,402,asic_fpga_latency
Throughput,3.0342935861102176,catapult,LUT,5964,FF,402,asic_fpga_latency
Throughput,3.0342935861102176,catapult,FF,402,FF,402,asic_fpga_latency
Throughput,3.0342935861102176,catapult,DSP,1,FF,402,asic_fpga_latency
Throughput,3.0342935861102176,catapult,BRAM,0,FF,402,asic_fpga_latency
Throughput,3.140318867977854,catapult,CLB,923,FF,406,asic_fpga_latency
Throughput,3.140318867977854,catapult,LUT,5893,FF,406,asic_fpga_latency
Throughput,3.140318867977854,catapult,FF,406,FF,406,asic_fpga_latency
Throughput,3.140318867977854,catapult,DSP,1,FF,406,asic_fpga_latency
Throughput,3.140318867977854,catapult,BRAM,0,FF,406,asic_fpga_latency
Throughput,1.960276947927203,catapult,CLB,900,FF,639,asic_fpga_latency
Throughput,1.960276947927203,catapult,LUT,5276,FF,639,asic_fpga_latency
Throughput,1.960276947927203,catapult,FF,639,FF,639,asic_fpga_latency
Throughput,1.960276947927203,catapult,DSP,1,FF,639,asic_fpga_latency
Throughput,1.960276947927203,catapult,BRAM,0,FF,639,asic_fpga_latency
Throughput,2.525105865063393,catapult,CLB,886,FF,498,asic_fpga_latency
Throughput,2.525105865063393,catapult,LUT,5043,FF,498,asic_fpga_latency
Throughput,2.525105865063393,catapult,FF,498,FF,498,asic_fpga_latency
Throughput,2.525105865063393,catapult,DSP,1,FF,498,asic_fpga_latency
Throughput,2.525105865063393,catapult,BRAM,0,FF,498,asic_fpga_latency
Throughput,2.836911624529073,catapult,CLB,876,FF,403,asic_fpga_latency
Throughput,2.836911624529073,catapult,LUT,4284,FF,403,asic_fpga_latency
Throughput,2.836911624529073,catapult,FF,403,FF,403,asic_fpga_latency
Throughput,2.836911624529073,catapult,DSP,1,FF,403,asic_fpga_latency
Throughput,2.836911624529073,catapult,BRAM,0,FF,403,asic_fpga_latency
Throughput,3.33310001633219,catapult,CLB,721,FF,406,asic_fpga_latency
Throughput,3.33310001633219,catapult,LUT,4367,FF,406,asic_fpga_latency
Throughput,3.33310001633219,catapult,FF,406,FF,406,asic_fpga_latency
Throughput,3.33310001633219,catapult,DSP,1,FF,406,asic_fpga_latency
Throughput,3.33310001633219,catapult,BRAM,0,FF,406,asic_fpga_latency
Throughput,3.1493186449111734,catapult,CLB,807,FF,407,asic_fpga_latency
Throughput,3.1493186449111734,catapult,LUT,4348,FF,407,asic_fpga_latency
Throughput,3.1493186449111734,catapult,FF,407,FF,407,asic_fpga_latency
Throughput,3.1493186449111734,catapult,DSP,1,FF,407,asic_fpga_latency
Throughput,3.1493186449111734,catapult,BRAM,0,FF,407,asic_fpga_latency
Throughput,3.3521837801235614,catapult,CLB,732,FF,408,asic_fpga_latency
Throughput,3.3521837801235614,catapult,LUT,4099,FF,408,asic_fpga_latency
Throughput,3.3521837801235614,catapult,FF,408,FF,408,asic_fpga_latency
Throughput,3.3521837801235614,catapult,DSP,1,FF,408,asic_fpga_latency
Throughput,3.3521837801235614,catapult,BRAM,0,FF,408,asic_fpga_latency
Throughput,2.17172715288742,catapult,CLB,1063,FF,570,asic_fpga_latency
Throughput,2.17172715288742,catapult,LUT,6317,FF,570,asic_fpga_latency
Throughput,2.17172715288742,catapult,FF,570,FF,570,asic_fpga_latency
Throughput,2.17172715288742,catapult,DSP,1,FF,570,asic_fpga_latency
Throughput,2.17172715288742,catapult,BRAM,0,FF,570,asic_fpga_latency
Throughput,2.5132511165118085,catapult,CLB,1012,FF,517,asic_fpga_latency
Throughput,2.5132511165118085,catapult,LUT,5892,FF,517,asic_fpga_latency
Throughput,2.5132511165118085,catapult,FF,517,FF,517,asic_fpga_latency
Throughput,2.5132511165118085,catapult,DSP,1,FF,517,asic_fpga_latency
Throughput,2.5132511165118085,catapult,BRAM,0,FF,517,asic_fpga_latency
Throughput,2.5581532180288407,catapult,CLB,734,FF,437,asic_fpga_latency
Throughput,2.5581532180288407,catapult,LUT,4793,FF,437,asic_fpga_latency
Throughput,2.5581532180288407,catapult,FF,437,FF,437,asic_fpga_latency
Throughput,2.5581532180288407,catapult,DSP,1,FF,437,asic_fpga_latency
Throughput,2.5581532180288407,catapult,BRAM,0,FF,437,asic_fpga_latency
Throughput,3.234853606700029,catapult,CLB,827,FF,434,asic_fpga_latency
Throughput,3.234853606700029,catapult,LUT,4781,FF,434,asic_fpga_latency
Throughput,3.234853606700029,catapult,FF,434,FF,434,asic_fpga_latency
Throughput,3.234853606700029,catapult,DSP,1,FF,434,asic_fpga_latency
Throughput,3.234853606700029,catapult,BRAM,0,FF,434,asic_fpga_latency
Throughput,3.17286061940585,catapult,CLB,758,FF,435,asic_fpga_latency
Throughput,3.17286061940585,catapult,LUT,4925,FF,435,asic_fpga_latency
Throughput,3.17286061940585,catapult,FF,435,FF,435,asic_fpga_latency
Throughput,3.17286061940585,catapult,DSP,1,FF,435,asic_fpga_latency
Throughput,3.17286061940585,catapult,BRAM,0,FF,435,asic_fpga_latency
Throughput,3.125,catapult,CLB,747,FF,438,asic_fpga_latency
Throughput,3.125,catapult,LUT,4848,FF,438,asic_fpga_latency
Throughput,3.125,catapult,FF,438,FF,438,asic_fpga_latency
Throughput,3.125,catapult,DSP,1,FF,438,asic_fpga_latency
Throughput,3.125,catapult,BRAM,0,FF,438,asic_fpga_latency
Throughput,2.047108050457119,catapult,CLB,894,FF,669,asic_fpga_latency
Throughput,2.047108050457119,catapult,LUT,5388,FF,669,asic_fpga_latency
Throughput,2.047108050457119,catapult,FF,669,FF,669,asic_fpga_latency
Throughput,2.047108050457119,catapult,DSP,1,FF,669,asic_fpga_latency
Throughput,2.047108050457119,catapult,BRAM,0,FF,669,asic_fpga_latency
Throughput,2.486993026471554,catapult,CLB,752,FF,533,asic_fpga_latency
Throughput,2.486993026471554,catapult,LUT,4523,FF,533,asic_fpga_latency
Throughput,2.486993026471554,catapult,FF,533,FF,533,asic_fpga_latency
Throughput,2.486993026471554,catapult,DSP,1,FF,533,asic_fpga_latency
Throughput,2.486993026471554,catapult,BRAM,0,FF,533,asic_fpga_latency
Throughput,2.8793384431992903,catapult,CLB,816,FF,443,asic_fpga_latency
Throughput,2.8793384431992903,catapult,LUT,4010,FF,443,asic_fpga_latency
Throughput,2.8793384431992903,catapult,FF,443,FF,443,asic_fpga_latency
Throughput,2.8793384431992903,catapult,DSP,1,FF,443,asic_fpga_latency
Throughput,2.8793384431992903,catapult,BRAM,0,FF,443,asic_fpga_latency
Throughput,3.114847543786969,catapult,CLB,682,FF,446,asic_fpga_latency
Throughput,3.114847543786969,catapult,LUT,3849,FF,446,asic_fpga_latency
Throughput,3.114847543786969,catapult,FF,446,FF,446,asic_fpga_latency
Throughput,3.114847543786969,catapult,DSP,1,FF,446,asic_fpga_latency
Throughput,3.114847543786969,catapult,BRAM,0,FF,446,asic_fpga_latency
Throughput,2.896913338837469,catapult,CLB,606,FF,447,asic_fpga_latency
Throughput,2.896913338837469,catapult,LUT,3839,FF,447,asic_fpga_latency
Throughput,2.896913338837469,catapult,FF,447,FF,447,asic_fpga_latency
Throughput,2.896913338837469,catapult,DSP,1,FF,447,asic_fpga_latency
Throughput,2.896913338837469,catapult,BRAM,0,FF,447,asic_fpga_latency
Throughput,3.3622260626315468,catapult,CLB,669,FF,448,asic_fpga_latency
Throughput,3.3622260626315468,catapult,LUT,4014,FF,448,asic_fpga_latency
Throughput,3.3622260626315468,catapult,FF,448,FF,448,asic_fpga_latency
Throughput,3.3622260626315468,catapult,DSP,1,FF,448,asic_fpga_latency
Throughput,3.3622260626315468,catapult,BRAM,0,FF,448,asic_fpga_latency
Throughput,2.0638940314248506,catapult,CLB,1524,FF,591,asic_fpga_latency
Throughput,2.0638940314248506,catapult,LUT,9474,FF,591,asic_fpga_latency
Throughput,2.0638940314248506,catapult,FF,591,FF,591,asic_fpga_latency
Throughput,2.0638940314248506,catapult,DSP,1,FF,591,asic_fpga_latency
Throughput,2.0638940314248506,catapult,BRAM,0,FF,591,asic_fpga_latency
Throughput,2.351906337682008,catapult,CLB,1675,FF,532,asic_fpga_latency
Throughput,2.351906337682008,catapult,LUT,10446,FF,532,asic_fpga_latency
Throughput,2.351906337682008,catapult,FF,532,FF,532,asic_fpga_latency
Throughput,2.351906337682008,catapult,DSP,1,FF,532,asic_fpga_latency
Throughput,2.351906337682008,catapult,BRAM,0,FF,532,asic_fpga_latency
Throughput,2.681396471282244,catapult,CLB,1349,FF,363,asic_fpga_latency
Throughput,2.681396471282244,catapult,LUT,8792,FF,363,asic_fpga_latency
Throughput,2.681396471282244,catapult,FF,363,FF,363,asic_fpga_latency
Throughput,2.681396471282244,catapult,DSP,1,FF,363,asic_fpga_latency
Throughput,2.681396471282244,catapult,BRAM,0,FF,363,asic_fpga_latency
Throughput,2.849627981067072,catapult,CLB,1339,FF,400,asic_fpga_latency
Throughput,2.849627981067072,catapult,LUT,9136,FF,400,asic_fpga_latency
Throughput,2.849627981067072,catapult,FF,400,FF,400,asic_fpga_latency
Throughput,2.849627981067072,catapult,DSP,1,FF,400,asic_fpga_latency
Throughput,2.849627981067072,catapult,BRAM,0,FF,400,asic_fpga_latency
Throughput,2.962462635940004,catapult,CLB,1334,FF,359,asic_fpga_latency
Throughput,2.962462635940004,catapult,LUT,8984,FF,359,asic_fpga_latency
Throughput,2.962462635940004,catapult,FF,359,FF,359,asic_fpga_latency
Throughput,2.962462635940004,catapult,DSP,1,FF,359,asic_fpga_latency
Throughput,2.962462635940004,catapult,BRAM,0,FF,359,asic_fpga_latency
Throughput,3.1148184372332937,catapult,CLB,1253,FF,365,asic_fpga_latency
Throughput,3.1148184372332937,catapult,LUT,8546,FF,365,asic_fpga_latency
Throughput,3.1148184372332937,catapult,FF,365,FF,365,asic_fpga_latency
Throughput,3.1148184372332937,catapult,DSP,1,FF,365,asic_fpga_latency
Throughput,3.1148184372332937,catapult,BRAM,0,FF,365,asic_fpga_latency
