`timescale 1ns / 1ps

module tb_rv32i_multi();

    logic clk, rst;

    RV32I_top dut (
        .clk(clk),
        .rst(rst)
    );

    always #5 clk = ~clk;

    initial begin
        clk = 0;
        rst = 1;
        @(negedge clk);
        @(negedge clk);
        rst = 0;

        repeat(400) @(negedge clk);
        $stop;
    end

endmodule
