#pragma once
#include "../limestone/foundation.hpp"
namespace limestone::regtl {
using VReg=uint32_t; using PReg=uint32_t;
struct RegClass { std::string name; std::vector<PReg> members; };
struct Constraint { std::vector<PReg> allowed, forbidden; std::optional<PReg> fixed; };
struct LiveRange { VReg value; uint32_t begin,end; std::string klass; Constraint constraint; bool spillable=true; };
struct Allocation { std::unordered_map<VReg,PReg> regs; std::vector<VReg> spilled; };
struct SpillSlot { VReg value; std::string klass; uint64_t offset; uint32_t size,alignment; };
struct Clobber { uint32_t position; std::vector<PReg> registers; };
struct Program {
  std::vector<LiveRange> ranges; std::vector<RegClass> classes;
  // Each pair describes overlapping storage; overlap need not be transitive.
  std::vector<std::pair<PReg,PReg>> aliases;
  std::vector<Clobber> clobbers;
  // CFG analyses supply exact interference instead of convex interval overlap.
  bool explicit_interference=false;
  std::vector<std::pair<VReg,VReg>> interference, ties;
  std::vector<PReg> reserved;
};
struct VirtualRegister { VReg value; std::string klass; Constraint constraint; bool spillable=true; };
struct TransferOperand {
  enum class Kind { Virtual, Physical, Immediate, Spill, Memory };
  Kind kind; uint32_t id=0; int64_t immediate=0;
  // A memory operand owns its address expression, never a target pointer.
  std::vector<TransferOperand> address;
  bool operator==(const TransferOperand&) const = default;
};
struct Transfer { TransferOperand destination, source; };
struct Instruction {
  uint32_t id; std::vector<VReg> defs, uses, early_defs;
  std::vector<PReg> clobbers;
  std::vector<std::pair<VReg,VReg>> ties;
  // Implicit architectural state has a separate identity/liveness domain.
  std::vector<PReg> physical_defs, physical_uses;
  std::vector<Transfer> transfers;
  bool parallel=false;
  std::string opcode, origin;
};
struct Block { uint32_t id; std::vector<Instruction> instructions; std::vector<uint32_t> successors; std::vector<VReg> live_out; std::vector<PReg> physical_live_out; };
struct Function {
  std::vector<VirtualRegister> values; std::vector<Block> blocks;
  std::vector<RegClass> classes; std::vector<std::pair<PReg,PReg>> aliases;
  std::vector<PReg> reserved;
};
struct Liveness {
  Program problem;
  std::unordered_map<uint32_t,std::vector<VReg>> live_in, live_out;
  std::unordered_map<VReg,std::vector<std::pair<uint32_t,uint32_t>>> segments;
  std::unordered_map<uint32_t,std::vector<PReg>> physical_live_in, physical_live_out;
  std::unordered_map<uint32_t,std::vector<PReg>> physical_before, physical_after;
};
// Backwards fixed-point dataflow, including loops and disconnected blocks.
Result<Liveness> analyze(const Function&);
Result<Allocation> linear_scan(const Program&);
Result<Allocation> greedy(const Program&);
Result<Allocation> graph_color(const Program&);
// Complete bounded search; a exhausted budget is ResourceLimit, never UNSAT.
Result<Allocation> constraint_allocate(const Program&, size_t search_limit=1000000);
Result<int> validate(const Program&);
Result<int> verify(const Program&, const Allocation&);
// Merge selected fixed-operand/ABI requirements into an owning allocation problem.
// Conflicting identities/assignments fail; existing class/call/allowed/forbidden
// constraints remain authoritative. Fixed ranges cannot be spilled.
Result<Program> with_fixed_registers(const Program&,std::span<const std::pair<VReg,PReg>>);
std::string print(const Program&);
struct Location {
  enum class Kind { Register, Spill };
  Kind kind; uint32_t id;
  bool operator==(const Location&) const = default;
  auto operator<=>(const Location&) const = default;
};
struct Move { Location destination, source; bool operator==(const Move&) const = default; };
// Scratch is caller-owned distinct storage, and may be a register or spill slot.
Result<std::vector<Move>> resolve_parallel_moves(std::span<const Move>, Location scratch);
}
