module SPI_final( MOSI, MISO, SS_n, clk, reset);
input MOSI,SS_n,clk,reset;
output MISO;
wire [9:0] rx_data;
wire rx_valid,tx_valid;
wire [7:0] tx_data;


//inistanitiation

spi_slave spi(MOSI, MISO, SS_n, clk, reset, rx_data, rx_valid, tx_data, tx_valid);
Spi_RAM RAM(rx_data, rx_valid, tx_data, tx_valid, clk, reset);

endmodule
