Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Jan  9 13:47:35 2025
| Host         : DESKTOP-I4589KT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_demo_timing_summary_routed.rpt -pb vga_demo_timing_summary_routed.pb -rpx vga_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.284        0.000                      0                  324        0.062        0.000                      0                  324        3.000        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
dut/clk_25MHz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0        {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         
sys_clk_pin                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut/clk_25MHz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             35.475        0.000                      0                   74        0.180        0.000                      0                   74       19.500        0.000                       0                    53  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
sys_clk_pin                       4.446        0.000                      0                  226        0.171        0.000                      0                  226        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        2.284        0.000                      0                   15        0.797        0.000                      0                   15  
clk_out1_clk_wiz_0  sys_clk_pin               4.004        0.000                      0                   12        0.062        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut/clk_25MHz/inst/clk_in1
  To Clock:  dut/clk_25MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut/clk_25MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dut/clk_25MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dut/clk_25MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dut/clk_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dut/clk_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dut/clk_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dut/clk_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  dut/clk_25MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.475ns  (required time - arrival time)
  Source:                 dut/sync_unit/counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 1.047ns (25.366%)  route 3.081ns (74.634%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.619     1.621    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDCE (Prop_fdce_C_Q)         0.478     2.099 f  dut/sync_unit/counter_unit/vc_reg_reg[3]/Q
                         net (fo=8, routed)           0.846     2.945    dut/sync_unit/counter_unit/y[3]
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.295     3.240 r  dut/sync_unit/counter_unit/vc_reg[0]_i_2/O
                         net (fo=2, routed)           0.797     4.037    dut/sync_unit/counter_unit/vc_reg[0]_i_2_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I4_O)        0.124     4.161 r  dut/sync_unit/counter_unit/vc_reg[10]_i_3__0/O
                         net (fo=11, routed)          0.818     4.979    dut/sync_unit/counter_unit/vc_reg[10]_i_3__0_n_0
    SLICE_X66Y104        LUT3 (Prop_lut3_I0_O)        0.150     5.129 r  dut/sync_unit/counter_unit/vc_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.620     5.749    dut/sync_unit/counter_unit/vc_next[1]
    SLICE_X67Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499    41.502    dut/sync_unit/counter_unit/clk_out1
    SLICE_X67Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[1]/C
                         clock pessimism              0.097    41.599    
                         clock uncertainty           -0.098    41.501    
    SLICE_X67Y104        FDCE (Setup_fdce_C_D)       -0.278    41.223    dut/sync_unit/counter_unit/vc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.223    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                 35.475    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/testcolor_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.341ns (31.295%)  route 2.944ns (68.705%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.518     2.138 r  dut/testcolor_reg[7]/Q
                         net (fo=2, routed)           2.944     5.082    dut/testcolor_reg[7]
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     5.582 r  dut/testcolor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.582    dut/testcolor_reg[4]_i_1_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.905 r  dut/testcolor_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.905    dut/testcolor_reg[8]_i_1_n_6
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.497    41.500    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[9]/C
                         clock pessimism              0.094    41.594    
                         clock uncertainty           -0.098    41.496    
    SLICE_X62Y107        FDRE (Setup_fdre_C_D)        0.109    41.605    dut/testcolor_reg[9]
  -------------------------------------------------------------------
                         required time                         41.605    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                 35.700    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/testcolor_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.333ns (31.167%)  route 2.944ns (68.833%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.518     2.138 r  dut/testcolor_reg[7]/Q
                         net (fo=2, routed)           2.944     5.082    dut/testcolor_reg[7]
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     5.582 r  dut/testcolor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.582    dut/testcolor_reg[4]_i_1_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.897 r  dut/testcolor_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.897    dut/testcolor_reg[8]_i_1_n_4
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.497    41.500    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[11]/C
                         clock pessimism              0.094    41.594    
                         clock uncertainty           -0.098    41.496    
    SLICE_X62Y107        FDRE (Setup_fdre_C_D)        0.109    41.605    dut/testcolor_reg[11]
  -------------------------------------------------------------------
                         required time                         41.605    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.784ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/testcolor_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.257ns (29.922%)  route 2.944ns (70.078%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.518     2.138 r  dut/testcolor_reg[7]/Q
                         net (fo=2, routed)           2.944     5.082    dut/testcolor_reg[7]
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     5.582 r  dut/testcolor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.582    dut/testcolor_reg[4]_i_1_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.821 r  dut/testcolor_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.821    dut/testcolor_reg[8]_i_1_n_5
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.497    41.500    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[10]/C
                         clock pessimism              0.094    41.594    
                         clock uncertainty           -0.098    41.496    
    SLICE_X62Y107        FDRE (Setup_fdre_C_D)        0.109    41.605    dut/testcolor_reg[10]
  -------------------------------------------------------------------
                         required time                         41.605    
                         arrival time                          -5.821    
  -------------------------------------------------------------------
                         slack                                 35.784    

Slack (MET) :             35.804ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/testcolor_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 1.237ns (29.586%)  route 2.944ns (70.414%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.518     2.138 r  dut/testcolor_reg[7]/Q
                         net (fo=2, routed)           2.944     5.082    dut/testcolor_reg[7]
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     5.582 r  dut/testcolor_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.582    dut/testcolor_reg[4]_i_1_n_0
    SLICE_X62Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.801 r  dut/testcolor_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.801    dut/testcolor_reg[8]_i_1_n_7
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.497    41.500    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[8]/C
                         clock pessimism              0.094    41.594    
                         clock uncertainty           -0.098    41.496    
    SLICE_X62Y107        FDRE (Setup_fdre_C_D)        0.109    41.605    dut/testcolor_reg[8]
  -------------------------------------------------------------------
                         required time                         41.605    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                 35.804    

Slack (MET) :             36.059ns  (required time - arrival time)
  Source:                 dut/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 0.842ns (24.706%)  route 2.566ns (75.294%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.535ns = ( 41.535 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.619     1.621    dut/sync_unit/counter_unit/clk_out1
    SLICE_X67Y103        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.419     2.040 f  dut/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=7, routed)           0.844     2.884    dut/sync_unit/counter_unit/y[8]
    SLICE_X65Y103        LUT5 (Prop_lut5_I2_O)        0.299     3.183 r  dut/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_2/O
                         net (fo=2, routed)           0.942     4.125    dut/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_2_n_0
    SLICE_X64Y103        LUT6 (Prop_lut6_I0_O)        0.124     4.249 r  dut/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_1/O
                         net (fo=2, routed)           0.780     5.029    dut/line_unit0/line_fifo_unit/bram_fifo_unit/vga_si_ready
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.532    41.535    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk_out1
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.077    41.612    
                         clock uncertainty           -0.098    41.515    
    RAMB18_X1Y42         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.427    41.088    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         41.088    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                 36.059    

Slack (MET) :             36.168ns  (required time - arrival time)
  Source:                 dut/sync_unit/counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.890ns (23.895%)  route 2.835ns (76.105%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.616     1.618    dut/sync_unit/counter_unit/clk_out1
    SLICE_X60Y104        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y104        FDCE (Prop_fdce_C_Q)         0.518     2.136 r  dut/sync_unit/counter_unit/hc_reg_reg[1]/Q
                         net (fo=6, routed)           0.840     2.976    dut/sync_unit/counter_unit/x[1]
    SLICE_X59Y104        LUT5 (Prop_lut5_I1_O)        0.124     3.100 f  dut/sync_unit/counter_unit/hc_reg[8]_i_3/O
                         net (fo=5, routed)           1.338     4.439    dut/sync_unit/counter_unit/hc_reg[8]_i_3_n_0
    SLICE_X64Y103        LUT6 (Prop_lut6_I4_O)        0.124     4.563 r  dut/sync_unit/counter_unit/FSM_sequential_state_reg_i_2/O
                         net (fo=1, routed)           0.656     5.219    dut/sync_unit/counter_unit/FSM_sequential_state_reg_i_2_n_0
    SLICE_X65Y103        LUT5 (Prop_lut5_I4_O)        0.124     5.343 r  dut/sync_unit/counter_unit/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000     5.343    dut/sync_unit/counter_unit_n_1
    SLICE_X65Y103        FDCE                                         r  dut/sync_unit/FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499    41.502    dut/sync_unit/clk_out1
    SLICE_X65Y103        FDCE                                         r  dut/sync_unit/FSM_sequential_state_reg_reg/C
                         clock pessimism              0.077    41.579    
                         clock uncertainty           -0.098    41.481    
    SLICE_X65Y103        FDCE (Setup_fdce_C_D)        0.029    41.510    dut/sync_unit/FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                         41.510    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                 36.168    

Slack (MET) :             36.170ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/testcolor_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.897ns (23.353%)  route 2.944ns (76.647%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.518     2.138 r  dut/testcolor_reg[7]/Q
                         net (fo=2, routed)           2.944     5.082    dut/testcolor_reg[7]
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379     5.461 r  dut/testcolor_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.461    dut/testcolor_reg[4]_i_1_n_4
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498    41.501    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[7]/C
                         clock pessimism              0.119    41.620    
                         clock uncertainty           -0.098    41.522    
    SLICE_X62Y106        FDRE (Setup_fdre_C_D)        0.109    41.631    dut/testcolor_reg[7]
  -------------------------------------------------------------------
                         required time                         41.631    
                         arrival time                          -5.461    
  -------------------------------------------------------------------
                         slack                                 36.170    

Slack (MET) :             36.193ns  (required time - arrival time)
  Source:                 dut/sync_unit/counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 1.021ns (27.112%)  route 2.745ns (72.888%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.619     1.621    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDCE (Prop_fdce_C_Q)         0.478     2.099 f  dut/sync_unit/counter_unit/vc_reg_reg[3]/Q
                         net (fo=8, routed)           0.846     2.945    dut/sync_unit/counter_unit/y[3]
    SLICE_X65Y104        LUT6 (Prop_lut6_I5_O)        0.295     3.240 r  dut/sync_unit/counter_unit/vc_reg[0]_i_2/O
                         net (fo=2, routed)           0.797     4.037    dut/sync_unit/counter_unit/vc_reg[0]_i_2_n_0
    SLICE_X67Y104        LUT6 (Prop_lut6_I4_O)        0.124     4.161 r  dut/sync_unit/counter_unit/vc_reg[10]_i_3__0/O
                         net (fo=11, routed)          1.102     5.263    dut/sync_unit/counter_unit/vc_reg[10]_i_3__0_n_0
    SLICE_X66Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.387 r  dut/sync_unit/counter_unit/vc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     5.387    dut/sync_unit/counter_unit/vc_next[9]
    SLICE_X66Y103        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499    41.502    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y103        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism              0.094    41.596    
                         clock uncertainty           -0.098    41.498    
    SLICE_X66Y103        FDCE (Setup_fdce_C_D)        0.081    41.579    dut/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         41.579    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                 36.193    

Slack (MET) :             36.193ns  (required time - arrival time)
  Source:                 dut/sync_unit/counter_unit/vc_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.842ns (25.705%)  route 2.434ns (74.295%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 41.537 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.619     1.621    dut/sync_unit/counter_unit/clk_out1
    SLICE_X67Y103        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.419     2.040 f  dut/sync_unit/counter_unit/vc_reg_reg[8]/Q
                         net (fo=7, routed)           0.844     2.884    dut/sync_unit/counter_unit/y[8]
    SLICE_X65Y103        LUT5 (Prop_lut5_I2_O)        0.299     3.183 r  dut/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_2/O
                         net (fo=2, routed)           0.942     4.125    dut/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_2_n_0
    SLICE_X64Y103        LUT6 (Prop_lut6_I0_O)        0.124     4.249 r  dut/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_1/O
                         net (fo=2, routed)           0.648     4.897    dut/line_unit/line_fifo_unit/bram_fifo_unit/vga_si_ready
    RAMB18_X1Y40         FIFO18E1                                     r  dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.534    41.537    dut/line_unit/line_fifo_unit/bram_fifo_unit/clk_out1
    RAMB18_X1Y40         FIFO18E1                                     r  dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.077    41.614    
                         clock uncertainty           -0.098    41.517    
    RAMB18_X1Y40         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.427    41.090    dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         41.090    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                 36.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dut/sync_unit/counter_unit/vc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/counter_unit/clk_out1
    SLICE_X67Y103        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  dut/sync_unit/counter_unit/vc_reg_reg[7]/Q
                         net (fo=8, routed)           0.128     0.834    dut/sync_unit/counter_unit/y[7]
    SLICE_X66Y103        LUT6 (Prop_lut6_I5_O)        0.045     0.879 r  dut/sync_unit/counter_unit/vc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.879    dut/sync_unit/counter_unit/vc_next[9]
    SLICE_X66Y103        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.836     0.837    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y103        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[9]/C
                         clock pessimism             -0.259     0.579    
    SLICE_X66Y103        FDCE (Hold_fdce_C_D)         0.121     0.700    dut/sync_unit/counter_unit/vc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dut/sync_unit/counter_unit/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.189ns (54.806%)  route 0.156ns (45.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/counter_unit/clk_out1
    SLICE_X67Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  dut/sync_unit/counter_unit/vc_reg_reg[0]/Q
                         net (fo=10, routed)          0.156     0.863    dut/sync_unit/counter_unit/y[0]
    SLICE_X66Y104        LUT5 (Prop_lut5_I3_O)        0.048     0.911 r  dut/sync_unit/counter_unit/vc_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.911    dut/sync_unit/counter_unit/vc_next[3]
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.836     0.837    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[3]/C
                         clock pessimism             -0.259     0.579    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.131     0.710    dut/sync_unit/counter_unit/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dut/sync_unit/counter_unit/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/counter_unit/clk_out1
    SLICE_X67Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  dut/sync_unit/counter_unit/vc_reg_reg[0]/Q
                         net (fo=10, routed)          0.156     0.863    dut/sync_unit/counter_unit/y[0]
    SLICE_X66Y104        LUT4 (Prop_lut4_I2_O)        0.045     0.908 r  dut/sync_unit/counter_unit/vc_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.908    dut/sync_unit/counter_unit/vc_next[2]
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.836     0.837    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[2]/C
                         clock pessimism             -0.259     0.579    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.120     0.699    dut/sync_unit/counter_unit/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dut/sync_unit/counter_unit/vc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/counter_unit/clk_out1
    SLICE_X67Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  dut/sync_unit/counter_unit/vc_reg_reg[0]/Q
                         net (fo=10, routed)          0.160     0.867    dut/sync_unit/counter_unit/y[0]
    SLICE_X66Y104        LUT6 (Prop_lut6_I3_O)        0.045     0.912 r  dut/sync_unit/counter_unit/vc_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.912    dut/sync_unit/counter_unit/vc_next[4]
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.836     0.837    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[4]/C
                         clock pessimism             -0.259     0.579    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.121     0.700    dut/sync_unit/counter_unit/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 dut/sync_unit/counter_unit/hc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/counter_unit/hc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/counter_unit/clk_out1
    SLICE_X64Y104        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDCE (Prop_fdce_C_Q)         0.128     0.694 r  dut/sync_unit/counter_unit/hc_reg_reg[7]/Q
                         net (fo=9, routed)           0.091     0.784    dut/sync_unit/counter_unit/x[7]
    SLICE_X64Y104        LUT6 (Prop_lut6_I4_O)        0.099     0.883 r  dut/sync_unit/counter_unit/hc_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.883    dut/sync_unit/counter_unit/hc_next[8]
    SLICE_X64Y104        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.836     0.837    dut/sync_unit/counter_unit/clk_out1
    SLICE_X64Y104        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[8]/C
                         clock pessimism             -0.272     0.566    
    SLICE_X64Y104        FDCE (Hold_fdce_C_D)         0.092     0.658    dut/sync_unit/counter_unit/hc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dut/sync_unit/counter_unit/hc_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/counter_unit/hc_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/counter_unit/clk_out1
    SLICE_X64Y104        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  dut/sync_unit/counter_unit/hc_reg_reg[6]/Q
                         net (fo=8, routed)           0.194     0.900    dut/sync_unit/counter_unit/x[6]
    SLICE_X63Y103        LUT6 (Prop_lut6_I2_O)        0.045     0.945 r  dut/sync_unit/counter_unit/hc_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.945    dut/sync_unit/counter_unit/hc_next[10]
    SLICE_X63Y103        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/sync_unit/counter_unit/clk_out1
    SLICE_X63Y103        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[10]/C
                         clock pessimism             -0.234     0.603    
    SLICE_X63Y103        FDCE (Hold_fdce_C_D)         0.092     0.695    dut/sync_unit/counter_unit/hc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dut/sync_unit/counter_unit/hc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/counter_unit/hc_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.974%)  route 0.159ns (46.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/counter_unit/clk_out1
    SLICE_X63Y103        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  dut/sync_unit/counter_unit/hc_reg_reg[10]/Q
                         net (fo=7, routed)           0.159     0.865    dut/sync_unit/counter_unit/x[10]
    SLICE_X63Y103        LUT6 (Prop_lut6_I0_O)        0.045     0.910 r  dut/sync_unit/counter_unit/hc_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.910    dut/sync_unit/counter_unit/hc_next[9]
    SLICE_X63Y103        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/sync_unit/counter_unit/clk_out1
    SLICE_X63Y103        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[9]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X63Y103        FDCE (Hold_fdce_C_D)         0.091     0.657    dut/sync_unit/counter_unit/hc_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dut/sync_unit/counter_unit/vc_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.713%)  route 0.173ns (45.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDCE (Prop_fdce_C_Q)         0.164     0.730 r  dut/sync_unit/counter_unit/vc_reg_reg[2]/Q
                         net (fo=9, routed)           0.173     0.903    dut/sync_unit/counter_unit/y[2]
    SLICE_X66Y104        LUT6 (Prop_lut6_I5_O)        0.045     0.948 r  dut/sync_unit/counter_unit/vc_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.948    dut/sync_unit/counter_unit/vc_next[5]
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.836     0.837    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[5]/C
                         clock pessimism             -0.272     0.566    
    SLICE_X66Y104        FDCE (Hold_fdce_C_D)         0.121     0.687    dut/sync_unit/counter_unit/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dut/sync_unit/counter_unit/vc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.464%)  route 0.183ns (49.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/counter_unit/clk_out1
    SLICE_X67Y103        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y103        FDCE (Prop_fdce_C_Q)         0.141     0.707 r  dut/sync_unit/counter_unit/vc_reg_reg[7]/Q
                         net (fo=8, routed)           0.183     0.889    dut/sync_unit/counter_unit/y[7]
    SLICE_X67Y104        LUT6 (Prop_lut6_I3_O)        0.045     0.934 r  dut/sync_unit/counter_unit/vc_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.934    dut/sync_unit/counter_unit/vc_next[0]
    SLICE_X67Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.836     0.837    dut/sync_unit/counter_unit/clk_out1
    SLICE_X67Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[0]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X67Y104        FDCE (Hold_fdce_C_D)         0.091     0.673    dut/sync_unit/counter_unit/vc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dut/sync_unit/counter_unit/vc_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y103        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDCE (Prop_fdce_C_Q)         0.164     0.730 r  dut/sync_unit/counter_unit/vc_reg_reg[10]/Q
                         net (fo=5, routed)           0.175     0.905    dut/sync_unit/counter_unit/y[10]
    SLICE_X66Y103        LUT6 (Prop_lut6_I1_O)        0.045     0.950 r  dut/sync_unit/counter_unit/vc_reg[10]_i_2__0/O
                         net (fo=1, routed)           0.000     0.950    dut/sync_unit/counter_unit/vc_next[10]
    SLICE_X66Y103        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.836     0.837    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y103        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[10]/C
                         clock pessimism             -0.272     0.566    
    SLICE_X66Y103        FDCE (Hold_fdce_C_D)         0.120     0.686    dut/sync_unit/counter_unit/vc_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         40.000      37.424     RAMB18_X1Y40     dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         40.000      37.424     RAMB18_X1Y42     dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dut/clk_25MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y105    dut/testcolor_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y107    dut/testcolor_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y107    dut/testcolor_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y105    dut/testcolor_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y105    dut/testcolor_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X62Y105    dut/testcolor_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y105    dut/testcolor_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y105    dut/testcolor_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    dut/testcolor_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    dut/testcolor_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    dut/testcolor_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    dut/testcolor_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y105    dut/testcolor_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y105    dut/testcolor_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y105    dut/testcolor_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y105    dut/testcolor_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y105    dut/testcolor_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y105    dut/testcolor_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    dut/testcolor_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    dut/testcolor_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    dut/testcolor_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y107    dut/testcolor_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y105    dut/testcolor_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y105    dut/testcolor_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y105    dut/testcolor_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y105    dut/testcolor_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    dut/clk_25MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/frame_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 3.545ns (65.014%)  route 1.908ns (34.986%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.354ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.751     5.354    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk
    RAMB36_X3Y20         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.226 r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.291    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_n_1
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.716 r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7/DOBDO[0]
                         net (fo=1, routed)           1.409    10.126    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7_n_67
    SLICE_X73Y109        LUT6 (Prop_lut6_I0_O)        0.124    10.250 r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/frame_reg[1]_i_3/O
                         net (fo=1, routed)           0.433    10.682    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/data_r_256k[0]
    SLICE_X73Y109        LUT3 (Prop_lut3_I2_O)        0.124    10.806 r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/frame_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.806    dut/buf_unit/frame_src_unit/data_r[0]
    SLICE_X73Y109        FDRE                                         r  dut/buf_unit/frame_src_unit/frame_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.577    14.999    dut/buf_unit/frame_src_unit/clk
    SLICE_X73Y109        FDRE                                         r  dut/buf_unit/frame_src_unit/frame_reg_reg[1]/C
                         clock pessimism              0.259    15.258    
                         clock uncertainty           -0.035    15.223    
    SLICE_X73Y109        FDRE (Setup_fdre_C_D)        0.029    15.252    dut/buf_unit/frame_src_unit/frame_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_2/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.602ns (34.094%)  route 3.097ns (65.906%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698     5.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.419     5.719 r  dut/frame_counter_unit/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.941     6.661    dut/frame_counter_unit/y[3]
    SLICE_X72Y107        LUT5 (Prop_lut5_I0_O)        0.299     6.960 r  dut/frame_counter_unit/r_addr__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.960    dut/buf_unit/frame_src_unit/ram_reg_0_1[1]
    SLICE_X72Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.510    dut/buf_unit/frame_src_unit/r_addr__1_carry__0_n_0
    SLICE_X72Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.844 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__1/O[1]
                         net (fo=10, routed)          2.155     9.999    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]
    RAMB36_X1Y22         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_2/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.534    14.956    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk
    RAMB36_X1Y22         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_2/CLKBWRCLK
                         clock pessimism              0.259    15.216    
                         clock uncertainty           -0.035    15.180    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    14.486    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_2
  -------------------------------------------------------------------
                         required time                         14.486    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 1.602ns (36.775%)  route 2.754ns (63.225%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698     5.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.419     5.719 r  dut/frame_counter_unit/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.941     6.661    dut/frame_counter_unit/y[3]
    SLICE_X72Y107        LUT5 (Prop_lut5_I0_O)        0.299     6.960 r  dut/frame_counter_unit/r_addr__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.960    dut/buf_unit/frame_src_unit/ram_reg_0_1[1]
    SLICE_X72Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.510    dut/buf_unit/frame_src_unit/r_addr__1_carry__0_n_0
    SLICE_X72Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.844 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__1/O[1]
                         net (fo=10, routed)          1.813     9.657    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]
    RAMB36_X1Y23         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.530    14.952    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk
    RAMB36_X1Y23         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.259    15.212    
                         clock uncertainty           -0.035    15.176    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    14.482    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3
  -------------------------------------------------------------------
                         required time                         14.482    
                         arrival time                          -9.657    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.903ns (41.643%)  route 2.667ns (58.357%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698     5.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.419     5.719 r  dut/frame_counter_unit/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.941     6.661    dut/frame_counter_unit/y[3]
    SLICE_X72Y107        LUT5 (Prop_lut5_I0_O)        0.299     6.960 r  dut/frame_counter_unit/r_addr__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.960    dut/buf_unit/frame_src_unit/ram_reg_0_1[1]
    SLICE_X72Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.510    dut/buf_unit/frame_src_unit/r_addr__1_carry__0_n_0
    SLICE_X72Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.839 f  dut/buf_unit/frame_src_unit/r_addr__1_carry__1/O[3]
                         net (fo=5, routed)           0.470     8.309    dut/frame_counter_unit/O[1]
    SLICE_X73Y108        LUT2 (Prop_lut2_I1_O)        0.306     8.615 r  dut/frame_counter_unit/ram_reg_2_i_1/O
                         net (fo=2, routed)           1.255     9.870    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3_0
    RAMB36_X1Y23         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.530    14.952    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk
    RAMB36_X1Y23         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.259    15.212    
                         clock uncertainty           -0.035    15.176    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.733    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.880ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.931ns (43.436%)  route 2.515ns (56.564%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698     5.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.419     5.719 r  dut/frame_counter_unit/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.941     6.661    dut/frame_counter_unit/y[3]
    SLICE_X72Y107        LUT5 (Prop_lut5_I0_O)        0.299     6.960 r  dut/frame_counter_unit/r_addr__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.960    dut/buf_unit/frame_src_unit/ram_reg_0_1[1]
    SLICE_X72Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.510    dut/buf_unit/frame_src_unit/r_addr__1_carry__0_n_0
    SLICE_X72Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.839 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__1/O[3]
                         net (fo=5, routed)           0.675     8.513    dut/frame_counter_unit/O[1]
    SLICE_X73Y108        LUT2 (Prop_lut2_I0_O)        0.334     8.847 r  dut/frame_counter_unit/ram_reg_6_i_1/O
                         net (fo=2, routed)           0.899     9.746    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_0
    RAMB36_X3Y20         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.630    15.052    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk
    RAMB36_X3Y20         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6/CLKBWRCLK
                         clock pessimism              0.259    15.312    
                         clock uncertainty           -0.035    15.276    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    14.625    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  4.880    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 1.931ns (43.989%)  route 2.459ns (56.011%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698     5.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.419     5.719 r  dut/frame_counter_unit/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.941     6.661    dut/frame_counter_unit/y[3]
    SLICE_X72Y107        LUT5 (Prop_lut5_I0_O)        0.299     6.960 r  dut/frame_counter_unit/r_addr__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.960    dut/buf_unit/frame_src_unit/ram_reg_0_1[1]
    SLICE_X72Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.510    dut/buf_unit/frame_src_unit/r_addr__1_carry__0_n_0
    SLICE_X72Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.839 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__1/O[3]
                         net (fo=5, routed)           0.675     8.513    dut/frame_counter_unit/O[1]
    SLICE_X73Y108        LUT2 (Prop_lut2_I0_O)        0.334     8.847 r  dut/frame_counter_unit/ram_reg_6_i_1/O
                         net (fo=2, routed)           0.843     9.690    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6_0
    RAMB36_X3Y21         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.629    15.051    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk
    RAMB36_X3Y21         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7/CLKBWRCLK
                         clock pessimism              0.259    15.311    
                         clock uncertainty           -0.035    15.275    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    14.624    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.903ns (42.877%)  route 2.535ns (57.123%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698     5.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.419     5.719 r  dut/frame_counter_unit/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.941     6.661    dut/frame_counter_unit/y[3]
    SLICE_X72Y107        LUT5 (Prop_lut5_I0_O)        0.299     6.960 r  dut/frame_counter_unit/r_addr__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.960    dut/buf_unit/frame_src_unit/ram_reg_0_1[1]
    SLICE_X72Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.510    dut/buf_unit/frame_src_unit/r_addr__1_carry__0_n_0
    SLICE_X72Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.839 f  dut/buf_unit/frame_src_unit/r_addr__1_carry__1/O[3]
                         net (fo=5, routed)           0.675     8.513    dut/frame_counter_unit/O[1]
    SLICE_X73Y108        LUT2 (Prop_lut2_I0_O)        0.306     8.819 r  dut/frame_counter_unit/ram_reg_0_i_1/O
                         net (fo=2, routed)           0.919     9.739    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0_0
    RAMB36_X3Y23         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.622    15.044    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk
    RAMB36_X3Y23         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.304    
                         clock uncertainty           -0.035    15.268    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.825    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 1.298ns (31.443%)  route 2.830ns (68.557%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698     5.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.419     5.719 r  dut/frame_counter_unit/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.941     6.661    dut/frame_counter_unit/y[3]
    SLICE_X72Y107        LUT5 (Prop_lut5_I0_O)        0.299     6.960 r  dut/frame_counter_unit/r_addr__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.960    dut/buf_unit/frame_src_unit/ram_reg_0_1[1]
    SLICE_X72Y107        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.540 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__0/O[2]
                         net (fo=10, routed)          1.889     9.428    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/addr_r[12]
    RAMB36_X3Y23         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.622    15.044    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk
    RAMB36_X3Y23         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.304    
                         clock uncertainty           -0.035    15.268    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.744    14.524    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1
  -------------------------------------------------------------------
                         required time                         14.524    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.170ns  (logic 1.897ns (45.487%)  route 2.273ns (54.513%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698     5.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.419     5.719 r  dut/frame_counter_unit/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.941     6.661    dut/frame_counter_unit/y[3]
    SLICE_X72Y107        LUT5 (Prop_lut5_I0_O)        0.299     6.960 r  dut/frame_counter_unit/r_addr__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.960    dut/buf_unit/frame_src_unit/ram_reg_0_1[1]
    SLICE_X72Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.510    dut/buf_unit/frame_src_unit/r_addr__1_carry__0_n_0
    SLICE_X72Y108        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.839 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__1/O[3]
                         net (fo=5, routed)           0.470     8.309    dut/frame_counter_unit/O[1]
    SLICE_X73Y108        LUT2 (Prop_lut2_I0_O)        0.300     8.609 r  dut/frame_counter_unit/ram_reg_4_i_1/O
                         net (fo=2, routed)           0.862     9.471    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5_0
    RAMB36_X2Y23         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.614    15.036    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk
    RAMB36_X2Y23         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5/CLKBWRCLK
                         clock pessimism              0.275    15.312    
                         clock uncertainty           -0.035    15.276    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    14.631    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.602ns (39.901%)  route 2.413ns (60.099%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698     5.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.419     5.719 r  dut/frame_counter_unit/vc_reg_reg[3]/Q
                         net (fo=12, routed)          0.941     6.661    dut/frame_counter_unit/y[3]
    SLICE_X72Y107        LUT5 (Prop_lut5_I0_O)        0.299     6.960 r  dut/frame_counter_unit/r_addr__1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.960    dut/buf_unit/frame_src_unit/ram_reg_0_1[1]
    SLICE_X72Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.510 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.510    dut/buf_unit/frame_src_unit/r_addr__1_carry__0_n_0
    SLICE_X72Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.844 r  dut/buf_unit/frame_src_unit/r_addr__1_carry__1/O[1]
                         net (fo=10, routed)          1.472     9.315    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/O[1]
    RAMB36_X3Y23         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.622    15.044    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk
    RAMB36_X3Y23         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.304    
                         clock uncertainty           -0.035    15.268    
    RAMB36_X3Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.694    14.574    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  5.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dut/inc_d2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.299%)  route 0.218ns (60.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.481    dut/clk
    SLICE_X64Y103        FDRE                                         r  dut/inc_d2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  dut/inc_d2_reg_reg/Q
                         net (fo=2, routed)           0.218     1.840    dut/line_unit/line_fifo_unit/bram_fifo_unit/inc_d2_reg
    RAMB18_X1Y40         FIFO18E1                                     r  dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.876     2.041    dut/line_unit/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y40         FIFO18E1                                     r  dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X1Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.107     1.669    dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/hc_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.793%)  route 0.321ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.481    dut/frame_counter_unit/clk
    SLICE_X70Y105        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  dut/frame_counter_unit/hc_reg_reg[0]/Q
                         net (fo=18, routed)          0.321     1.967    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/addr_r[0]
    RAMB36_X2Y21         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.903     2.068    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk
    RAMB36_X2Y21         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.479     1.589    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.772    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dut/buf_unit/frame_src_unit/frame_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.868%)  route 0.426ns (75.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.588     1.507    dut/buf_unit/frame_src_unit/clk
    SLICE_X73Y109        FDRE                                         r  dut/buf_unit/frame_src_unit/frame_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y109        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  dut/buf_unit/frame_src_unit/frame_reg_reg[1]/Q
                         net (fo=1, routed)           0.426     2.074    dut/line_unit/line_fifo_unit/bram_fifo_unit/DI[0]
    RAMB18_X1Y40         FIFO18E1                                     r  dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.876     2.041    dut/line_unit/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y40         FIFO18E1                                     r  dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X1Y40         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[1])
                                                      0.296     1.858    dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/hc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.294%)  route 0.344ns (67.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.481    dut/frame_counter_unit/clk
    SLICE_X70Y105        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  dut/frame_counter_unit/hc_reg_reg[5]/Q
                         net (fo=13, routed)          0.344     1.989    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/addr_r[5]
    RAMB36_X2Y21         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.903     2.068    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk
    RAMB36_X2Y21         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.479     1.589    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.772    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.452%)  route 0.322ns (69.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.508    dut/frame_counter_unit/clk
    SLICE_X72Y104        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y104        FDCE (Prop_fdce_C_Q)         0.141     1.649 r  dut/frame_counter_unit/hc_reg_reg[1]/Q
                         net (fo=17, routed)          0.322     1.971    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/addr_r[1]
    RAMB36_X2Y21         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.903     2.068    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk
    RAMB36_X2Y21         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.501     1.567    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.750    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/hc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.323%)  route 0.328ns (66.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.481    dut/frame_counter_unit/clk
    SLICE_X70Y105        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDCE (Prop_fdce_C_Q)         0.164     1.645 r  dut/frame_counter_unit/hc_reg_reg[3]/Q
                         net (fo=15, routed)          0.328     1.974    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/addr_r[3]
    RAMB36_X1Y22         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.873     2.038    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/clk
    RAMB36_X1Y22         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.742    dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 dut/frame_start_d1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/frame_start_d2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.481    dut/clk
    SLICE_X65Y104        FDRE                                         r  dut/frame_start_d1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  dut/frame_start_d1_reg_reg/Q
                         net (fo=1, routed)           0.170     1.793    dut/frame_start_d1_reg
    SLICE_X65Y104        FDRE                                         r  dut/frame_start_d2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.834     1.999    dut/clk
    SLICE_X65Y104        FDRE                                         r  dut/frame_start_d2_reg_reg/C
                         clock pessimism             -0.517     1.481    
    SLICE_X65Y104        FDRE (Hold_fdre_C_D)         0.066     1.547    dut/frame_start_d2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dut/inc_d1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/inc_d2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.481    dut/clk
    SLICE_X64Y103        FDRE                                         r  dut/inc_d1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  dut/inc_d1_reg_reg/Q
                         net (fo=1, routed)           0.174     1.796    dut/inc_d1_reg
    SLICE_X64Y103        FDRE                                         r  dut/inc_d2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.834     1.999    dut/clk
    SLICE_X64Y103        FDRE                                         r  dut/inc_d2_reg_reg/C
                         clock pessimism             -0.517     1.481    
    SLICE_X64Y103        FDRE (Hold_fdre_C_D)         0.066     1.547    dut/inc_d2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/frame_counter_unit/vc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.294%)  route 0.157ns (45.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.561     1.480    dut/frame_counter_unit/clk
    SLICE_X71Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y107        FDCE (Prop_fdce_C_Q)         0.141     1.621 r  dut/frame_counter_unit/vc_reg_reg[7]/Q
                         net (fo=11, routed)          0.157     1.778    dut/frame_counter_unit/vc_reg_reg[8]_0[1]
    SLICE_X71Y107        LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  dut/frame_counter_unit/vc_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.823    dut/frame_counter_unit/vc_next[7]
    SLICE_X71Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.833     1.998    dut/frame_counter_unit/clk
    SLICE_X71Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[7]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X71Y107        FDCE (Hold_fdce_C_D)         0.092     1.572    dut/frame_counter_unit/vc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/frame_counter_unit/hc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.508    dut/frame_counter_unit/clk
    SLICE_X72Y104        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y104        FDCE (Prop_fdce_C_Q)         0.141     1.649 r  dut/frame_counter_unit/hc_reg_reg[1]/Q
                         net (fo=17, routed)          0.185     1.834    dut/frame_counter_unit/Q[1]
    SLICE_X72Y104        LUT3 (Prop_lut3_I0_O)        0.042     1.876 r  dut/frame_counter_unit/hc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.876    dut/frame_counter_unit/hc_next[2]
    SLICE_X72Y104        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.860     2.026    dut/frame_counter_unit/clk
    SLICE_X72Y104        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[2]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X72Y104        FDCE (Hold_fdce_C_D)         0.107     1.615    dut/frame_counter_unit/hc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y22   dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y23   dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y22   dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y23   dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y22   dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y23   dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y20   dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y21   dut/buf_unit/frame_src_unit/vram_unit/ram_256k_unit/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y20   dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y21   dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y104  dut/frame_start_d1_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y104  dut/frame_start_d1_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y104  dut/frame_start_d2_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y104  dut/frame_start_d2_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y103  dut/inc_d1_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y103  dut/inc_d1_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y103  dut/inc_d2_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y103  dut/inc_d2_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109  dut/buf_unit/frame_src_unit/frame_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109  dut/buf_unit/frame_src_unit/frame_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y104  dut/frame_start_d1_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y104  dut/frame_start_d1_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y104  dut/frame_start_d2_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y104  dut/frame_start_d2_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y103  dut/inc_d1_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y103  dut/inc_d1_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y103  dut/inc_d2_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y103  dut/inc_d2_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109  dut/buf_unit/frame_src_unit/frame_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y109  dut/buf_unit/frame_src_unit/frame_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.797ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.545ns  (logic 1.024ns (28.887%)  route 2.521ns (71.113%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 35.300 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698    35.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.456    35.756 f  dut/frame_counter_unit/vc_reg_reg[9]/Q
                         net (fo=6, routed)           0.665    36.421    dut/frame_counter_unit/y[9]
    SLICE_X71Y107        LUT2 (Prop_lut2_I0_O)        0.118    36.539 f  dut/frame_counter_unit/frame_start_d1_reg_i_6/O
                         net (fo=1, routed)           0.527    37.067    dut/frame_counter_unit/frame_start_d1_reg_i_6_n_0
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.326    37.393 r  dut/frame_counter_unit/frame_start_d1_reg_i_3/O
                         net (fo=1, routed)           0.425    37.818    dut/frame_counter_unit/frame_start_d1_reg_i_3_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I1_O)        0.124    37.942 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.903    38.845    dut/frame_start
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.497    41.500    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[10]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.202    41.298    
    SLICE_X62Y107        FDRE (Setup_fdre_C_CE)      -0.169    41.129    dut/testcolor_reg[10]
  -------------------------------------------------------------------
                         required time                         41.129    
                         arrival time                         -38.845    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.545ns  (logic 1.024ns (28.887%)  route 2.521ns (71.113%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 35.300 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698    35.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.456    35.756 f  dut/frame_counter_unit/vc_reg_reg[9]/Q
                         net (fo=6, routed)           0.665    36.421    dut/frame_counter_unit/y[9]
    SLICE_X71Y107        LUT2 (Prop_lut2_I0_O)        0.118    36.539 f  dut/frame_counter_unit/frame_start_d1_reg_i_6/O
                         net (fo=1, routed)           0.527    37.067    dut/frame_counter_unit/frame_start_d1_reg_i_6_n_0
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.326    37.393 r  dut/frame_counter_unit/frame_start_d1_reg_i_3/O
                         net (fo=1, routed)           0.425    37.818    dut/frame_counter_unit/frame_start_d1_reg_i_3_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I1_O)        0.124    37.942 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.903    38.845    dut/frame_start
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.497    41.500    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[11]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.202    41.298    
    SLICE_X62Y107        FDRE (Setup_fdre_C_CE)      -0.169    41.129    dut/testcolor_reg[11]
  -------------------------------------------------------------------
                         required time                         41.129    
                         arrival time                         -38.845    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.545ns  (logic 1.024ns (28.887%)  route 2.521ns (71.113%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 35.300 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698    35.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.456    35.756 f  dut/frame_counter_unit/vc_reg_reg[9]/Q
                         net (fo=6, routed)           0.665    36.421    dut/frame_counter_unit/y[9]
    SLICE_X71Y107        LUT2 (Prop_lut2_I0_O)        0.118    36.539 f  dut/frame_counter_unit/frame_start_d1_reg_i_6/O
                         net (fo=1, routed)           0.527    37.067    dut/frame_counter_unit/frame_start_d1_reg_i_6_n_0
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.326    37.393 r  dut/frame_counter_unit/frame_start_d1_reg_i_3/O
                         net (fo=1, routed)           0.425    37.818    dut/frame_counter_unit/frame_start_d1_reg_i_3_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I1_O)        0.124    37.942 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.903    38.845    dut/frame_start
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.497    41.500    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[8]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.202    41.298    
    SLICE_X62Y107        FDRE (Setup_fdre_C_CE)      -0.169    41.129    dut/testcolor_reg[8]
  -------------------------------------------------------------------
                         required time                         41.129    
                         arrival time                         -38.845    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.545ns  (logic 1.024ns (28.887%)  route 2.521ns (71.113%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 41.500 - 40.000 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 35.300 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698    35.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.456    35.756 f  dut/frame_counter_unit/vc_reg_reg[9]/Q
                         net (fo=6, routed)           0.665    36.421    dut/frame_counter_unit/y[9]
    SLICE_X71Y107        LUT2 (Prop_lut2_I0_O)        0.118    36.539 f  dut/frame_counter_unit/frame_start_d1_reg_i_6/O
                         net (fo=1, routed)           0.527    37.067    dut/frame_counter_unit/frame_start_d1_reg_i_6_n_0
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.326    37.393 r  dut/frame_counter_unit/frame_start_d1_reg_i_3/O
                         net (fo=1, routed)           0.425    37.818    dut/frame_counter_unit/frame_start_d1_reg_i_3_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I1_O)        0.124    37.942 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.903    38.845    dut/frame_start
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.497    41.500    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[9]/C
                         clock pessimism              0.000    41.500    
                         clock uncertainty           -0.202    41.298    
    SLICE_X62Y107        FDRE (Setup_fdre_C_CE)      -0.169    41.129    dut/testcolor_reg[9]
  -------------------------------------------------------------------
                         required time                         41.129    
                         arrival time                         -38.845    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.537ns  (logic 1.024ns (28.949%)  route 2.513ns (71.051%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 35.300 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698    35.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.456    35.756 f  dut/frame_counter_unit/vc_reg_reg[9]/Q
                         net (fo=6, routed)           0.665    36.421    dut/frame_counter_unit/y[9]
    SLICE_X71Y107        LUT2 (Prop_lut2_I0_O)        0.118    36.539 f  dut/frame_counter_unit/frame_start_d1_reg_i_6/O
                         net (fo=1, routed)           0.527    37.067    dut/frame_counter_unit/frame_start_d1_reg_i_6_n_0
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.326    37.393 r  dut/frame_counter_unit/frame_start_d1_reg_i_3/O
                         net (fo=1, routed)           0.425    37.818    dut/frame_counter_unit/frame_start_d1_reg_i_3_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I1_O)        0.124    37.942 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.895    38.838    dut/frame_start
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498    41.501    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[0]/C
                         clock pessimism              0.000    41.501    
                         clock uncertainty           -0.202    41.299    
    SLICE_X62Y105        FDRE (Setup_fdre_C_CE)      -0.169    41.130    dut/testcolor_reg[0]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                         -38.838    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.537ns  (logic 1.024ns (28.949%)  route 2.513ns (71.051%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 35.300 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698    35.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.456    35.756 f  dut/frame_counter_unit/vc_reg_reg[9]/Q
                         net (fo=6, routed)           0.665    36.421    dut/frame_counter_unit/y[9]
    SLICE_X71Y107        LUT2 (Prop_lut2_I0_O)        0.118    36.539 f  dut/frame_counter_unit/frame_start_d1_reg_i_6/O
                         net (fo=1, routed)           0.527    37.067    dut/frame_counter_unit/frame_start_d1_reg_i_6_n_0
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.326    37.393 r  dut/frame_counter_unit/frame_start_d1_reg_i_3/O
                         net (fo=1, routed)           0.425    37.818    dut/frame_counter_unit/frame_start_d1_reg_i_3_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I1_O)        0.124    37.942 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.895    38.838    dut/frame_start
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498    41.501    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[1]/C
                         clock pessimism              0.000    41.501    
                         clock uncertainty           -0.202    41.299    
    SLICE_X62Y105        FDRE (Setup_fdre_C_CE)      -0.169    41.130    dut/testcolor_reg[1]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                         -38.838    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.537ns  (logic 1.024ns (28.949%)  route 2.513ns (71.051%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 35.300 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698    35.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.456    35.756 f  dut/frame_counter_unit/vc_reg_reg[9]/Q
                         net (fo=6, routed)           0.665    36.421    dut/frame_counter_unit/y[9]
    SLICE_X71Y107        LUT2 (Prop_lut2_I0_O)        0.118    36.539 f  dut/frame_counter_unit/frame_start_d1_reg_i_6/O
                         net (fo=1, routed)           0.527    37.067    dut/frame_counter_unit/frame_start_d1_reg_i_6_n_0
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.326    37.393 r  dut/frame_counter_unit/frame_start_d1_reg_i_3/O
                         net (fo=1, routed)           0.425    37.818    dut/frame_counter_unit/frame_start_d1_reg_i_3_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I1_O)        0.124    37.942 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.895    38.838    dut/frame_start
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498    41.501    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[2]/C
                         clock pessimism              0.000    41.501    
                         clock uncertainty           -0.202    41.299    
    SLICE_X62Y105        FDRE (Setup_fdre_C_CE)      -0.169    41.130    dut/testcolor_reg[2]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                         -38.838    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.537ns  (logic 1.024ns (28.949%)  route 2.513ns (71.051%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 35.300 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698    35.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.456    35.756 f  dut/frame_counter_unit/vc_reg_reg[9]/Q
                         net (fo=6, routed)           0.665    36.421    dut/frame_counter_unit/y[9]
    SLICE_X71Y107        LUT2 (Prop_lut2_I0_O)        0.118    36.539 f  dut/frame_counter_unit/frame_start_d1_reg_i_6/O
                         net (fo=1, routed)           0.527    37.067    dut/frame_counter_unit/frame_start_d1_reg_i_6_n_0
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.326    37.393 r  dut/frame_counter_unit/frame_start_d1_reg_i_3/O
                         net (fo=1, routed)           0.425    37.818    dut/frame_counter_unit/frame_start_d1_reg_i_3_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I1_O)        0.124    37.942 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.895    38.838    dut/frame_start
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498    41.501    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[3]/C
                         clock pessimism              0.000    41.501    
                         clock uncertainty           -0.202    41.299    
    SLICE_X62Y105        FDRE (Setup_fdre_C_CE)      -0.169    41.130    dut/testcolor_reg[3]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                         -38.838    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.405ns  (logic 1.024ns (30.073%)  route 2.381ns (69.927%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 35.300 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698    35.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.456    35.756 f  dut/frame_counter_unit/vc_reg_reg[9]/Q
                         net (fo=6, routed)           0.665    36.421    dut/frame_counter_unit/y[9]
    SLICE_X71Y107        LUT2 (Prop_lut2_I0_O)        0.118    36.539 f  dut/frame_counter_unit/frame_start_d1_reg_i_6/O
                         net (fo=1, routed)           0.527    37.067    dut/frame_counter_unit/frame_start_d1_reg_i_6_n_0
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.326    37.393 r  dut/frame_counter_unit/frame_start_d1_reg_i_3/O
                         net (fo=1, routed)           0.425    37.818    dut/frame_counter_unit/frame_start_d1_reg_i_3_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I1_O)        0.124    37.942 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.763    38.705    dut/frame_start
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498    41.501    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[4]/C
                         clock pessimism              0.000    41.501    
                         clock uncertainty           -0.202    41.299    
    SLICE_X62Y106        FDRE (Setup_fdre_C_CE)      -0.169    41.130    dut/testcolor_reg[4]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                         -38.705    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.405ns  (logic 1.024ns (30.073%)  route 2.381ns (69.927%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 41.501 - 40.000 ) 
    Source Clock Delay      (SCD):    5.300ns = ( 35.300 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.698    35.300    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.456    35.756 f  dut/frame_counter_unit/vc_reg_reg[9]/Q
                         net (fo=6, routed)           0.665    36.421    dut/frame_counter_unit/y[9]
    SLICE_X71Y107        LUT2 (Prop_lut2_I0_O)        0.118    36.539 f  dut/frame_counter_unit/frame_start_d1_reg_i_6/O
                         net (fo=1, routed)           0.527    37.067    dut/frame_counter_unit/frame_start_d1_reg_i_6_n_0
    SLICE_X73Y106        LUT6 (Prop_lut6_I1_O)        0.326    37.393 r  dut/frame_counter_unit/frame_start_d1_reg_i_3/O
                         net (fo=1, routed)           0.425    37.818    dut/frame_counter_unit/frame_start_d1_reg_i_3_n_0
    SLICE_X72Y105        LUT5 (Prop_lut5_I1_O)        0.124    37.942 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.763    38.705    dut/frame_start
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683    41.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498    41.501    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[5]/C
                         clock pessimism              0.000    41.501    
                         clock uncertainty           -0.202    41.299    
    SLICE_X62Y106        FDRE (Setup_fdre_C_CE)      -0.169    41.130    dut/testcolor_reg[5]
  -------------------------------------------------------------------
                         required time                         41.130    
                         arrival time                         -38.705    
  -------------------------------------------------------------------
                         slack                                  2.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 dut/frame_start_d2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/sync_unit/FSM_sequential_state_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.672%)  route 0.260ns (58.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.481    dut/clk
    SLICE_X65Y104        FDRE                                         r  dut/frame_start_d2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  dut/frame_start_d2_reg_reg/Q
                         net (fo=2, routed)           0.260     1.883    dut/sync_unit/counter_unit/line_so_data[0]
    SLICE_X65Y103        LUT5 (Prop_lut5_I0_O)        0.045     1.928 r  dut/sync_unit/counter_unit/FSM_sequential_state_reg_i_1/O
                         net (fo=1, routed)           0.000     1.928    dut/sync_unit/counter_unit_n_1
    SLICE_X65Y103        FDCE                                         r  dut/sync_unit/FSM_sequential_state_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.836     0.837    dut/sync_unit/clk_out1
    SLICE_X65Y103        FDCE                                         r  dut/sync_unit/FSM_sequential_state_reg_reg/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.039    
    SLICE_X65Y103        FDCE (Hold_fdce_C_D)         0.091     1.130    dut/sync_unit/FSM_sequential_state_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 dut/frame_start_d2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.366%)  route 0.470ns (71.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.481    dut/clk
    SLICE_X65Y104        FDRE                                         r  dut/frame_start_d2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  dut/frame_start_d2_reg_reg/Q
                         net (fo=2, routed)           0.185     1.807    dut/sync_unit/counter_unit/line_so_data[0]
    SLICE_X64Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  dut/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_1/O
                         net (fo=2, routed)           0.285     2.137    dut/line_unit/line_fifo_unit/bram_fifo_unit/vga_si_ready
    RAMB18_X1Y40         FIFO18E1                                     r  dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.877     0.879    dut/line_unit/line_fifo_unit/bram_fifo_unit/clk_out1
    RAMB18_X1Y40         FIFO18E1                                     r  dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.000     0.879    
                         clock uncertainty            0.202     1.081    
    RAMB18_X1Y40         FIFO18E1 (Hold_fifo18e1_RDCLK_RDEN)
                                                      0.106     1.187    dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 dut/frame_start_d2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.186ns (26.375%)  route 0.519ns (73.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.562     1.481    dut/clk
    SLICE_X65Y104        FDRE                                         r  dut/frame_start_d2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  dut/frame_start_d2_reg_reg/Q
                         net (fo=2, routed)           0.185     1.807    dut/sync_unit/counter_unit/line_so_data[0]
    SLICE_X64Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  dut/sync_unit/counter_unit/genblk5_0.fifo_18_bl.fifo_18_bl_i_1/O
                         net (fo=2, routed)           0.334     2.187    dut/line_unit0/line_fifo_unit/bram_fifo_unit/vga_si_ready
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.876     0.878    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk_out1
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.000     0.878    
                         clock uncertainty            0.202     1.080    
    RAMB18_X1Y42         FIFO18E1 (Hold_fifo18e1_RDCLK_RDEN)
                                                      0.106     1.186    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.953%)  route 0.591ns (76.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.508    dut/frame_counter_unit/clk
    SLICE_X73Y105        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDCE (Prop_fdce_C_Q)         0.141     1.649 f  dut/frame_counter_unit/vc_reg_reg[1]/Q
                         net (fo=12, routed)          0.246     1.896    dut/frame_counter_unit/y[1]
    SLICE_X72Y105        LUT5 (Prop_lut5_I2_O)        0.045     1.941 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.344     2.285    dut/frame_start
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[4]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.038    
    SLICE_X62Y106        FDRE (Hold_fdre_C_CE)       -0.016     1.022    dut/testcolor_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.953%)  route 0.591ns (76.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.508    dut/frame_counter_unit/clk
    SLICE_X73Y105        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDCE (Prop_fdce_C_Q)         0.141     1.649 f  dut/frame_counter_unit/vc_reg_reg[1]/Q
                         net (fo=12, routed)          0.246     1.896    dut/frame_counter_unit/y[1]
    SLICE_X72Y105        LUT5 (Prop_lut5_I2_O)        0.045     1.941 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.344     2.285    dut/frame_start
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[5]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.038    
    SLICE_X62Y106        FDRE (Hold_fdre_C_CE)       -0.016     1.022    dut/testcolor_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.953%)  route 0.591ns (76.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.508    dut/frame_counter_unit/clk
    SLICE_X73Y105        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDCE (Prop_fdce_C_Q)         0.141     1.649 f  dut/frame_counter_unit/vc_reg_reg[1]/Q
                         net (fo=12, routed)          0.246     1.896    dut/frame_counter_unit/y[1]
    SLICE_X72Y105        LUT5 (Prop_lut5_I2_O)        0.045     1.941 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.344     2.285    dut/frame_start
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[6]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.038    
    SLICE_X62Y106        FDRE (Hold_fdre_C_CE)       -0.016     1.022    dut/testcolor_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.263ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.186ns (23.953%)  route 0.591ns (76.047%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.508    dut/frame_counter_unit/clk
    SLICE_X73Y105        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDCE (Prop_fdce_C_Q)         0.141     1.649 f  dut/frame_counter_unit/vc_reg_reg[1]/Q
                         net (fo=12, routed)          0.246     1.896    dut/frame_counter_unit/y[1]
    SLICE_X72Y105        LUT5 (Prop_lut5_I2_O)        0.045     1.941 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.344     2.285    dut/frame_start
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[7]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.038    
    SLICE_X62Y106        FDRE (Hold_fdre_C_CE)       -0.016     1.022    dut/testcolor_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  1.263    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.633%)  route 0.636ns (77.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.508    dut/frame_counter_unit/clk
    SLICE_X73Y105        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDCE (Prop_fdce_C_Q)         0.141     1.649 f  dut/frame_counter_unit/vc_reg_reg[1]/Q
                         net (fo=12, routed)          0.246     1.896    dut/frame_counter_unit/y[1]
    SLICE_X72Y105        LUT5 (Prop_lut5_I2_O)        0.045     1.941 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.389     2.330    dut/frame_start
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[0]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.038    
    SLICE_X62Y105        FDRE (Hold_fdre_C_CE)       -0.016     1.022    dut/testcolor_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.633%)  route 0.636ns (77.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.508    dut/frame_counter_unit/clk
    SLICE_X73Y105        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDCE (Prop_fdce_C_Q)         0.141     1.649 f  dut/frame_counter_unit/vc_reg_reg[1]/Q
                         net (fo=12, routed)          0.246     1.896    dut/frame_counter_unit/y[1]
    SLICE_X72Y105        LUT5 (Prop_lut5_I2_O)        0.045     1.941 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.389     2.330    dut/frame_start
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[1]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.038    
    SLICE_X62Y105        FDRE (Hold_fdre_C_CE)       -0.016     1.022    dut/testcolor_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 dut/frame_counter_unit/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/testcolor_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.633%)  route 0.636ns (77.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.589     1.508    dut/frame_counter_unit/clk
    SLICE_X73Y105        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDCE (Prop_fdce_C_Q)         0.141     1.649 f  dut/frame_counter_unit/vc_reg_reg[1]/Q
                         net (fo=12, routed)          0.246     1.896    dut/frame_counter_unit/y[1]
    SLICE_X72Y105        LUT5 (Prop_lut5_I2_O)        0.045     1.941 r  dut/frame_counter_unit/frame_start_d1_reg_i_1/O
                         net (fo=13, routed)          0.389     2.330    dut/frame_start
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[2]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.038    
    SLICE_X62Y105        FDRE (Hold_fdre_C_CE)       -0.016     1.022    dut/testcolor_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  1.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[10]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 0.518ns (6.169%)  route 7.879ns (93.831%))
  Logic Levels:           0  
  Clock Path Skew:        3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.617     1.619    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.518     2.137 r  dut/testcolor_reg[10]/Q
                         net (fo=2, routed)           7.879    10.016    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[10]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.537    14.959    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.202    14.758    
    RAMB18_X1Y42         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[10])
                                                     -0.737    14.021    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                         -10.016    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 0.518ns (7.019%)  route 6.862ns (92.981%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.518     2.138 r  dut/testcolor_reg[5]/Q
                         net (fo=2, routed)           6.862     9.000    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[5]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.537    14.959    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.202    14.758    
    RAMB18_X1Y42         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.737    14.021    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 0.518ns (8.164%)  route 5.827ns (91.836%))
  Logic Levels:           0  
  Clock Path Skew:        3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.617     1.619    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.518     2.137 r  dut/testcolor_reg[8]/Q
                         net (fo=2, routed)           5.827     7.964    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[8]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.537    14.959    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.202    14.758    
    RAMB18_X1Y42         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.737    14.021    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -7.964    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[11]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 0.518ns (8.878%)  route 5.316ns (91.122%))
  Logic Levels:           0  
  Clock Path Skew:        3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.617     1.619    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.518     2.137 r  dut/testcolor_reg[11]/Q
                         net (fo=2, routed)           5.316     7.453    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[11]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.537    14.959    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.202    14.758    
    RAMB18_X1Y42         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[11])
                                                     -0.737    14.021    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -7.453    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.518ns (8.885%)  route 5.312ns (91.115%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     2.138 r  dut/testcolor_reg[1]/Q
                         net (fo=2, routed)           5.312     7.450    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[1]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.537    14.959    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.202    14.758    
    RAMB18_X1Y42         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.737    14.021    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.620ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 0.518ns (8.961%)  route 5.263ns (91.039%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.518     2.138 r  dut/testcolor_reg[0]/Q
                         net (fo=2, routed)           5.263     7.401    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[0]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.537    14.959    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.202    14.758    
    RAMB18_X1Y42         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.737    14.021    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  6.620    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.758ns  (logic 0.518ns (8.996%)  route 5.240ns (91.004%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.518     2.138 r  dut/testcolor_reg[4]/Q
                         net (fo=2, routed)           5.240     7.378    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[4]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.537    14.959    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.202    14.758    
    RAMB18_X1Y42         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.737    14.021    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.726ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 0.518ns (9.127%)  route 5.158ns (90.873%))
  Logic Levels:           0  
  Clock Path Skew:        3.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.617     1.619    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.518     2.137 r  dut/testcolor_reg[9]/Q
                         net (fo=2, routed)           5.158     7.295    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[9]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.537    14.959    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.202    14.758    
    RAMB18_X1Y42         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[9])
                                                     -0.737    14.021    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  6.726    

Slack (MET) :             6.752ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 0.518ns (9.171%)  route 5.130ns (90.829%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.518     2.138 r  dut/testcolor_reg[7]/Q
                         net (fo=2, routed)           5.130     7.268    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[7]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.537    14.959    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.202    14.758    
    RAMB18_X1Y42         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[7])
                                                     -0.737    14.021    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  6.752    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 dut/testcolor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 0.518ns (9.300%)  route 5.052ns (90.700%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.518     2.138 r  dut/testcolor_reg[6]/Q
                         net (fo=2, routed)           5.052     7.190    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[6]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.537    14.959    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000    14.959    
                         clock uncertainty           -0.202    14.758    
    RAMB18_X1Y42         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[6])
                                                     -0.737    14.021    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         14.021    
                         arrival time                          -7.190    
  -------------------------------------------------------------------
                         slack                                  6.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 dut/testcolor_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.418ns (8.911%)  route 4.273ns (91.089%))
  Logic Levels:           0  
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498     1.501    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.418     1.919 r  dut/testcolor_reg[3]/Q
                         net (fo=2, routed)           4.273     6.191    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[3]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.658     5.261    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000     5.261    
                         clock uncertainty            0.202     5.463    
    RAMB18_X1Y42         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[3])
                                                      0.667     6.130    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -6.130    
                         arrival time                           6.191    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dut/testcolor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.418ns (8.903%)  route 4.277ns (91.097%))
  Logic Levels:           0  
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498     1.501    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.418     1.919 r  dut/testcolor_reg[2]/Q
                         net (fo=2, routed)           4.277     6.196    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[2]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.658     5.261    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000     5.261    
                         clock uncertainty            0.202     5.463    
    RAMB18_X1Y42         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.667     6.130    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -6.130    
                         arrival time                           6.196    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dut/testcolor_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.418ns (8.786%)  route 4.340ns (91.214%))
  Logic Levels:           0  
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498     1.501    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.418     1.919 r  dut/testcolor_reg[6]/Q
                         net (fo=2, routed)           4.340     6.258    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[6]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.658     5.261    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000     5.261    
                         clock uncertainty            0.202     5.463    
    RAMB18_X1Y42         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[6])
                                                      0.667     6.130    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -6.130    
                         arrival time                           6.258    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dut/testcolor_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.418ns (8.740%)  route 4.364ns (91.260%))
  Logic Levels:           0  
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498     1.501    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.418     1.919 r  dut/testcolor_reg[7]/Q
                         net (fo=2, routed)           4.364     6.283    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[7]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.658     5.261    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000     5.261    
                         clock uncertainty            0.202     5.463    
    RAMB18_X1Y42         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[7])
                                                      0.667     6.130    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -6.130    
                         arrival time                           6.283    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dut/testcolor_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 0.418ns (8.698%)  route 4.388ns (91.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.497     1.500    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.418     1.918 r  dut/testcolor_reg[9]/Q
                         net (fo=2, routed)           4.388     6.305    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[9]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.658     5.261    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000     5.261    
                         clock uncertainty            0.202     5.463    
    RAMB18_X1Y42         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[9])
                                                      0.667     6.130    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -6.130    
                         arrival time                           6.305    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 dut/testcolor_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.418ns (8.506%)  route 4.496ns (91.494%))
  Logic Levels:           0  
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498     1.501    dut/clk_25M
    SLICE_X62Y106        FDRE                                         r  dut/testcolor_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y106        FDRE (Prop_fdre_C_Q)         0.418     1.919 r  dut/testcolor_reg[4]/Q
                         net (fo=2, routed)           4.496     6.415    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[4]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.658     5.261    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000     5.261    
                         clock uncertainty            0.202     5.463    
    RAMB18_X1Y42         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[4])
                                                      0.667     6.130    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -6.130    
                         arrival time                           6.415    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dut/testcolor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.418ns (8.465%)  route 4.520ns (91.535%))
  Logic Levels:           0  
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498     1.501    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.418     1.919 r  dut/testcolor_reg[0]/Q
                         net (fo=2, routed)           4.520     6.439    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[0]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.658     5.261    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000     5.261    
                         clock uncertainty            0.202     5.463    
    RAMB18_X1Y42         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[0])
                                                      0.667     6.130    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -6.130    
                         arrival time                           6.439    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dut/testcolor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.948ns  (logic 0.418ns (8.448%)  route 4.530ns (91.552%))
  Logic Levels:           0  
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.498     1.501    dut/clk_25M
    SLICE_X62Y105        FDRE                                         r  dut/testcolor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.418     1.919 r  dut/testcolor_reg[1]/Q
                         net (fo=2, routed)           4.530     6.449    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[1]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.658     5.261    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000     5.261    
                         clock uncertainty            0.202     5.463    
    RAMB18_X1Y42         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[1])
                                                      0.667     6.130    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -6.130    
                         arrival time                           6.449    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 dut/testcolor_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[11]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.958ns  (logic 0.418ns (8.430%)  route 4.540ns (91.570%))
  Logic Levels:           0  
  Clock Path Skew:        3.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.497     1.500    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.418     1.918 r  dut/testcolor_reg[11]/Q
                         net (fo=2, routed)           4.540     6.458    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[11]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.658     5.261    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000     5.261    
                         clock uncertainty            0.202     5.463    
    RAMB18_X1Y42         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[11])
                                                      0.667     6.130    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -6.130    
                         arrival time                           6.458    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 dut/testcolor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.164ns (6.573%)  route 2.331ns (93.427%))
  Logic Levels:           0  
  Clock Path Skew:        1.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.563     0.565    dut/clk_25M
    SLICE_X62Y107        FDRE                                         r  dut/testcolor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        FDRE (Prop_fdre_C_Q)         0.164     0.729 r  dut/testcolor_reg[8]/Q
                         net (fo=2, routed)           2.331     3.060    dut/line_unit0/line_fifo_unit/bram_fifo_unit/DI[8]
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.875     2.040    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000     2.040    
                         clock uncertainty            0.202     2.242    
    RAMB18_X1Y42         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[8])
                                                      0.296     2.538    dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           3.060    
  -------------------------------------------------------------------
                         slack                                  0.522    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.369ns  (logic 4.021ns (48.048%)  route 4.348ns (51.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.617     1.619    dut/sync_unit/clk_out1
    SLICE_X63Y108        FDRE                                         r  dut/sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y108        FDRE (Prop_fdre_C_Q)         0.456     2.075 r  dut/sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           4.348     6.423    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     9.988 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     9.988    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 4.083ns (49.498%)  route 4.165ns (50.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.617     1.619    dut/sync_unit/clk_out1
    SLICE_X62Y108        FDRE                                         r  dut/sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y108        FDRE (Prop_fdre_C_Q)         0.518     2.137 r  dut/sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           4.165     6.302    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     9.867 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     9.867    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.851ns  (logic 4.003ns (50.987%)  route 3.848ns (49.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.456     2.076 r  dut/sync_unit/rgb_reg_reg[8]/Q
                         net (fo=1, routed)           3.848     5.924    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         3.547     9.471 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.471    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.831ns  (logic 3.994ns (51.002%)  route 3.837ns (48.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/sync_unit/clk_out1
    SLICE_X63Y106        FDRE                                         r  dut/sync_unit/rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.456     2.076 r  dut/sync_unit/rgb_reg_reg[4]/Q
                         net (fo=1, routed)           3.837     5.913    rgb_OBUF[4]
    C6                   OBUF (Prop_obuf_I_O)         3.538     9.451 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.451    rgb[4]
    C6                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.827ns  (logic 3.991ns (50.991%)  route 3.836ns (49.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.456     2.076 r  dut/sync_unit/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           3.836     5.912    rgb_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     9.447 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.447    rgb[2]
    C5                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.798ns  (logic 4.137ns (53.056%)  route 3.661ns (46.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/sync_unit/clk_out1
    SLICE_X63Y106        FDRE                                         r  dut/sync_unit/rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  dut/sync_unit/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           3.661     5.700    rgb_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         3.718     9.418 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.418    rgb[7]
    A6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.797ns  (logic 4.143ns (53.132%)  route 3.654ns (46.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  dut/sync_unit/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           3.654     5.693    rgb_OBUF[11]
    D8                   OBUF (Prop_obuf_I_O)         3.724     9.417 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.417    rgb[11]
    D8                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.702ns  (logic 4.142ns (53.779%)  route 3.560ns (46.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  dut/sync_unit/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           3.560     5.599    rgb_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.723     9.322 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.322    rgb[1]
    B4                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.652ns  (logic 4.139ns (54.084%)  route 3.514ns (45.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/sync_unit/clk_out1
    SLICE_X63Y106        FDRE                                         r  dut/sync_unit/rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  dut/sync_unit/rgb_reg_reg[5]/Q
                         net (fo=1, routed)           3.514     5.553    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         3.720     9.272 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.272    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 4.145ns (54.213%)  route 3.501ns (45.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     1.809    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.618     1.620    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.419     2.039 r  dut/sync_unit/rgb_reg_reg[9]/Q
                         net (fo=1, routed)           3.501     5.540    rgb_OBUF[9]
    C7                   OBUF (Prop_obuf_I_O)         3.726     9.266 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.266    rgb[9]
    C7                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.365ns (54.130%)  route 1.157ns (45.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  dut/sync_unit/rgb_reg_reg[10]/Q
                         net (fo=1, routed)           1.157     1.864    rgb_OBUF[10]
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.088 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.088    rgb[10]
    D7                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.395ns (53.995%)  route 1.189ns (46.005%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  dut/sync_unit/rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.189     1.896    rgb_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.150 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.150    rgb[0]
    A3                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.433ns (54.143%)  route 1.214ns (45.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  dut/sync_unit/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           1.214     1.908    rgb_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.305     3.213 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.213    rgb[3]
    A4                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.388ns (51.978%)  route 1.282ns (48.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/clk_out1
    SLICE_X63Y106        FDRE                                         r  dut/sync_unit/rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  dut/sync_unit/rgb_reg_reg[6]/Q
                         net (fo=1, routed)           1.282     1.989    rgb_OBUF[6]
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.236 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.236    rgb[6]
    B6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.433ns (53.649%)  route 1.238ns (46.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  dut/sync_unit/rgb_reg_reg[9]/Q
                         net (fo=1, routed)           1.238     1.932    rgb_OBUF[9]
    C7                   OBUF (Prop_obuf_I_O)         1.305     3.237 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.237    rgb[9]
    C7                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.682ns  (logic 1.427ns (53.220%)  route 1.255ns (46.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/clk_out1
    SLICE_X63Y106        FDRE                                         r  dut/sync_unit/rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  dut/sync_unit/rgb_reg_reg[5]/Q
                         net (fo=1, routed)           1.255     1.948    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         1.299     3.248 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.248    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.431ns (52.996%)  route 1.269ns (47.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  dut/sync_unit/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           1.269     1.963    rgb_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.303     3.266 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.266    rgb[1]
    B4                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.736ns  (logic 1.428ns (52.199%)  route 1.308ns (47.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/clk_out1
    SLICE_X63Y106        FDRE                                         r  dut/sync_unit/rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  dut/sync_unit/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.308     2.002    rgb_OBUF[7]
    A6                   OBUF (Prop_obuf_I_O)         1.300     3.302 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.302    rgb[7]
    A6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.738ns  (logic 1.433ns (52.337%)  route 1.305ns (47.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.128     0.694 r  dut/sync_unit/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           1.305     1.999    rgb_OBUF[11]
    D8                   OBUF (Prop_obuf_I_O)         1.305     3.304 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.304    rgb[11]
    D8                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/sync_unit/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.750ns  (logic 1.377ns (50.073%)  route 1.373ns (49.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.564     0.566    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  dut/sync_unit/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           1.373     2.080    rgb_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.316 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.316    rgb[2]
    C5                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.809     6.809    dut/clk_25MHz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    dut/clk_25MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.002 f  dut/clk_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    dut/clk_25MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.624     0.624    dut/clk_25MHz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    dut/clk_25MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dut/clk_25MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    dut/clk_25MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.524ns (23.943%)  route 4.841ns (76.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          4.841     6.366    dut/sync_unit/counter_unit/sw_IBUF[0]
    SLICE_X67Y104        FDCE                                         f  dut/sync_unit/counter_unit/vc_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     1.502    dut/sync_unit/counter_unit/clk_out1
    SLICE_X67Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.524ns (23.943%)  route 4.841ns (76.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          4.841     6.366    dut/sync_unit/counter_unit/sw_IBUF[0]
    SLICE_X67Y104        FDCE                                         f  dut/sync_unit/counter_unit/vc_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     1.502    dut/sync_unit/counter_unit/clk_out1
    SLICE_X67Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.524ns (23.943%)  route 4.841ns (76.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          4.841     6.366    dut/sync_unit/counter_unit/sw_IBUF[0]
    SLICE_X66Y104        FDCE                                         f  dut/sync_unit/counter_unit/vc_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     1.502    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.524ns (23.943%)  route 4.841ns (76.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          4.841     6.366    dut/sync_unit/counter_unit/sw_IBUF[0]
    SLICE_X66Y104        FDCE                                         f  dut/sync_unit/counter_unit/vc_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     1.502    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.524ns (23.943%)  route 4.841ns (76.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          4.841     6.366    dut/sync_unit/counter_unit/sw_IBUF[0]
    SLICE_X66Y104        FDCE                                         f  dut/sync_unit/counter_unit/vc_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     1.502    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.524ns (23.943%)  route 4.841ns (76.057%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          4.841     6.366    dut/sync_unit/counter_unit/sw_IBUF[0]
    SLICE_X66Y104        FDCE                                         f  dut/sync_unit/counter_unit/vc_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     1.502    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y104        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/sync_unit/counter_unit/hc_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.195ns  (logic 1.524ns (24.604%)  route 4.670ns (75.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          4.670     6.195    dut/sync_unit/counter_unit/sw_IBUF[0]
    SLICE_X64Y104        FDCE                                         f  dut/sync_unit/counter_unit/hc_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     1.502    dut/sync_unit/counter_unit/clk_out1
    SLICE_X64Y104        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/sync_unit/counter_unit/hc_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.195ns  (logic 1.524ns (24.604%)  route 4.670ns (75.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          4.670     6.195    dut/sync_unit/counter_unit/sw_IBUF[0]
    SLICE_X64Y104        FDCE                                         f  dut/sync_unit/counter_unit/hc_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     1.502    dut/sync_unit/counter_unit/clk_out1
    SLICE_X64Y104        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/sync_unit/counter_unit/hc_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.195ns  (logic 1.524ns (24.604%)  route 4.670ns (75.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          4.670     6.195    dut/sync_unit/counter_unit/sw_IBUF[0]
    SLICE_X64Y104        FDCE                                         f  dut/sync_unit/counter_unit/hc_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     1.502    dut/sync_unit/counter_unit/clk_out1
    SLICE_X64Y104        FDCE                                         r  dut/sync_unit/counter_unit/hc_reg_reg[8]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/sync_unit/counter_unit/vc_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.152ns  (logic 1.524ns (24.773%)  route 4.628ns (75.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          4.628     6.152    dut/sync_unit/counter_unit/sw_IBUF[0]
    SLICE_X66Y103        FDCE                                         f  dut/sync_unit/counter_unit/vc_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.683     1.683    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          1.499     1.502    dut/sync_unit/counter_unit/clk_out1
    SLICE_X66Y103        FDCE                                         r  dut/sync_unit/counter_unit/vc_reg_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            dut/sync_unit/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.290ns (18.711%)  route 1.262ns (81.289%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          1.262     1.507    dut/sw_IBUF[0]
    SLICE_X63Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.552 r  dut/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.552    dut/sync_unit/line_so_data[1]
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            dut/sync_unit/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.291ns (18.764%)  route 1.262ns (81.236%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          1.262     1.507    dut/sw_IBUF[0]
    SLICE_X63Y105        LUT3 (Prop_lut3_I2_O)        0.046     1.553 r  dut/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.553    dut/sync_unit/line_so_data[2]
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            dut/sync_unit/rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.616ns  (logic 0.290ns (17.970%)  route 1.326ns (82.030%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          1.326     1.571    dut/sw_IBUF[0]
    SLICE_X63Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.616 r  dut/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.616    dut/sync_unit/line_so_data[7]
    SLICE_X63Y106        FDRE                                         r  dut/sync_unit/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/sync_unit/clk_out1
    SLICE_X63Y106        FDRE                                         r  dut/sync_unit/rgb_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            dut/sync_unit/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.616ns  (logic 0.290ns (17.970%)  route 1.326ns (82.030%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          1.326     1.571    dut/sw_IBUF[0]
    SLICE_X63Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.616 r  dut/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.616    dut/sync_unit/line_so_data[8]
    SLICE_X63Y106        FDRE                                         r  dut/sync_unit/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/sync_unit/clk_out1
    SLICE_X63Y106        FDRE                                         r  dut/sync_unit/rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            dut/sync_unit/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.290ns (17.871%)  route 1.335ns (82.129%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          1.335     1.580    dut/sw_IBUF[0]
    SLICE_X63Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.625 r  dut/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.625    dut/sync_unit/line_so_data[3]
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            dut/sync_unit/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.290ns (17.871%)  route 1.335ns (82.129%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          1.335     1.580    dut/sw_IBUF[0]
    SLICE_X63Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.625 r  dut/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.625    dut/sync_unit/line_so_data[4]
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            dut/sync_unit/rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.289ns (17.810%)  route 1.336ns (82.190%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          1.336     1.581    dut/sw_IBUF[0]
    SLICE_X63Y105        LUT3 (Prop_lut3_I2_O)        0.044     1.625 r  dut/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.625    dut/sync_unit/line_so_data[10]
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            dut/sync_unit/rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.290ns (17.860%)  route 1.336ns (82.140%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          1.336     1.581    dut/sw_IBUF[0]
    SLICE_X63Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.626 r  dut/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.626    dut/sync_unit/line_so_data[9]
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            dut/sync_unit/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.288ns (17.650%)  route 1.346ns (82.350%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          1.346     1.591    dut/sw_IBUF[0]
    SLICE_X63Y105        LUT3 (Prop_lut3_I2_O)        0.043     1.634 r  dut/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     1.634    dut/sync_unit/line_so_data[12]
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            dut/sync_unit/rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.636ns  (logic 0.290ns (17.751%)  route 1.346ns (82.249%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          1.346     1.591    dut/sw_IBUF[0]
    SLICE_X63Y105        LUT3 (Prop_lut3_I2_O)        0.045     1.636 r  dut/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.636    dut/sync_unit/line_so_data[11]
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.898     0.898    dut/clk_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  dut/clk_25MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    dut/clk_25MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dut/clk_25MHz/inst/clkout1_buf/O
                         net (fo=51, routed)          0.834     0.836    dut/sync_unit/clk_out1
    SLICE_X63Y105        FDRE                                         r  dut/sync_unit/rgb_reg_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.369ns  (logic 1.648ns (22.365%)  route 5.721ns (77.635%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          5.005     6.529    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/pwropt_2
    SLICE_X71Y105        LUT3 (Prop_lut3_I0_O)        0.124     6.653 r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_ENBWREN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.716     7.369    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0_ENBWREN_cooolgate_en_sig_5
    RAMB36_X2Y20         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.622     5.044    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk
    RAMB36_X2Y20         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/vc_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.322ns  (logic 1.524ns (20.816%)  route 5.798ns (79.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          5.798     7.322    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X73Y107        FDCE                                         f  dut/frame_counter_unit/vc_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.578     5.000    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/vc_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.322ns  (logic 1.524ns (20.816%)  route 5.798ns (79.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          5.798     7.322    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X73Y107        FDCE                                         f  dut/frame_counter_unit/vc_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.578     5.000    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/vc_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.322ns  (logic 1.524ns (20.816%)  route 5.798ns (79.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          5.798     7.322    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X73Y107        FDCE                                         f  dut/frame_counter_unit/vc_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.578     5.000    dut/frame_counter_unit/clk
    SLICE_X73Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[9]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.237ns  (logic 1.642ns (22.689%)  route 5.595ns (77.311%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          5.005     6.529    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/pwropt_2
    SLICE_X71Y105        LUT3 (Prop_lut3_I0_O)        0.118     6.647 r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_ENBWREN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.590     7.237    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1_ENBWREN_cooolgate_en_sig_6
    RAMB36_X2Y21         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.621     5.043    dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/clk
    RAMB36_X2Y21         RAMB36E1                                     r  dut/buf_unit/frame_src_unit/vram_unit/ram_64k_unit/ram_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/hc_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.193ns  (logic 1.524ns (21.190%)  route 5.668ns (78.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          5.668     7.193    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X72Y106        FDCE                                         f  dut/frame_counter_unit/hc_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.579     5.001    dut/frame_counter_unit/clk
    SLICE_X72Y106        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/vc_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.188ns  (logic 1.524ns (21.203%)  route 5.664ns (78.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          5.664     7.188    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X73Y106        FDCE                                         f  dut/frame_counter_unit/vc_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.579     5.001    dut/frame_counter_unit/clk
    SLICE_X73Y106        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/vc_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.091ns  (logic 1.524ns (21.493%)  route 5.567ns (78.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          5.567     7.091    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X71Y107        FDCE                                         f  dut/frame_counter_unit/vc_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.495     4.917    dut/frame_counter_unit/clk
    SLICE_X71Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[10]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/vc_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.091ns  (logic 1.524ns (21.493%)  route 5.567ns (78.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          5.567     7.091    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X71Y107        FDCE                                         f  dut/frame_counter_unit/vc_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.495     4.917    dut/frame_counter_unit/clk
    SLICE_X71Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/vc_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.091ns  (logic 1.524ns (21.493%)  route 5.567ns (78.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          5.567     7.091    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X71Y107        FDCE                                         f  dut/frame_counter_unit/vc_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.495     4.917    dut/frame_counter_unit/clk
    SLICE_X71Y107        FDCE                                         r  dut/frame_counter_unit/vc_reg_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.320ns  (logic 0.292ns (12.564%)  route 2.029ns (87.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          2.029     2.320    dut/line_unit/line_fifo_unit/bram_fifo_unit/sw_IBUF[0]
    RAMB18_X1Y40         FIFO18E1                                     f  dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.876     2.041    dut/line_unit/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y40         FIFO18E1                                     r  dut/line_unit/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.346ns  (logic 0.292ns (12.427%)  route 2.054ns (87.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          2.054     2.346    dut/line_unit0/line_fifo_unit/bram_fifo_unit/sw_IBUF[0]
    RAMB18_X1Y42         FIFO18E1                                     f  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.875     2.040    dut/line_unit0/line_fifo_unit/bram_fifo_unit/clk
    RAMB18_X1Y42         FIFO18E1                                     r  dut/line_unit0/line_fifo_unit/bram_fifo_unit/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/hc_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.635ns  (logic 0.292ns (11.062%)  route 2.344ns (88.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          2.344     2.635    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X70Y105        FDCE                                         f  dut/frame_counter_unit/hc_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.834     1.999    dut/frame_counter_unit/clk
    SLICE_X70Y105        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/hc_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.635ns  (logic 0.292ns (11.062%)  route 2.344ns (88.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          2.344     2.635    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X70Y105        FDCE                                         f  dut/frame_counter_unit/hc_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.834     1.999    dut/frame_counter_unit/clk
    SLICE_X70Y105        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/hc_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.635ns  (logic 0.292ns (11.062%)  route 2.344ns (88.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          2.344     2.635    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X70Y105        FDCE                                         f  dut/frame_counter_unit/hc_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.834     1.999    dut/frame_counter_unit/clk
    SLICE_X70Y105        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/hc_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.635ns  (logic 0.292ns (11.062%)  route 2.344ns (88.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          2.344     2.635    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X70Y105        FDCE                                         f  dut/frame_counter_unit/hc_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.834     1.999    dut/frame_counter_unit/clk
    SLICE_X70Y105        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/hc_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.700ns  (logic 0.292ns (10.797%)  route 2.408ns (89.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          2.408     2.700    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X71Y106        FDCE                                         f  dut/frame_counter_unit/hc_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.834     1.999    dut/frame_counter_unit/clk
    SLICE_X71Y106        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[10]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/hc_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.700ns  (logic 0.292ns (10.797%)  route 2.408ns (89.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          2.408     2.700    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X71Y106        FDCE                                         f  dut/frame_counter_unit/hc_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.834     1.999    dut/frame_counter_unit/clk
    SLICE_X71Y106        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/hc_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.700ns  (logic 0.292ns (10.797%)  route 2.408ns (89.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          2.408     2.700    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X71Y106        FDCE                                         f  dut/frame_counter_unit/hc_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.834     1.999    dut/frame_counter_unit/clk
    SLICE_X71Y106        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[8]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            dut/frame_counter_unit/hc_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.292ns (10.737%)  route 2.424ns (89.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  sw_IBUF[13]_inst/O
                         net (fo=49, routed)          2.424     2.715    dut/frame_counter_unit/sw_IBUF[0]
    SLICE_X72Y104        FDCE                                         f  dut/frame_counter_unit/hc_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.860     2.026    dut/frame_counter_unit/clk
    SLICE_X72Y104        FDCE                                         r  dut/frame_counter_unit/hc_reg_reg[1]/C





