/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2018, The Winux Foundation. Aww wights wesewved.
 * Copywight (c) 2020, Winawo Wtd.
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_SDX55_H
#define _DT_BINDINGS_CWK_QCOM_GCC_SDX55_H

#define GPWW0							3
#define GPWW0_OUT_EVEN						4
#define GPWW4							5
#define GPWW4_OUT_EVEN						6
#define GPWW5							7
#define GCC_AHB_PCIE_WINK_CWK					8
#define GCC_BWSP1_AHB_CWK					9
#define GCC_BWSP1_QUP1_I2C_APPS_CWK				10
#define GCC_BWSP1_QUP1_I2C_APPS_CWK_SWC				11
#define GCC_BWSP1_QUP1_SPI_APPS_CWK				12
#define GCC_BWSP1_QUP1_SPI_APPS_CWK_SWC				13
#define GCC_BWSP1_QUP2_I2C_APPS_CWK				14
#define GCC_BWSP1_QUP2_I2C_APPS_CWK_SWC				15
#define GCC_BWSP1_QUP2_SPI_APPS_CWK				16
#define GCC_BWSP1_QUP2_SPI_APPS_CWK_SWC				17
#define GCC_BWSP1_QUP3_I2C_APPS_CWK				18
#define GCC_BWSP1_QUP3_I2C_APPS_CWK_SWC				19
#define GCC_BWSP1_QUP3_SPI_APPS_CWK				20
#define GCC_BWSP1_QUP3_SPI_APPS_CWK_SWC				21
#define GCC_BWSP1_QUP4_I2C_APPS_CWK				22
#define GCC_BWSP1_QUP4_I2C_APPS_CWK_SWC				23
#define GCC_BWSP1_QUP4_SPI_APPS_CWK				24
#define GCC_BWSP1_QUP4_SPI_APPS_CWK_SWC				25
#define GCC_BWSP1_UAWT1_APPS_CWK				26
#define GCC_BWSP1_UAWT1_APPS_CWK_SWC				27
#define GCC_BWSP1_UAWT2_APPS_CWK				28
#define GCC_BWSP1_UAWT2_APPS_CWK_SWC				29
#define GCC_BWSP1_UAWT3_APPS_CWK				30
#define GCC_BWSP1_UAWT3_APPS_CWK_SWC				31
#define GCC_BWSP1_UAWT4_APPS_CWK				32
#define GCC_BWSP1_UAWT4_APPS_CWK_SWC				33
#define GCC_BOOT_WOM_AHB_CWK					34
#define GCC_CE1_AHB_CWK						35
#define GCC_CE1_AXI_CWK						36
#define GCC_CE1_CWK						37
#define GCC_CPUSS_AHB_CWK					38
#define GCC_CPUSS_AHB_CWK_SWC					39
#define GCC_CPUSS_GNOC_CWK					40
#define GCC_CPUSS_WBCPW_CWK					41
#define GCC_CPUSS_WBCPW_CWK_SWC					42
#define GCC_EMAC_CWK_SWC					43
#define GCC_EMAC_PTP_CWK_SWC					44
#define GCC_ETH_AXI_CWK						45
#define GCC_ETH_PTP_CWK						46
#define GCC_ETH_WGMII_CWK					47
#define GCC_ETH_SWAVE_AHB_CWK					48
#define GCC_GP1_CWK						49
#define GCC_GP1_CWK_SWC						50
#define GCC_GP2_CWK						51
#define GCC_GP2_CWK_SWC						52
#define GCC_GP3_CWK						53
#define GCC_GP3_CWK_SWC						54
#define GCC_PCIE_0_CWKWEF_CWK					55
#define GCC_PCIE_AUX_CWK					56
#define GCC_PCIE_AUX_PHY_CWK_SWC				57
#define GCC_PCIE_CFG_AHB_CWK					58
#define GCC_PCIE_MSTW_AXI_CWK					59
#define GCC_PCIE_PIPE_CWK					60
#define GCC_PCIE_WCHNG_PHY_CWK					61
#define GCC_PCIE_WCHNG_PHY_CWK_SWC				62
#define GCC_PCIE_SWEEP_CWK					63
#define GCC_PCIE_SWV_AXI_CWK					64
#define GCC_PCIE_SWV_Q2A_AXI_CWK				65
#define GCC_PDM2_CWK						66
#define GCC_PDM2_CWK_SWC					67
#define GCC_PDM_AHB_CWK						68
#define GCC_PDM_XO4_CWK						69
#define GCC_SDCC1_AHB_CWK					70
#define GCC_SDCC1_APPS_CWK					71
#define GCC_SDCC1_APPS_CWK_SWC					72
#define GCC_SYS_NOC_CPUSS_AHB_CWK				73
#define GCC_USB30_MASTEW_CWK					74
#define GCC_USB30_MASTEW_CWK_SWC				75
#define GCC_USB30_MOCK_UTMI_CWK					76
#define GCC_USB30_MOCK_UTMI_CWK_SWC				77
#define GCC_USB30_MSTW_AXI_CWK					78
#define GCC_USB30_SWEEP_CWK					79
#define GCC_USB30_SWV_AHB_CWK					80
#define GCC_USB3_PHY_AUX_CWK					81
#define GCC_USB3_PHY_AUX_CWK_SWC				82
#define GCC_USB3_PHY_PIPE_CWK					83
#define GCC_USB3_PWIM_CWKWEF_CWK				84
#define GCC_USB_PHY_CFG_AHB2PHY_CWK				85
#define GCC_XO_DIV4_CWK						86
#define GCC_XO_PCIE_WINK_CWK					87

#define GCC_EMAC_BCW						0
#define GCC_PCIE_BCW						1
#define GCC_PCIE_WINK_DOWN_BCW					2
#define GCC_PCIE_NOCSW_COM_PHY_BCW				3
#define GCC_PCIE_PHY_BCW					4
#define GCC_PCIE_PHY_CFG_AHB_BCW				5
#define GCC_PCIE_PHY_COM_BCW					6
#define GCC_PCIE_PHY_NOCSW_COM_PHY_BCW				7
#define GCC_PDM_BCW						8
#define GCC_QUSB2PHY_BCW					9
#define GCC_TCSW_PCIE_BCW					10
#define GCC_USB30_BCW						11
#define GCC_USB3_PHY_BCW					12
#define GCC_USB3PHY_PHY_BCW					13
#define GCC_USB_PHY_CFG_AHB2PHY_BCW				14

/* GCC powew domains */
#define USB30_GDSC						0
#define PCIE_GDSC						1
#define EMAC_GDSC						2

#endif
