#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x12b6fb0 .scope module, "top_tb" "top_tb" 2 4;
 .timescale 0 0;
v0x12f6fc0_0 .net "ALUout", 31 0, v0x12ebb60_0;  1 drivers
v0x12f70a0_0 .net "MemWrite", 0 0, v0x12e7be0_0;  1 drivers
v0x12f7160_0 .var "clk", 0 0;
v0x12f7200_0 .var "reset", 0 0;
v0x12f7330_0 .net "writedata", 31 0, L_0x1308a90;  1 drivers
S_0x125f860 .scope module, "dut" "top" 2 12, 3 136 0, S_0x12b6fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "ALUout"
    .port_info 4 /OUTPUT 1 "MemWrite"
v0x12f6860_0 .net "ALUout", 31 0, v0x12ebb60_0;  alias, 1 drivers
v0x12f6940_0 .net "MemWrite", 0 0, v0x12e7be0_0;  alias, 1 drivers
v0x12f6a90_0 .net "ReadData", 31 0, L_0x130a0c0;  1 drivers
v0x12f6bc0_0 .net "clk", 0 0, v0x12f7160_0;  1 drivers
v0x12f6c60_0 .net "instr", 31 0, L_0x12f7810;  1 drivers
v0x12f6d00_0 .net "pc", 31 0, v0x12ec120_0;  1 drivers
v0x12f6dc0_0 .net "reset", 0 0, v0x12f7200_0;  1 drivers
v0x12f6e60_0 .net "writedata", 31 0, L_0x1308a90;  alias, 1 drivers
S_0x12c3560 .scope module, "U17" "mips" 3 149, 3 109 0, S_0x125f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 32 "ALUout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "ReadData"
v0x12f1ad0_0 .net "ALUSrc", 0 0, v0x12e7880_0;  1 drivers
v0x12f1c20_0 .net "ALUout", 31 0, v0x12ebb60_0;  alias, 1 drivers
v0x12f1ce0_0 .net "AluControl", 2 0, v0x12e8450_0;  1 drivers
v0x12f1e10_0 .net "Jump", 0 0, v0x12e7a10_0;  1 drivers
v0x12f1f40_0 .net "MemToReg", 0 0, v0x12e7ad0_0;  1 drivers
v0x12f2070_0 .net "MemWrite", 0 0, v0x12e7be0_0;  alias, 1 drivers
v0x12f2110_0 .net "PCSrc", 0 0, L_0x12f73d0;  1 drivers
v0x12f21b0_0 .net "ReadData", 31 0, L_0x130a0c0;  alias, 1 drivers
v0x12f2270_0 .net "RegDst", 0 0, v0x12e7ca0_0;  1 drivers
v0x12f2430_0 .net "RegWrite", 0 0, v0x12e7d60_0;  1 drivers
v0x12f2560_0 .net "clk", 0 0, v0x12f7160_0;  alias, 1 drivers
v0x12f2600_0 .net "instr", 31 0, L_0x12f7810;  alias, 1 drivers
v0x12f26c0_0 .net "pc", 31 0, v0x12ec120_0;  alias, 1 drivers
v0x12f2760_0 .net "reset", 0 0, v0x12f7200_0;  alias, 1 drivers
v0x12f2800_0 .net "writedata", 31 0, L_0x1308a90;  alias, 1 drivers
v0x12f28c0_0 .net "zero", 0 0, L_0x1309ad0;  1 drivers
L_0x12f7580 .part L_0x12f7810, 26, 6;
L_0x12f76d0 .part L_0x12f7810, 0, 6;
S_0x12b9690 .scope module, "U15" "Controller" 3 130, 3 15 0, S_0x12c3560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "MemToReg"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 1 "PCSrc"
    .port_info 6 /OUTPUT 1 "ALUSrc"
    .port_info 7 /OUTPUT 1 "RegDst"
    .port_info 8 /OUTPUT 1 "RegWrite"
    .port_info 9 /OUTPUT 1 "Jump"
    .port_info 10 /OUTPUT 3 "AluControl"
L_0x12f73d0 .functor AND 1, v0x12e7940_0, L_0x1309ad0, C4<1>, C4<1>;
v0x12e8680_0 .net "ALUOp", 1 0, v0x1296510_0;  1 drivers
v0x12e8790_0 .net "ALUSrc", 0 0, v0x12e7880_0;  alias, 1 drivers
v0x12e8850_0 .net "AluControl", 2 0, v0x12e8450_0;  alias, 1 drivers
v0x12e8950_0 .net "Branch", 0 0, v0x12e7940_0;  1 drivers
v0x12e8a20_0 .net "Jump", 0 0, v0x12e7a10_0;  alias, 1 drivers
v0x12e8b10_0 .net "MemToReg", 0 0, v0x12e7ad0_0;  alias, 1 drivers
v0x12e8be0_0 .net "MemWrite", 0 0, v0x12e7be0_0;  alias, 1 drivers
v0x12e8cb0_0 .net "PCSrc", 0 0, L_0x12f73d0;  alias, 1 drivers
v0x12e8d50_0 .net "RegDst", 0 0, v0x12e7ca0_0;  alias, 1 drivers
v0x12e8eb0_0 .net "RegWrite", 0 0, v0x12e7d60_0;  alias, 1 drivers
v0x12e8f80_0 .net "funct", 5 0, L_0x12f76d0;  1 drivers
v0x12e9050_0 .net "opcode", 5 0, L_0x12f7580;  1 drivers
v0x12e9120_0 .net "zero", 0 0, L_0x1309ad0;  alias, 1 drivers
S_0x12bd740 .scope module, "U1" "Control" 3 46, 4 7 0, S_0x12b9690;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 1 "Jump"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 1 "MemToReg"
    .port_info 5 /OUTPUT 2 "ALUOp"
    .port_info 6 /OUTPUT 1 "MemWrite"
    .port_info 7 /OUTPUT 1 "ALUSrc"
    .port_info 8 /OUTPUT 1 "RegWrite"
v0x1296510_0 .var "ALUOp", 1 0;
v0x12e7880_0 .var "ALUSrc", 0 0;
v0x12e7940_0 .var "Branch", 0 0;
v0x12e7a10_0 .var "Jump", 0 0;
v0x12e7ad0_0 .var "MemToReg", 0 0;
v0x12e7be0_0 .var "MemWrite", 0 0;
v0x12e7ca0_0 .var "RegDst", 0 0;
v0x12e7d60_0 .var "RegWrite", 0 0;
v0x12e7e20_0 .net "opcode", 5 0, L_0x12f7580;  alias, 1 drivers
E_0x12c8860 .event edge, v0x12e7e20_0;
S_0x12e80b0 .scope module, "U2" "ALU_control" 3 47, 5 6 0, S_0x12b9690;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 3 "AluControl"
v0x12e8370_0 .net "ALUOp", 1 0, v0x1296510_0;  alias, 1 drivers
v0x12e8450_0 .var "AluControl", 2 0;
v0x12e8510_0 .net "funct", 5 0, L_0x12f76d0;  alias, 1 drivers
E_0x12e82f0 .event edge, v0x1296510_0, v0x12e8510_0;
S_0x12e9240 .scope module, "U16" "Datapath" 3 131, 3 53 0, S_0x12c3560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MemToReg"
    .port_info 3 /INPUT 1 "PCSrc"
    .port_info 4 /INPUT 1 "ALUSrc"
    .port_info 5 /INPUT 1 "RegDst"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Jump"
    .port_info 8 /INPUT 3 "AluControl"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "ALUout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "ReadData"
v0x12eff30_0 .net "ALUSrc", 0 0, v0x12e7880_0;  alias, 1 drivers
v0x12efff0_0 .net "ALUout", 31 0, v0x12ebb60_0;  alias, 1 drivers
v0x12f00b0_0 .net "AluControl", 2 0, v0x12e8450_0;  alias, 1 drivers
v0x12f0150_0 .net "Jump", 0 0, v0x12e7a10_0;  alias, 1 drivers
v0x12f01f0_0 .net "MemToReg", 0 0, v0x12e7ad0_0;  alias, 1 drivers
v0x12f02e0_0 .net "PCSrc", 0 0, L_0x12f73d0;  alias, 1 drivers
v0x12f03d0_0 .net "ReadData", 31 0, L_0x130a0c0;  alias, 1 drivers
v0x12f0490_0 .net "RegDst", 0 0, v0x12e7ca0_0;  alias, 1 drivers
v0x12f0530_0 .net "RegWrite", 0 0, v0x12e7d60_0;  alias, 1 drivers
v0x12f0660_0 .net *"_s3", 3 0, L_0x1307e80;  1 drivers
v0x12f0720_0 .net *"_s5", 25 0, L_0x1307f20;  1 drivers
L_0x7fc993bf70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f0800_0 .net/2u *"_s6", 1 0, L_0x7fc993bf70a8;  1 drivers
v0x12f08e0_0 .net "clk", 0 0, v0x12f7160_0;  alias, 1 drivers
v0x12f0980_0 .net "instr", 31 0, L_0x12f7810;  alias, 1 drivers
v0x12f0a60_0 .net "pc", 31 0, v0x12ec120_0;  alias, 1 drivers
v0x12f0b70_0 .net "pcbranch", 31 0, L_0x1307af0;  1 drivers
v0x12f0c80_0 .net "pcnext", 31 0, L_0x1307d50;  1 drivers
v0x12f0e30_0 .net "pcnextbr", 31 0, L_0x1307c20;  1 drivers
v0x12f0f20_0 .net "pcplus4", 31 0, L_0x12f7770;  1 drivers
v0x12f0fe0_0 .net "reset", 0 0, v0x12f7200_0;  alias, 1 drivers
v0x12f1080_0 .net "result", 31 0, L_0x13090b0;  1 drivers
v0x12f1170_0 .net "signimm", 31 0, L_0x1309370;  1 drivers
v0x12f1230_0 .net "signimmsh", 31 0, L_0x1307a50;  1 drivers
v0x12f1340_0 .net "srca", 31 0, L_0x13083d0;  1 drivers
v0x12f1450_0 .net "srcb", 31 0, L_0x1309770;  1 drivers
v0x12f1560_0 .net "writedata", 31 0, L_0x1308a90;  alias, 1 drivers
v0x12f1670_0 .net "writereg", 4 0, L_0x1308e80;  1 drivers
v0x12f1780_0 .net "zero", 0 0, L_0x1309ad0;  alias, 1 drivers
L_0x1307e80 .part L_0x12f7770, 28, 4;
L_0x1307f20 .part L_0x12f7810, 0, 26;
L_0x1307fc0 .concat [ 2 26 4 0], L_0x7fc993bf70a8, L_0x1307f20, L_0x1307e80;
L_0x1308c30 .part L_0x12f7810, 21, 5;
L_0x1308cd0 .part L_0x12f7810, 16, 5;
L_0x1308f20 .part L_0x12f7810, 16, 5;
L_0x1308fc0 .part L_0x12f7810, 11, 5;
L_0x1309460 .part L_0x12f7810, 0, 16;
S_0x12e95d0 .scope module, "U10" "mux2_1" 3 98, 6 4 0, S_0x12e9240;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x12e97a0 .param/l "N" 0 6 4, +C4<0101>;
v0x12e9920_0 .net "in0", 4 0, L_0x1308f20;  1 drivers
v0x12e9a00_0 .net "in1", 4 0, L_0x1308fc0;  1 drivers
v0x12e9ae0_0 .net "out", 4 0, L_0x1308e80;  alias, 1 drivers
v0x12e9bd0_0 .net "sel", 0 0, v0x12e7ca0_0;  alias, 1 drivers
L_0x1308e80 .functor MUXZ 5, L_0x1308f20, L_0x1308fc0, v0x12e7ca0_0, C4<>;
S_0x12e9d40 .scope module, "U11" "mux2_1" 3 99, 6 4 0, S_0x12e9240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x12e9f30 .param/l "N" 0 6 4, +C4<0100000>;
v0x12ea040_0 .net "in0", 31 0, v0x12ebb60_0;  alias, 1 drivers
v0x12ea140_0 .net "in1", 31 0, L_0x130a0c0;  alias, 1 drivers
v0x12ea220_0 .net "out", 31 0, L_0x13090b0;  alias, 1 drivers
v0x12ea310_0 .net "sel", 0 0, v0x12e7ad0_0;  alias, 1 drivers
L_0x13090b0 .functor MUXZ 32, v0x12ebb60_0, L_0x130a0c0, v0x12e7ad0_0, C4<>;
S_0x12ea480 .scope module, "U12" "Sign_Extend" 3 100, 7 4 0, S_0x12e9240;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x12ea690_0 .net *"_s1", 0 0, L_0x1309150;  1 drivers
v0x12ea790_0 .net *"_s2", 15 0, L_0x13091f0;  1 drivers
v0x12ea870_0 .net "a", 15 0, L_0x1309460;  1 drivers
v0x12ea960_0 .net "y", 31 0, L_0x1309370;  alias, 1 drivers
L_0x1309150 .part L_0x1309460, 15, 1;
LS_0x13091f0_0_0 .concat [ 1 1 1 1], L_0x1309150, L_0x1309150, L_0x1309150, L_0x1309150;
LS_0x13091f0_0_4 .concat [ 1 1 1 1], L_0x1309150, L_0x1309150, L_0x1309150, L_0x1309150;
LS_0x13091f0_0_8 .concat [ 1 1 1 1], L_0x1309150, L_0x1309150, L_0x1309150, L_0x1309150;
LS_0x13091f0_0_12 .concat [ 1 1 1 1], L_0x1309150, L_0x1309150, L_0x1309150, L_0x1309150;
L_0x13091f0 .concat [ 4 4 4 4], LS_0x13091f0_0_0, LS_0x13091f0_0_4, LS_0x13091f0_0_8, LS_0x13091f0_0_12;
L_0x1309370 .concat [ 16 16 0 0], L_0x1309460, L_0x13091f0;
S_0x12eaaa0 .scope module, "U13" "mux2_1" 3 103, 6 4 0, S_0x12e9240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x12eac70 .param/l "N" 0 6 4, +C4<0100000>;
v0x12eadb0_0 .net "in0", 31 0, L_0x1308a90;  alias, 1 drivers
v0x12eaeb0_0 .net "in1", 31 0, L_0x1309370;  alias, 1 drivers
v0x12eafa0_0 .net "out", 31 0, L_0x1309770;  alias, 1 drivers
v0x12eb070_0 .net "sel", 0 0, v0x12e7880_0;  alias, 1 drivers
L_0x1309770 .functor MUXZ 32, L_0x1308a90, L_0x1309370, v0x12e7880_0, C4<>;
S_0x12eb1e0 .scope module, "U14" "ALU" 3 104, 8 6 0, S_0x12e9240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "alu_control"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fc993bf7330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12eb500_0 .net/2u *"_s0", 31 0, L_0x7fc993bf7330;  1 drivers
v0x12eb600_0 .net *"_s2", 0 0, L_0x1309920;  1 drivers
L_0x7fc993bf7378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x12eb6c0_0 .net/2u *"_s4", 0 0, L_0x7fc993bf7378;  1 drivers
L_0x7fc993bf73c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12eb780_0 .net/2u *"_s6", 0 0, L_0x7fc993bf73c0;  1 drivers
v0x12eb860_0 .net "a", 31 0, L_0x13083d0;  alias, 1 drivers
v0x12eb990_0 .net "alu_control", 2 0, v0x12e8450_0;  alias, 1 drivers
v0x12ebaa0_0 .net "b", 31 0, L_0x1309770;  alias, 1 drivers
v0x12ebb60_0 .var "result", 31 0;
v0x12ebc00_0 .net "zero", 0 0, L_0x1309ad0;  alias, 1 drivers
E_0x12eb480 .event edge, v0x12e8450_0, v0x12eb860_0, v0x12eafa0_0;
L_0x1309920 .cmp/eq 32, v0x12ebb60_0, L_0x7fc993bf7330;
L_0x1309ad0 .functor MUXZ 1, L_0x7fc993bf73c0, L_0x7fc993bf7378, L_0x1309920, C4<>;
S_0x12ebdf0 .scope module, "U3" "ProgramCounter" 3 89, 9 4 0, S_0x12e9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "NextAddr"
    .port_info 3 /OUTPUT 32 "Addr"
P_0x12ebf70 .param/l "WIDTH" 0 9 4, +C4<0100000>;
v0x12ec120_0 .var "Addr", 31 0;
v0x12ec220_0 .net "NextAddr", 31 0, L_0x1307d50;  alias, 1 drivers
v0x12ec300_0 .net "clk", 0 0, v0x12f7160_0;  alias, 1 drivers
v0x12ec3d0_0 .net "reset", 0 0, v0x12f7200_0;  alias, 1 drivers
E_0x12ec0a0 .event posedge, v0x12ec3d0_0, v0x12ec300_0;
S_0x12ec540 .scope module, "U4" "Adder" 3 90, 10 4 0, S_0x12e9240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x12ec780_0 .net "a", 31 0, v0x12ec120_0;  alias, 1 drivers
L_0x7fc993bf7018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12ec860_0 .net "b", 31 0, L_0x7fc993bf7018;  1 drivers
v0x12ec920_0 .net "y", 31 0, L_0x12f7770;  alias, 1 drivers
L_0x12f7770 .arith/sum 32, v0x12ec120_0, L_0x7fc993bf7018;
S_0x12eca90 .scope module, "U5" "Shift_Left_2" 3 91, 11 7 0, S_0x12e9240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x12ecca0_0 .net *"_s2", 29 0, L_0x1307920;  1 drivers
L_0x7fc993bf7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ecda0_0 .net *"_s4", 1 0, L_0x7fc993bf7060;  1 drivers
v0x12ece80_0 .net "a", 31 0, L_0x1309370;  alias, 1 drivers
v0x12ecfa0_0 .net "y", 31 0, L_0x1307a50;  alias, 1 drivers
L_0x1307920 .part L_0x1309370, 0, 30;
L_0x1307a50 .concat [ 2 30 0 0], L_0x7fc993bf7060, L_0x1307920;
S_0x12ed0e0 .scope module, "U6" "Adder" 3 92, 10 4 0, S_0x12e9240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x12ed340_0 .net "a", 31 0, L_0x12f7770;  alias, 1 drivers
v0x12ed420_0 .net "b", 31 0, L_0x1307a50;  alias, 1 drivers
v0x12ed4f0_0 .net "y", 31 0, L_0x1307af0;  alias, 1 drivers
L_0x1307af0 .arith/sum 32, L_0x12f7770, L_0x1307a50;
S_0x12ed640 .scope module, "U7" "mux2_1" 3 93, 6 4 0, S_0x12e9240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x12ed810 .param/l "N" 0 6 4, +C4<0100000>;
v0x12ed950_0 .net "in0", 31 0, L_0x12f7770;  alias, 1 drivers
v0x12eda80_0 .net "in1", 31 0, L_0x1307af0;  alias, 1 drivers
v0x12edb40_0 .net "out", 31 0, L_0x1307c20;  alias, 1 drivers
v0x12edc10_0 .net "sel", 0 0, L_0x12f73d0;  alias, 1 drivers
L_0x1307c20 .functor MUXZ 32, L_0x12f7770, L_0x1307af0, L_0x12f73d0, C4<>;
S_0x12edd70 .scope module, "U8" "mux2_1" 3 94, 6 4 0, S_0x12e9240;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x12edf40 .param/l "N" 0 6 4, +C4<0100000>;
v0x12ee070_0 .net "in0", 31 0, L_0x1307c20;  alias, 1 drivers
v0x12ee180_0 .net "in1", 31 0, L_0x1307fc0;  1 drivers
v0x12ee240_0 .net "out", 31 0, L_0x1307d50;  alias, 1 drivers
v0x12ee340_0 .net "sel", 0 0, v0x12e7a10_0;  alias, 1 drivers
L_0x1307d50 .functor MUXZ 32, L_0x1307c20, L_0x1307fc0, v0x12e7a10_0, C4<>;
S_0x12ee490 .scope module, "U9" "Registers" 3 97, 12 4 0, S_0x12e9240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWrite"
    .port_info 2 /INPUT 5 "ReadRegister1"
    .port_info 3 /INPUT 5 "ReadRegister2"
    .port_info 4 /INPUT 5 "WriteRegister"
    .port_info 5 /INPUT 32 "WriteData"
    .port_info 6 /OUTPUT 32 "ReadData1"
    .port_info 7 /OUTPUT 32 "ReadData2"
v0x12ee800_0 .net "ReadData1", 31 0, L_0x13083d0;  alias, 1 drivers
v0x12ee8e0_0 .net "ReadData2", 31 0, L_0x1308a90;  alias, 1 drivers
v0x12ee9b0_0 .net "ReadRegister1", 4 0, L_0x1308c30;  1 drivers
v0x12eea80_0 .net "ReadRegister2", 4 0, L_0x1308cd0;  1 drivers
v0x12eeb60_0 .net "RegWrite", 0 0, v0x12e7d60_0;  alias, 1 drivers
v0x12eeca0 .array "Registr", 0 31, 31 0;
v0x12eed60_0 .net "WriteData", 31 0, L_0x13090b0;  alias, 1 drivers
v0x12eee20_0 .net "WriteRegister", 4 0, L_0x1308e80;  alias, 1 drivers
v0x12eeec0_0 .net *"_s0", 5 0, L_0x1308060;  1 drivers
v0x12ef010_0 .net *"_s10", 6 0, L_0x1308240;  1 drivers
L_0x7fc993bf7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ef0f0_0 .net *"_s13", 1 0, L_0x7fc993bf7180;  1 drivers
L_0x7fc993bf71c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ef1d0_0 .net/2u *"_s14", 31 0, L_0x7fc993bf71c8;  1 drivers
v0x12ef2b0_0 .net *"_s18", 5 0, L_0x1308560;  1 drivers
L_0x7fc993bf7210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ef390_0 .net *"_s21", 0 0, L_0x7fc993bf7210;  1 drivers
L_0x7fc993bf7258 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12ef470_0 .net/2u *"_s22", 5 0, L_0x7fc993bf7258;  1 drivers
v0x12ef550_0 .net *"_s24", 0 0, L_0x1308720;  1 drivers
v0x12ef610_0 .net *"_s26", 31 0, L_0x1308810;  1 drivers
v0x12ef7c0_0 .net *"_s28", 6 0, L_0x1308900;  1 drivers
L_0x7fc993bf70f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ef860_0 .net *"_s3", 0 0, L_0x7fc993bf70f0;  1 drivers
L_0x7fc993bf72a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ef940_0 .net *"_s31", 1 0, L_0x7fc993bf72a0;  1 drivers
L_0x7fc993bf72e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12efa20_0 .net/2u *"_s32", 31 0, L_0x7fc993bf72e8;  1 drivers
L_0x7fc993bf7138 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12efb00_0 .net/2u *"_s4", 5 0, L_0x7fc993bf7138;  1 drivers
v0x12efbe0_0 .net *"_s6", 0 0, L_0x1308100;  1 drivers
v0x12efca0_0 .net *"_s8", 31 0, L_0x13081a0;  1 drivers
v0x12efd80_0 .net "clk", 0 0, v0x12f7160_0;  alias, 1 drivers
E_0x12ee780 .event posedge, v0x12ec300_0;
L_0x1308060 .concat [ 5 1 0 0], L_0x1308c30, L_0x7fc993bf70f0;
L_0x1308100 .cmp/ne 6, L_0x1308060, L_0x7fc993bf7138;
L_0x13081a0 .array/port v0x12eeca0, L_0x1308240;
L_0x1308240 .concat [ 5 2 0 0], L_0x1308c30, L_0x7fc993bf7180;
L_0x13083d0 .functor MUXZ 32, L_0x7fc993bf71c8, L_0x13081a0, L_0x1308100, C4<>;
L_0x1308560 .concat [ 5 1 0 0], L_0x1308cd0, L_0x7fc993bf7210;
L_0x1308720 .cmp/ne 6, L_0x1308560, L_0x7fc993bf7258;
L_0x1308810 .array/port v0x12eeca0, L_0x1308900;
L_0x1308900 .concat [ 5 2 0 0], L_0x1308cd0, L_0x7fc993bf72a0;
L_0x1308a90 .functor MUXZ 32, L_0x7fc993bf72e8, L_0x1308810, L_0x1308720, C4<>;
S_0x12f2a60 .scope module, "U18" "Instruction_Memory" 3 150, 13 4 0, S_0x125f860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "instr"
L_0x12f7810 .functor BUFZ 32, L_0x1309c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12f2c40_0 .net *"_s0", 31 0, L_0x1309c10;  1 drivers
v0x12f2d40_0 .net *"_s2", 31 0, L_0x1309d50;  1 drivers
v0x12f2e20_0 .net *"_s4", 29 0, L_0x1309cb0;  1 drivers
L_0x7fc993bf7408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12f2ee0_0 .net *"_s6", 1 0, L_0x7fc993bf7408;  1 drivers
v0x12f2fc0_0 .net "address", 31 0, v0x12ec120_0;  alias, 1 drivers
v0x12f3110_0 .net "instr", 31 0, L_0x12f7810;  alias, 1 drivers
v0x12f31d0 .array "mem", 0 63, 31 0;
L_0x1309c10 .array/port v0x12f31d0, L_0x1309d50;
L_0x1309cb0 .part v0x12ec120_0, 2, 30;
L_0x1309d50 .concat [ 30 2 0 0], L_0x1309cb0, L_0x7fc993bf7408;
S_0x12f32f0 .scope module, "U19" "Data_Memory" 3 151, 14 4 0, S_0x125f860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "MemWrite"
    .port_info 2 /INPUT 32 "Address"
    .port_info 3 /INPUT 32 "WriteData"
    .port_info 4 /OUTPUT 32 "ReadData"
L_0x130a0c0 .functor BUFZ 32, L_0x1309f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12f3710_0 .net "Address", 31 0, v0x12ebb60_0;  alias, 1 drivers
v0x12f3860_0 .net "MemWrite", 0 0, v0x12e7be0_0;  alias, 1 drivers
v0x12f3920 .array "RAM", 0 63, 31 0;
v0x12f43b0_0 .net "ReadData", 31 0, L_0x130a0c0;  alias, 1 drivers
v0x12f4470_0 .net "WriteData", 31 0, L_0x1308a90;  alias, 1 drivers
v0x12f45c0_0 .net *"_s0", 31 0, L_0x1309f30;  1 drivers
v0x12f46a0_0 .net *"_s3", 29 0, L_0x1309fd0;  1 drivers
v0x12f4780_0 .net "clk", 0 0, v0x12f7160_0;  alias, 1 drivers
v0x12f48b0_0 .var/i "i", 31 0;
v0x12f4a20_0 .var "rd0", 31 0;
v0x12f4b00_0 .var "rd1", 31 0;
v0x12f4be0_0 .var "rd10", 31 0;
v0x12f4cc0_0 .var "rd11", 31 0;
v0x12f4da0_0 .var "rd12", 31 0;
v0x12f4e80_0 .var "rd13", 31 0;
v0x12f4f60_0 .var "rd14", 31 0;
v0x12f5040_0 .var "rd15", 31 0;
v0x12f51f0_0 .var "rd16", 31 0;
v0x12f5290_0 .var "rd17", 31 0;
v0x12f5370_0 .var "rd18", 31 0;
v0x12f5450_0 .var "rd19", 31 0;
v0x12f5530_0 .var "rd2", 31 0;
v0x12f5610_0 .var "rd20", 31 0;
v0x12f56f0_0 .var "rd21", 31 0;
v0x12f57d0_0 .var "rd22", 31 0;
v0x12f58b0_0 .var "rd23", 31 0;
v0x12f5990_0 .var "rd24", 31 0;
v0x12f5a70_0 .var "rd25", 31 0;
v0x12f5b50_0 .var "rd26", 31 0;
v0x12f5c30_0 .var "rd27", 31 0;
v0x12f5d10_0 .var "rd28", 31 0;
v0x12f5df0_0 .var "rd29", 31 0;
v0x12f5ed0_0 .var "rd3", 31 0;
v0x12f5120_0 .var "rd30", 31 0;
v0x12f61a0_0 .var "rd31", 31 0;
v0x12f6280_0 .var "rd4", 31 0;
v0x12f6360_0 .var "rd5", 31 0;
v0x12f6440_0 .var "rd6", 31 0;
v0x12f6520_0 .var "rd7", 31 0;
v0x12f6600_0 .var "rd8", 31 0;
v0x12f66e0_0 .var "rd9", 31 0;
v0x12f3920_0 .array/port v0x12f3920, 0;
v0x12f3920_1 .array/port v0x12f3920, 1;
v0x12f3920_2 .array/port v0x12f3920, 2;
v0x12f3920_3 .array/port v0x12f3920, 3;
E_0x12f34c0/0 .event edge, v0x12f3920_0, v0x12f3920_1, v0x12f3920_2, v0x12f3920_3;
v0x12f3920_4 .array/port v0x12f3920, 4;
v0x12f3920_5 .array/port v0x12f3920, 5;
v0x12f3920_6 .array/port v0x12f3920, 6;
v0x12f3920_7 .array/port v0x12f3920, 7;
E_0x12f34c0/1 .event edge, v0x12f3920_4, v0x12f3920_5, v0x12f3920_6, v0x12f3920_7;
v0x12f3920_8 .array/port v0x12f3920, 8;
v0x12f3920_9 .array/port v0x12f3920, 9;
v0x12f3920_10 .array/port v0x12f3920, 10;
v0x12f3920_11 .array/port v0x12f3920, 11;
E_0x12f34c0/2 .event edge, v0x12f3920_8, v0x12f3920_9, v0x12f3920_10, v0x12f3920_11;
v0x12f3920_12 .array/port v0x12f3920, 12;
v0x12f3920_13 .array/port v0x12f3920, 13;
v0x12f3920_14 .array/port v0x12f3920, 14;
v0x12f3920_15 .array/port v0x12f3920, 15;
E_0x12f34c0/3 .event edge, v0x12f3920_12, v0x12f3920_13, v0x12f3920_14, v0x12f3920_15;
v0x12f3920_16 .array/port v0x12f3920, 16;
v0x12f3920_17 .array/port v0x12f3920, 17;
v0x12f3920_18 .array/port v0x12f3920, 18;
v0x12f3920_19 .array/port v0x12f3920, 19;
E_0x12f34c0/4 .event edge, v0x12f3920_16, v0x12f3920_17, v0x12f3920_18, v0x12f3920_19;
v0x12f3920_20 .array/port v0x12f3920, 20;
v0x12f3920_21 .array/port v0x12f3920, 21;
v0x12f3920_22 .array/port v0x12f3920, 22;
v0x12f3920_23 .array/port v0x12f3920, 23;
E_0x12f34c0/5 .event edge, v0x12f3920_20, v0x12f3920_21, v0x12f3920_22, v0x12f3920_23;
v0x12f3920_24 .array/port v0x12f3920, 24;
v0x12f3920_25 .array/port v0x12f3920, 25;
v0x12f3920_26 .array/port v0x12f3920, 26;
v0x12f3920_27 .array/port v0x12f3920, 27;
E_0x12f34c0/6 .event edge, v0x12f3920_24, v0x12f3920_25, v0x12f3920_26, v0x12f3920_27;
v0x12f3920_28 .array/port v0x12f3920, 28;
v0x12f3920_29 .array/port v0x12f3920, 29;
v0x12f3920_30 .array/port v0x12f3920, 30;
v0x12f3920_31 .array/port v0x12f3920, 31;
E_0x12f34c0/7 .event edge, v0x12f3920_28, v0x12f3920_29, v0x12f3920_30, v0x12f3920_31;
v0x12f3920_32 .array/port v0x12f3920, 32;
v0x12f3920_33 .array/port v0x12f3920, 33;
v0x12f3920_34 .array/port v0x12f3920, 34;
v0x12f3920_35 .array/port v0x12f3920, 35;
E_0x12f34c0/8 .event edge, v0x12f3920_32, v0x12f3920_33, v0x12f3920_34, v0x12f3920_35;
v0x12f3920_36 .array/port v0x12f3920, 36;
v0x12f3920_37 .array/port v0x12f3920, 37;
v0x12f3920_38 .array/port v0x12f3920, 38;
v0x12f3920_39 .array/port v0x12f3920, 39;
E_0x12f34c0/9 .event edge, v0x12f3920_36, v0x12f3920_37, v0x12f3920_38, v0x12f3920_39;
v0x12f3920_40 .array/port v0x12f3920, 40;
v0x12f3920_41 .array/port v0x12f3920, 41;
v0x12f3920_42 .array/port v0x12f3920, 42;
v0x12f3920_43 .array/port v0x12f3920, 43;
E_0x12f34c0/10 .event edge, v0x12f3920_40, v0x12f3920_41, v0x12f3920_42, v0x12f3920_43;
v0x12f3920_44 .array/port v0x12f3920, 44;
v0x12f3920_45 .array/port v0x12f3920, 45;
v0x12f3920_46 .array/port v0x12f3920, 46;
v0x12f3920_47 .array/port v0x12f3920, 47;
E_0x12f34c0/11 .event edge, v0x12f3920_44, v0x12f3920_45, v0x12f3920_46, v0x12f3920_47;
v0x12f3920_48 .array/port v0x12f3920, 48;
v0x12f3920_49 .array/port v0x12f3920, 49;
v0x12f3920_50 .array/port v0x12f3920, 50;
v0x12f3920_51 .array/port v0x12f3920, 51;
E_0x12f34c0/12 .event edge, v0x12f3920_48, v0x12f3920_49, v0x12f3920_50, v0x12f3920_51;
v0x12f3920_52 .array/port v0x12f3920, 52;
v0x12f3920_53 .array/port v0x12f3920, 53;
v0x12f3920_54 .array/port v0x12f3920, 54;
v0x12f3920_55 .array/port v0x12f3920, 55;
E_0x12f34c0/13 .event edge, v0x12f3920_52, v0x12f3920_53, v0x12f3920_54, v0x12f3920_55;
v0x12f3920_56 .array/port v0x12f3920, 56;
v0x12f3920_57 .array/port v0x12f3920, 57;
v0x12f3920_58 .array/port v0x12f3920, 58;
v0x12f3920_59 .array/port v0x12f3920, 59;
E_0x12f34c0/14 .event edge, v0x12f3920_56, v0x12f3920_57, v0x12f3920_58, v0x12f3920_59;
v0x12f3920_60 .array/port v0x12f3920, 60;
v0x12f3920_61 .array/port v0x12f3920, 61;
v0x12f3920_62 .array/port v0x12f3920, 62;
v0x12f3920_63 .array/port v0x12f3920, 63;
E_0x12f34c0/15 .event edge, v0x12f3920_60, v0x12f3920_61, v0x12f3920_62, v0x12f3920_63;
E_0x12f34c0 .event/or E_0x12f34c0/0, E_0x12f34c0/1, E_0x12f34c0/2, E_0x12f34c0/3, E_0x12f34c0/4, E_0x12f34c0/5, E_0x12f34c0/6, E_0x12f34c0/7, E_0x12f34c0/8, E_0x12f34c0/9, E_0x12f34c0/10, E_0x12f34c0/11, E_0x12f34c0/12, E_0x12f34c0/13, E_0x12f34c0/14, E_0x12f34c0/15;
L_0x1309f30 .array/port v0x12f3920, L_0x1309fd0;
L_0x1309fd0 .part v0x12ebb60_0, 2, 30;
    .scope S_0x12bd740;
T_0 ;
    %wait E_0x12c8860;
    %load/v 8, v0x12e7e20_0, 6;
    %cmp/x 8, 0, 6;
    %jmp/1 T_0.0, 4;
    %movi 14, 35, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_0.1, 4;
    %movi 14, 43, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_0.2, 4;
    %movi 14, 4, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_0.3, 4;
    %movi 14, 8, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_0.4, 4;
    %movi 14, 8, 6;
    %cmp/x 8, 14, 6;
    %jmp/1 T_0.5, 4;
    %set/v v0x12e7ca0_0, 0, 1;
    %set/v v0x12e7a10_0, 0, 1;
    %set/v v0x12e7940_0, 0, 1;
    %set/v v0x12e7ad0_0, 0, 1;
    %set/v v0x1296510_0, 0, 2;
    %set/v v0x12e7be0_0, 0, 1;
    %set/v v0x12e7880_0, 0, 1;
    %set/v v0x12e7d60_0, 0, 1;
    %jmp T_0.7;
T_0.0 ;
    %set/v v0x12e7ca0_0, 1, 1;
    %set/v v0x12e7a10_0, 0, 1;
    %set/v v0x12e7940_0, 0, 1;
    %set/v v0x12e7ad0_0, 0, 1;
    %movi 8, 2, 2;
    %set/v v0x1296510_0, 8, 2;
    %set/v v0x12e7be0_0, 0, 1;
    %set/v v0x12e7880_0, 0, 1;
    %set/v v0x12e7d60_0, 1, 1;
    %jmp T_0.7;
T_0.1 ;
    %set/v v0x12e7ca0_0, 0, 1;
    %set/v v0x12e7a10_0, 0, 1;
    %set/v v0x12e7940_0, 0, 1;
    %set/v v0x12e7ad0_0, 1, 1;
    %set/v v0x1296510_0, 0, 2;
    %set/v v0x12e7be0_0, 0, 1;
    %set/v v0x12e7880_0, 1, 1;
    %set/v v0x12e7d60_0, 1, 1;
    %jmp T_0.7;
T_0.2 ;
    %set/v v0x12e7ca0_0, 2, 1;
    %set/v v0x12e7a10_0, 0, 1;
    %set/v v0x12e7940_0, 0, 1;
    %set/v v0x12e7ad0_0, 2, 1;
    %set/v v0x1296510_0, 0, 2;
    %set/v v0x12e7be0_0, 1, 1;
    %set/v v0x12e7880_0, 1, 1;
    %set/v v0x12e7d60_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %set/v v0x12e7ca0_0, 2, 1;
    %set/v v0x12e7a10_0, 0, 1;
    %set/v v0x12e7940_0, 1, 1;
    %set/v v0x12e7ad0_0, 2, 1;
    %movi 8, 1, 2;
    %set/v v0x1296510_0, 8, 2;
    %set/v v0x12e7be0_0, 0, 1;
    %set/v v0x12e7880_0, 0, 1;
    %set/v v0x12e7d60_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %set/v v0x12e7ca0_0, 0, 1;
    %set/v v0x12e7a10_0, 0, 1;
    %set/v v0x12e7940_0, 0, 1;
    %set/v v0x12e7ad0_0, 0, 1;
    %set/v v0x1296510_0, 0, 2;
    %set/v v0x12e7be0_0, 0, 1;
    %set/v v0x12e7880_0, 1, 1;
    %set/v v0x12e7d60_0, 1, 1;
    %jmp T_0.7;
T_0.5 ;
    %set/v v0x12e7ca0_0, 2, 1;
    %set/v v0x12e7a10_0, 1, 1;
    %set/v v0x12e7940_0, 2, 1;
    %set/v v0x12e7ad0_0, 2, 1;
    %set/v v0x1296510_0, 2, 2;
    %set/v v0x12e7be0_0, 0, 1;
    %set/v v0x12e7880_0, 2, 1;
    %set/v v0x12e7d60_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12e80b0;
T_1 ;
    %wait E_0x12e82f0;
    %load/v 8, v0x12e8510_0, 6;
    %load/v 14, v0x12e8370_0, 2;
    %mov 16, 2, 6;
    %movi 22, 0, 2;
    %cmp/x 8, 16, 8;
    %jmp/1 T_1.0, 4;
    %mov 24, 2, 6;
    %movi 30, 1, 1;
    %mov 31, 2, 1;
    %cmp/x 8, 24, 8;
    %jmp/1 T_1.1, 4;
    %movi 32, 32, 6;
    %mov 38, 2, 1;
    %movi 39, 1, 1;
    %cmp/x 8, 32, 8;
    %jmp/1 T_1.2, 4;
    %movi 40, 34, 6;
    %mov 46, 2, 1;
    %movi 47, 1, 1;
    %cmp/x 8, 40, 8;
    %jmp/1 T_1.3, 4;
    %movi 48, 36, 6;
    %mov 54, 2, 1;
    %movi 55, 1, 1;
    %cmp/x 8, 48, 8;
    %jmp/1 T_1.4, 4;
    %movi 56, 37, 6;
    %mov 62, 2, 1;
    %movi 63, 1, 1;
    %cmp/x 8, 56, 8;
    %jmp/1 T_1.5, 4;
    %movi 64, 42, 6;
    %mov 70, 2, 1;
    %movi 71, 1, 1;
    %cmp/x 8, 64, 8;
    %jmp/1 T_1.6, 4;
    %movi 72, 38, 6;
    %mov 78, 2, 1;
    %movi 79, 1, 1;
    %cmp/x 8, 72, 8;
    %jmp/1 T_1.7, 4;
    %ix/load 0, 3, 0;
    %assign/v0 v0x12e8450_0, 0, 2;
    %jmp T_1.9;
T_1.0 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x12e8450_0, 0, 8;
    %jmp T_1.9;
T_1.1 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x12e8450_0, 0, 8;
    %jmp T_1.9;
T_1.2 ;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x12e8450_0, 0, 8;
    %jmp T_1.9;
T_1.3 ;
    %movi 8, 6, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x12e8450_0, 0, 8;
    %jmp T_1.9;
T_1.4 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x12e8450_0, 0, 0;
    %jmp T_1.9;
T_1.5 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x12e8450_0, 0, 8;
    %jmp T_1.9;
T_1.6 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x12e8450_0, 0, 1;
    %jmp T_1.9;
T_1.7 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x12e8450_0, 0, 8;
    %jmp T_1.9;
T_1.9 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12ebdf0;
T_2 ;
    %wait E_0x12ec0a0;
    %load/v 8, v0x12ec3d0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x12ec120_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x12ec220_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x12ec120_0, 0, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12ee490;
T_3 ;
    %ix/load 3, 0, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_0 ;
    %ix/load 3, 8, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_1 ;
    %ix/load 3, 9, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_2 ;
    %ix/load 3, 10, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_3 ;
    %ix/load 3, 11, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_4 ;
    %ix/load 3, 12, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_5 ;
    %ix/load 3, 13, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_6 ;
    %ix/load 3, 14, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_7 ;
    %ix/load 3, 15, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_8 ;
    %ix/load 3, 16, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_9 ;
    %ix/load 3, 17, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_10 ;
    %ix/load 3, 18, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_11 ;
    %ix/load 3, 19, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_12 ;
    %ix/load 3, 20, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_13 ;
    %ix/load 3, 21, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_14 ;
    %ix/load 3, 22, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_15 ;
    %ix/load 3, 23, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_16 ;
    %ix/load 3, 24, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_17 ;
    %ix/load 3, 25, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_18 ;
    %movi 8, 252, 32;
    %ix/load 3, 29, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 8;
t_19 ;
    %ix/load 3, 31, 0; address
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 0;
t_20 ;
    %end;
    .thread T_3;
    .scope S_0x12ee490;
T_4 ;
    %wait E_0x12ee780;
    %load/v 8, v0x12eeb60_0, 1;
    %jmp/0xz  T_4.0, 8;
    %load/v 8, v0x12eed60_0, 32;
    %load/v 40, v0x12eee20_0, 5;
    %pad 45, 0, 2;
    %ix/get 3, 40, 7;
    %jmp/1 t_21, 4;
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12eeca0, 0, 8;
t_21 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12eb1e0;
T_5 ;
    %wait E_0x12eb480;
    %load/v 8, v0x12eb990_0, 3;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_5.0, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_5.1, 6;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_5.2, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_5.3, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_5.4, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/v 8, v0x12eb860_0, 32;
    %load/v 40, v0x12ebaa0_0, 32;
    %add 8, 40, 32;
    %set/v v0x12ebb60_0, 8, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/v 8, v0x12eb860_0, 32;
    %load/v 40, v0x12ebaa0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x12ebb60_0, 8, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/v 8, v0x12eb860_0, 32;
    %load/v 40, v0x12ebaa0_0, 32;
    %and 8, 40, 32;
    %set/v v0x12ebb60_0, 8, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/v 8, v0x12eb860_0, 32;
    %load/v 40, v0x12ebaa0_0, 32;
    %or 8, 40, 32;
    %set/v v0x12ebb60_0, 8, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/v 8, v0x12eb860_0, 32;
    %load/v 40, v0x12ebaa0_0, 32;
    %xor 8, 40, 32;
    %set/v v0x12ebb60_0, 8, 32;
    %jmp T_5.6;
T_5.5 ;
    %load/v 8, v0x12eb860_0, 32;
    %load/v 40, v0x12ebaa0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_5.7, 8;
    %movi 9, 1, 32;
    %jmp/1  T_5.9, 8;
T_5.7 ; End of true expr.
    %jmp/0  T_5.8, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_5.9;
T_5.8 ;
    %mov 9, 0, 32; Return false value
T_5.9 ;
    %set/v v0x12ebb60_0, 9, 32;
    %jmp T_5.6;
T_5.6 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12f2a60;
T_6 ;
    %vpi_call/w 13 11 "$readmemh", "data.txt", v0x12f31d0 {0 0};
    %end;
    .thread T_6;
    .scope S_0x12f32f0;
T_7 ;
    %set/v v0x12f48b0_0, 0, 32;
T_7.0 ;
    %load/v 8, v0x12f48b0_0, 32;
    %cmpi/s 8, 64, 32;
    %jmp/0xz T_7.1, 5;
    %ix/getv/s 3, v0x12f48b0_0;
    %jmp/1 t_22, 4;
    %ix/load 1, 0, 0;
    %set/av v0x12f3920, 0, 32;
t_22 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x12f48b0_0, 32;
    %set/v v0x12f48b0_0, 8, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x12f32f0;
T_8 ;
    %wait E_0x12ee780;
    %load/v 8, v0x12f3860_0, 1;
    %pad 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_8.0, 4;
    %load/v 8, v0x12f4470_0, 32;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_8.2, 4;
    %load/x1p 40, v0x12f3710_0, 30;
    %jmp T_8.3;
T_8.2 ;
    %mov 40, 2, 30;
T_8.3 ;
; Save base=40 wid=30 in lookaside.
    %ix/get 3, 40, 30;
    %jmp/1 t_23, 4;
    %ix/load 1, 0, 0; part off
    %ix/load 0, 32, 0; word width
    %assign/av v0x12f3920, 0, 8;
t_23 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12f32f0;
T_9 ;
    %wait E_0x12f34c0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f4a20_0, 8, 32;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f4b00_0, 8, 32;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5530_0, 8, 32;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5ed0_0, 8, 32;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f6280_0, 8, 32;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f6360_0, 8, 32;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f6440_0, 8, 32;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f6520_0, 8, 32;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f6600_0, 8, 32;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f66e0_0, 8, 32;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f4be0_0, 8, 32;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f4cc0_0, 8, 32;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f4da0_0, 8, 32;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f4e80_0, 8, 32;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f4f60_0, 8, 32;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5040_0, 8, 32;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f51f0_0, 8, 32;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5290_0, 8, 32;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5370_0, 8, 32;
    %ix/load 3, 19, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5450_0, 8, 32;
    %ix/load 3, 20, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5610_0, 8, 32;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f56f0_0, 8, 32;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f57d0_0, 8, 32;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f58b0_0, 8, 32;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5990_0, 8, 32;
    %ix/load 3, 25, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5a70_0, 8, 32;
    %ix/load 3, 26, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5b50_0, 8, 32;
    %ix/load 3, 27, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5c30_0, 8, 32;
    %ix/load 3, 28, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5d10_0, 8, 32;
    %ix/load 3, 29, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5df0_0, 8, 32;
    %ix/load 3, 30, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f5120_0, 8, 32;
    %ix/load 3, 31, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x12f3920, 32;
    %set/v v0x12f61a0_0, 8, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12b6fb0;
T_10 ;
    %vpi_call/w 2 22 "$dumpfile", "dump.vcd" {0 0};
    %vpi_call/w 2 23 "$dumpvars" {0 0};
    %end;
    .thread T_10;
    .scope S_0x12b6fb0;
T_11 ;
    %delay 5, 0;
    %load/v 8, v0x12f7160_0, 1;
    %inv 8, 1;
    %set/v v0x12f7160_0, 8, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12b6fb0;
T_12 ;
    %set/v v0x12f7160_0, 0, 1;
    %set/v v0x12f7200_0, 1, 1;
    %delay 10, 0;
    %set/v v0x12f7200_0, 0, 1;
    %delay 100, 0;
    %vpi_call/w 2 33 "$finish" {0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
    "./Control.v";
    "./ALU_control.v";
    "./MUX.v";
    "./Sign_Extend.v";
    "./ALU.v";
    "./PC.v";
    "./Adder.v";
    "./Shift_Left_2.v";
    "./Registers.v";
    "./Instruction_memory.v";
    "./Data_Memory.v";
