// Seed: 934366081
module module_0 ();
  bit id_1;
  always @(posedge -1'b0) begin : LABEL_0
    id_1 <= id_1;
  end
  assign id_1 = 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout tri id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  reg id_5;
  assign id_5 = id_4 && 1 != 1'b0;
  assign (pull1, supply0) id_4 = -1;
  initial begin : LABEL_0
    id_5 = id_4;
  end
endmodule
