#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x13e606350 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x13e6064e0 .scope module, "wrapper_alu" "wrapper_alu" 3 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
o0x120008010 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13e617a10_0 .net "a", 15 0, o0x120008010;  0 drivers
o0x120008040 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e617aa0_0 .net "alu_en", 0 0, o0x120008040;  0 drivers
o0x120008070 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13e617b30_0 .net "alu_func", 3 0, o0x120008070;  0 drivers
o0x1200080d0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x13e617be0_0 .net "b", 15 0, o0x1200080d0;  0 drivers
o0x120008100 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e617c90_0 .net "clk", 0 0, o0x120008100;  0 drivers
v0x13e617d60_0 .net "cmp_eq", 0 0, L_0x13e6181a0;  1 drivers
v0x13e617e10_0 .net "cmp_lt", 0 0, L_0x13e618210;  1 drivers
v0x13e617ec0_0 .net "out", 15 0, L_0x13e6180f0;  1 drivers
o0x120008280 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e617f70_0 .net "reset", 0 0, o0x120008280;  0 drivers
S_0x13e606780 .scope module, "inst_alu" "alu" 3 25, 4 13 0, S_0x13e6064e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "alu_en";
    .port_info 3 /INPUT 4 "alu_func";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "out";
    .port_info 7 /OUTPUT 1 "cmp_lt";
    .port_info 8 /OUTPUT 1 "cmp_eq";
P_0x13e606940 .param/l "alu_add" 1 4 32, C4<0000>;
P_0x13e606980 .param/l "alu_and" 1 4 36, C4<0100>;
P_0x13e6069c0 .param/l "alu_cmp" 1 4 40, C4<1000>;
P_0x13e606a00 .param/l "alu_div" 1 4 35, C4<0011>;
P_0x13e606a40 .param/l "alu_mul" 1 4 34, C4<0010>;
P_0x13e606a80 .param/l "alu_or" 1 4 37, C4<0101>;
P_0x13e606ac0 .param/l "alu_sll" 1 4 39, C4<1111>;
P_0x13e606b00 .param/l "alu_srl" 1 4 38, C4<0110>;
P_0x13e606b40 .param/l "alu_sub" 1 4 33, C4<0001>;
L_0x13e6180f0 .functor BUFZ 16, v0x13e617180_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13e6181a0 .functor BUFZ 1, v0x13e617610_0, C4<0>, C4<0>, C4<0>;
L_0x13e618210 .functor BUFZ 1, v0x13e6176a0_0, C4<0>, C4<0>, C4<0>;
L_0x13e6182e0 .functor BUFZ 1, v0x13e617740_0, C4<0>, C4<0>, C4<0>;
v0x13e606f60_0 .net "a", 15 0, o0x120008010;  alias, 0 drivers
v0x13e617020_0 .net "alu_en", 0 0, o0x120008040;  alias, 0 drivers
v0x13e6170c0_0 .net "alu_func", 3 0, o0x120008070;  alias, 0 drivers
v0x13e617180_0 .var "alu_reg_out", 15 0;
v0x13e617230_0 .net "b", 15 0, o0x1200080d0;  alias, 0 drivers
v0x13e617320_0 .net "clk", 0 0, o0x120008100;  alias, 0 drivers
v0x13e6173c0_0 .net "cmp_eq", 0 0, L_0x13e6181a0;  alias, 1 drivers
v0x13e617460_0 .net "cmp_lt", 0 0, L_0x13e618210;  alias, 1 drivers
v0x13e617500_0 .net "cmp_lte", 0 0, L_0x13e6182e0;  1 drivers
v0x13e617610_0 .var "cmp_reg_eq", 0 0;
v0x13e6176a0_0 .var "cmp_reg_lt", 0 0;
v0x13e617740_0 .var "cmp_reg_lte", 0 0;
v0x13e6177e0_0 .net "out", 15 0, L_0x13e6180f0;  alias, 1 drivers
v0x13e617890_0 .net "reset", 0 0, o0x120008280;  alias, 0 drivers
E_0x13e606f10 .event posedge, v0x13e617320_0;
    .scope S_0x13e606780;
T_0 ;
    %wait E_0x13e606f10;
    %load/vec4 v0x13e617890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e617180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e6176a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e617740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e617610_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13e617020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x13e6170c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e617180_0, 0;
    %jmp T_0.15;
T_0.4 ;
    %load/vec4 v0x13e606f60_0;
    %load/vec4 v0x13e617230_0;
    %add;
    %assign/vec4 v0x13e617180_0, 0;
    %jmp T_0.15;
T_0.5 ;
    %load/vec4 v0x13e606f60_0;
    %load/vec4 v0x13e617230_0;
    %sub;
    %assign/vec4 v0x13e617180_0, 0;
    %jmp T_0.15;
T_0.6 ;
    %load/vec4 v0x13e606f60_0;
    %load/vec4 v0x13e617230_0;
    %mul;
    %assign/vec4 v0x13e617180_0, 0;
    %jmp T_0.15;
T_0.7 ;
    %load/vec4 v0x13e606f60_0;
    %load/vec4 v0x13e617230_0;
    %div;
    %assign/vec4 v0x13e617180_0, 0;
    %jmp T_0.15;
T_0.8 ;
    %load/vec4 v0x13e606f60_0;
    %load/vec4 v0x13e617230_0;
    %and;
    %assign/vec4 v0x13e617180_0, 0;
    %jmp T_0.15;
T_0.9 ;
    %load/vec4 v0x13e606f60_0;
    %load/vec4 v0x13e617230_0;
    %or;
    %assign/vec4 v0x13e617180_0, 0;
    %jmp T_0.15;
T_0.10 ;
    %load/vec4 v0x13e606f60_0;
    %load/vec4 v0x13e617230_0;
    %and;
    %assign/vec4 v0x13e617180_0, 0;
    %jmp T_0.15;
T_0.11 ;
    %load/vec4 v0x13e606f60_0;
    %load/vec4 v0x13e617230_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x13e617180_0, 0;
    %jmp T_0.15;
T_0.12 ;
    %load/vec4 v0x13e606f60_0;
    %load/vec4 v0x13e617230_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x13e617180_0, 0;
    %jmp T_0.15;
T_0.13 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x13e617180_0, 0;
    %load/vec4 v0x13e606f60_0;
    %load/vec4 v0x13e617230_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v0x13e6176a0_0, 0;
    %load/vec4 v0x13e606f60_0;
    %load/vec4 v0x13e617230_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x13e617610_0, 0;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13e6064e0;
T_1 ;
    %vpi_call/w 3 39 "$dumpfile", "minigpu_alu.vcd" {0 0 0};
    %vpi_call/w 3 40 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x13e6064e0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/Users/mhui/Documents/proj_hdl/proj_minigpu/wrapper/alu/wrapper_alu.v";
    "./../../src/alu/alu.v";
