================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Mon Nov 25 20:43:56 +0800 2024
    * Version:         2024.1 (Build 5069499 on May 21 2024)
    * Project:         calculate
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  2.5 ns
    * C-Synthesis target clock:    2.5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              1074
FF:               1490
DSP:              12
BRAM:             0
URAM:             0
SRL:              51


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 2.500       |
| Post-Synthesis | 2.376       |
| Post-Route     | 2.432       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+--------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                 | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+--------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                 | 1074 | 1490 | 12  |      |      |     |        |      |         |          |        |
|   (inst)                             | 931  | 1251 |     |      |      |     |        |      |         |          |        |
|   add_38ns_38ns_38_2_1_U7            | 10   | 31   |     |      |      |     |        |      |         |          |        |
|   add_38ns_38ns_38_2_1_U8            | 10   | 31   |     |      |      |     |        |      |         |          |        |
|   add_54ns_54ns_54_2_1_U10           | 21   | 51   |     |      |      |     |        |      |         |          |        |
|   add_54ns_54ns_54_2_1_U9            | 21   | 44   |     |      |      |     |        |      |         |          |        |
|   mac_muladd_9ns_9ns_19ns_20_4_1_U12 |      |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9ns_9ns_19ns_20_4_1_U15 |      |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9ns_9ns_26ns_26_4_1_U14 |      |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9ns_9ns_26ns_26_4_1_U17 |      |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9ns_9ns_28ns_28_4_1_U13 |      |      | 1   |      |      |     |        |      |         |          |        |
|   mac_muladd_9ns_9ns_28ns_28_4_1_U16 |      |      | 1   |      |      |     |        |      |         |          |        |
|   mul_9ns_9ns_18_5_1_U1              |      |      | 1   |      |      |     |        |      |         |          |        |
|   mul_9ns_9ns_18_5_1_U2              |      |      | 1   |      |      |     |        |      |         |          |        |
|   mul_9ns_9ns_18_5_1_U3              |      |      | 1   |      |      |     |        |      |         |          |        |
|   mul_9ns_9ns_18_5_1_U4              |      |      | 1   |      |      |     |        |      |         |          |        |
|   mul_9ns_9ns_18_5_1_U5              |      |      | 1   |      |      |     |        |      |         |          |        |
|   mul_9ns_9ns_18_5_1_U6              |      |      | 1   |      |      |     |        |      |         |          |        |
|   sub_55ns_55ns_55_2_1_U11           | 81   | 82   |     |      |      |     |        |      |         |          |        |
+--------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.02%  | OK     |
| FD                                                        | 50%       | 1.40%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.29%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 5.45%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.45%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 1      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.19   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                      | ENDPOINT PIN                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                     |                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.068 | add07_reg_1266_reg[0]/C             | tmp_reg_1302_reg[0]/D                   |            8 |          2 |          2.459 |          1.669 |        0.790 |
| Path2 | 0.118 | add07_1_reg_1278_reg[1]/C           | add0F_1_reg_1296_reg[25]/D              |            8 |          2 |          2.408 |          1.739 |        0.669 |
| Path3 | 0.143 | add07_1_reg_1278_reg[0]/C           | tmp_1_reg_1307_reg[0]/D                 |            8 |          2 |          2.341 |          1.728 |        0.613 |
| Path4 | 0.160 | h2_hm_m2_hl_l2_ml_reg_1540_reg[4]/C | sub_55ns_55ns_55_2_1_U11/carry_s1_reg/D |            7 |          2 |          2.158 |          1.553 |        0.605 |
| Path5 | 0.162 | add23_reg_1151_reg[0]/C             | add03_reg_1226_reg[25]/D                |            8 |          2 |          2.322 |          1.679 |        0.643 |
+-------+-------+-------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------+----------------------+
    | Path1 Cells                                 | Primitive Type       |
    +---------------------------------------------+----------------------+
    | add07_reg_1266_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | add0F_reg_1290[0]_i_5                       | LUT.others.LUT2      |
    | add0F_reg_1290_reg[0]_i_1                   | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_22                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_17                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_12                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_7                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_2                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_1                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]                         | FLOP_LATCH.flop.FDRE |
    | add07_1_reg_1278_reg[1]                     | FLOP_LATCH.flop.FDRE |
    | add0F_1_reg_1296[3]_i_4                     | LUT.others.LUT2      |
    | add0F_1_reg_1296_reg[3]_i_1                 | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[7]_i_1                 | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[11]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[15]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[19]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[23]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[26]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[25]                    | FLOP_LATCH.flop.FDRE |
    | add07_1_reg_1278_reg[0]                     | FLOP_LATCH.flop.FDRE |
    | add0F_1_reg_1296[0]_i_5                     | LUT.others.LUT2      |
    | add0F_1_reg_1296_reg[0]_i_1                 | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_22                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_17                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_12                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_7                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_2                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_1                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | h2_hm_m2_hl_l2_ml_reg_1540_reg[4]           | FLOP_LATCH.flop.FDRE |
    | sub_55ns_55ns_55_2_1_U11/sum_s1[7]_i_5      | LUT.others.LUT2      |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[7]_i_1  | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[11]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[15]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[19]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[23]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[26]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/carry_s1_reg       | FLOP_LATCH.flop.FDRE |
    | add23_reg_1151_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | add03_reg_1226[3]_i_5                       | LUT.others.LUT2      |
    | add03_reg_1226_reg[3]_i_1                   | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[7]_i_1                   | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[11]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[15]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[19]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[23]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[25]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[25]                      | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------+----------------------+

    +---------------------------------------------+----------------------+
    | Path2 Cells                                 | Primitive Type       |
    +---------------------------------------------+----------------------+
    | add07_reg_1266_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | add0F_reg_1290[0]_i_5                       | LUT.others.LUT2      |
    | add0F_reg_1290_reg[0]_i_1                   | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_22                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_17                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_12                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_7                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_2                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_1                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]                         | FLOP_LATCH.flop.FDRE |
    | add07_1_reg_1278_reg[1]                     | FLOP_LATCH.flop.FDRE |
    | add0F_1_reg_1296[3]_i_4                     | LUT.others.LUT2      |
    | add0F_1_reg_1296_reg[3]_i_1                 | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[7]_i_1                 | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[11]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[15]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[19]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[23]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[26]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[25]                    | FLOP_LATCH.flop.FDRE |
    | add07_1_reg_1278_reg[0]                     | FLOP_LATCH.flop.FDRE |
    | add0F_1_reg_1296[0]_i_5                     | LUT.others.LUT2      |
    | add0F_1_reg_1296_reg[0]_i_1                 | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_22                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_17                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_12                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_7                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_2                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_1                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | h2_hm_m2_hl_l2_ml_reg_1540_reg[4]           | FLOP_LATCH.flop.FDRE |
    | sub_55ns_55ns_55_2_1_U11/sum_s1[7]_i_5      | LUT.others.LUT2      |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[7]_i_1  | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[11]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[15]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[19]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[23]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[26]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/carry_s1_reg       | FLOP_LATCH.flop.FDRE |
    | add23_reg_1151_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | add03_reg_1226[3]_i_5                       | LUT.others.LUT2      |
    | add03_reg_1226_reg[3]_i_1                   | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[7]_i_1                   | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[11]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[15]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[19]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[23]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[25]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[25]                      | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------+----------------------+

    +---------------------------------------------+----------------------+
    | Path3 Cells                                 | Primitive Type       |
    +---------------------------------------------+----------------------+
    | add07_reg_1266_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | add0F_reg_1290[0]_i_5                       | LUT.others.LUT2      |
    | add0F_reg_1290_reg[0]_i_1                   | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_22                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_17                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_12                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_7                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_2                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_1                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]                         | FLOP_LATCH.flop.FDRE |
    | add07_1_reg_1278_reg[1]                     | FLOP_LATCH.flop.FDRE |
    | add0F_1_reg_1296[3]_i_4                     | LUT.others.LUT2      |
    | add0F_1_reg_1296_reg[3]_i_1                 | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[7]_i_1                 | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[11]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[15]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[19]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[23]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[26]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[25]                    | FLOP_LATCH.flop.FDRE |
    | add07_1_reg_1278_reg[0]                     | FLOP_LATCH.flop.FDRE |
    | add0F_1_reg_1296[0]_i_5                     | LUT.others.LUT2      |
    | add0F_1_reg_1296_reg[0]_i_1                 | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_22                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_17                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_12                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_7                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_2                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_1                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | h2_hm_m2_hl_l2_ml_reg_1540_reg[4]           | FLOP_LATCH.flop.FDRE |
    | sub_55ns_55ns_55_2_1_U11/sum_s1[7]_i_5      | LUT.others.LUT2      |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[7]_i_1  | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[11]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[15]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[19]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[23]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[26]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/carry_s1_reg       | FLOP_LATCH.flop.FDRE |
    | add23_reg_1151_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | add03_reg_1226[3]_i_5                       | LUT.others.LUT2      |
    | add03_reg_1226_reg[3]_i_1                   | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[7]_i_1                   | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[11]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[15]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[19]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[23]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[25]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[25]                      | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------+----------------------+

    +---------------------------------------------+----------------------+
    | Path4 Cells                                 | Primitive Type       |
    +---------------------------------------------+----------------------+
    | add07_reg_1266_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | add0F_reg_1290[0]_i_5                       | LUT.others.LUT2      |
    | add0F_reg_1290_reg[0]_i_1                   | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_22                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_17                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_12                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_7                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_2                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_1                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]                         | FLOP_LATCH.flop.FDRE |
    | add07_1_reg_1278_reg[1]                     | FLOP_LATCH.flop.FDRE |
    | add0F_1_reg_1296[3]_i_4                     | LUT.others.LUT2      |
    | add0F_1_reg_1296_reg[3]_i_1                 | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[7]_i_1                 | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[11]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[15]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[19]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[23]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[26]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[25]                    | FLOP_LATCH.flop.FDRE |
    | add07_1_reg_1278_reg[0]                     | FLOP_LATCH.flop.FDRE |
    | add0F_1_reg_1296[0]_i_5                     | LUT.others.LUT2      |
    | add0F_1_reg_1296_reg[0]_i_1                 | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_22                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_17                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_12                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_7                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_2                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_1                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | h2_hm_m2_hl_l2_ml_reg_1540_reg[4]           | FLOP_LATCH.flop.FDRE |
    | sub_55ns_55ns_55_2_1_U11/sum_s1[7]_i_5      | LUT.others.LUT2      |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[7]_i_1  | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[11]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[15]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[19]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[23]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[26]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/carry_s1_reg       | FLOP_LATCH.flop.FDRE |
    | add23_reg_1151_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | add03_reg_1226[3]_i_5                       | LUT.others.LUT2      |
    | add03_reg_1226_reg[3]_i_1                   | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[7]_i_1                   | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[11]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[15]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[19]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[23]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[25]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[25]                      | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------+----------------------+

    +---------------------------------------------+----------------------+
    | Path5 Cells                                 | Primitive Type       |
    +---------------------------------------------+----------------------+
    | add07_reg_1266_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | add0F_reg_1290[0]_i_5                       | LUT.others.LUT2      |
    | add0F_reg_1290_reg[0]_i_1                   | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_22                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_17                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_12                    | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_7                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_2                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]_i_1                     | CARRY.others.CARRY4  |
    | tmp_reg_1302_reg[0]                         | FLOP_LATCH.flop.FDRE |
    | add07_1_reg_1278_reg[1]                     | FLOP_LATCH.flop.FDRE |
    | add0F_1_reg_1296[3]_i_4                     | LUT.others.LUT2      |
    | add0F_1_reg_1296_reg[3]_i_1                 | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[7]_i_1                 | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[11]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[15]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[19]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[23]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[26]_i_1                | CARRY.others.CARRY4  |
    | add0F_1_reg_1296_reg[25]                    | FLOP_LATCH.flop.FDRE |
    | add07_1_reg_1278_reg[0]                     | FLOP_LATCH.flop.FDRE |
    | add0F_1_reg_1296[0]_i_5                     | LUT.others.LUT2      |
    | add0F_1_reg_1296_reg[0]_i_1                 | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_22                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_17                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_12                  | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_7                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_2                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]_i_1                   | CARRY.others.CARRY4  |
    | tmp_1_reg_1307_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | h2_hm_m2_hl_l2_ml_reg_1540_reg[4]           | FLOP_LATCH.flop.FDRE |
    | sub_55ns_55ns_55_2_1_U11/sum_s1[7]_i_5      | LUT.others.LUT2      |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[7]_i_1  | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[11]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[15]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[19]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[23]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/sum_s1_reg[26]_i_1 | CARRY.others.CARRY4  |
    | sub_55ns_55ns_55_2_1_U11/carry_s1_reg       | FLOP_LATCH.flop.FDRE |
    | add23_reg_1151_reg[0]                       | FLOP_LATCH.flop.FDRE |
    | add03_reg_1226[3]_i_5                       | LUT.others.LUT2      |
    | add03_reg_1226_reg[3]_i_1                   | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[7]_i_1                   | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[11]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[15]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[19]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[23]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[25]_i_1                  | CARRY.others.CARRY4  |
    | add03_reg_1226_reg[25]                      | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/calculate_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/calculate_failfast_routed.rpt                 |
| status                   | impl/verilog/report/calculate_status_routed.rpt                   |
| timing                   | impl/verilog/report/calculate_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/calculate_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/calculate_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/calculate_utilization_hierarchical_routed.rpt |
+--------------------------+-------------------------------------------------------------------+


