Description:

  Generate synthesized design checkpoint for the specified IP


Arguments:

  <ip_file> - Specify the name of the IP file for which the design checkpoint file
  needs to be generated. 

  -quiet - (Optional) Execute the command quietly, ignoring any command line errors
  and returning no messages. The command also returns TCL_OK regardless of any errors
  encountered during execution.

  -verbose - (Optional) Temporarily override any message limits and return all messages
  from this command.

  Note: Message limits can be defined with the set_msg_config command.

Examples:

  The following command will generate the synthesized design checkpoint file "v_axi4s_vid_out_0.dcp"

  % create_project project_1 ./project_1 -part xc7vx485tffg1157-1
  % set_property target_language VHDL [current_project]
  % set_property simulator_language Verilog [current_project]
  % create_ip -name v_axi4s_vid_out -version 3.0 -vendor xilinx.com -library ip -module_name v_axi4s_vid_out_0
  % generate_netlist_ip [get_files v_axi4s_vid_out_0.xci]

  Verify that the DCP file is generated in the IP directory. Check the "NAME" property value from report_property.

  % report_property [get_files v_axi4s_vid_out_0.dcp]

See Also:

   * add_files
   * create_ip
   * get_files
   * get_property
   * report_property
   * synth_design
   * write_verilog
   * write_vhdl
