============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.13-s073_1
  Generated on:           Apr 13 2025  05:12:23 pm
  Module:                 mla_accumulator
  Operating conditions:   TT_1P00V_85C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-225 ps) Setup Check with Pin acc_sum_reg[28]/CLK->D
          Group: clk
     Startpoint: (R) acc_sum_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (R) acc_sum_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+       2            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=       2            0     
                                              
             Setup:-      20                  
     Required Time:=     -18                  
      Launch Clock:-       0                  
         Data Path:-     208                  
             Slack:=    -225                  

#-------------------------------------------------------------------------------------------------------------------------------
#               Timing Point                Flags    Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------
  acc_sum_reg[3]/CLK                        -       -      R     (arrival)                160    -     0     0       0    (-,-) 
  acc_sum_reg[3]/Q                          -       CLK->Q R     DFFRPQ_X2_9T_SG40RVT       4  6.2    16    53      53    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3545/Z       -       CLK->Z F     CKIN_X3_9T_SG40RVT         2  2.8     8     8      61    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3462__3680/Z -       A2->Z  R     AOI22_X1P5_9T_SG40RVT      2  3.0    15    13      74    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3424/Z       -       A->Z   F     IN_X1_9T_SG40RVT           1  1.7     8     8      82    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3396__2883/Z -       D1->Z  R     MX2I_X2_9T_SG40RVT         2  3.5    20    16      98    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3357__6417/Z -       CLK->Z F     CKND2_X2_9T_SG40RVT        2  3.1    13    13     110    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3278__3680/Z -       A1->Z  R     AOI21_X2_9T_SG40RVT        1  3.7    16    14     125    (-,-) 
  fopt3599/Z                                -       CLK->Z F     CKIN_X4_9T_SG40RVT         2  5.3     8     9     134    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3263__1666/Z -       A2->Z  R     OAI21_X4_9T_SG40RVT        5  6.7    13    13     146    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3261__2346/Z -       B->Z   F     ND2_X2_9T_SG40RVT          1  3.9    13    14     160    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3249__1881/Z -       B->Z   R     ND2_X4_9T_SG40RVT          4  8.2     9    10     170    (-,-) 
  fopt3614/Z                                -       CLK->Z F     CKIN_X6_9T_SG40RVT        13 12.9     8     9     178    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3228__4319/Z -       A->Z   R     NR2_X0P5_9T_SG40RVT        2  1.8    12    13     191    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3222/Z       -       A->Z   F     IN_X0P7_9T_SG40RVT         1  0.8     6     6     197    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3195__1617/Z -       D0->Z  R     MX2I_X1_9T_SG40RVT         1  0.8    14    11     208    (-,-) 
  acc_sum_reg[28]/D                         <<<     -      R     DFFRPQ_X1_9T_SG40RVT       1    -     -     0     208    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------

