Log for QUEUE_SIZE = 64

Frequency: 50 MHz -> Synthesis: 55 s
Frequency: 50 MHz -> Implementation: 73 s
Frequency: 50 MHz -> Power: 0.238 W
Frequency: 50 MHz -> Slice LUTs Util%: 46.62 %
Frequency: 50 MHz -> Slice Registers Util%: 10.18 %
Frequency: 50 MHz -> WNS: 0.193 ns
Frequency: 50 MHz -> Achieved Frequency: 50.487 MHz


Frequency: 60 MHz -> Synthesis: 54 s
Frequency: 60 MHz -> Implementation: 79 s
Frequency: 60 MHz -> Power: 0.272 W
Frequency: 60 MHz -> Slice LUTs Util%: 46.77 %
Frequency: 60 MHz -> Slice Registers Util%: 10.19 %
Frequency: 60 MHz -> WNS: -2.674 ns
Frequency: 60 MHz -> Achieved Frequency: 51.705 MHz


Frequency: 70 MHz -> Synthesis: 54 s
Frequency: 70 MHz -> Implementation: 80 s
Frequency: 70 MHz -> Power: 0.302 W
Frequency: 70 MHz -> Slice LUTs Util%: 46.88 %
Frequency: 70 MHz -> Slice Registers Util%: 10.21 %
Frequency: 70 MHz -> WNS: -6.261 ns
Frequency: 70 MHz -> Achieved Frequency: 48.670 MHz


Frequency: 80 MHz -> Synthesis: 54 s
Frequency: 80 MHz -> Implementation: 80 s
Frequency: 80 MHz -> Power: 0.335 W
Frequency: 80 MHz -> Slice LUTs Util%: 47.00 %
Frequency: 80 MHz -> Slice Registers Util%: 10.19 %
Frequency: 80 MHz -> WNS: -7.207 ns
Frequency: 80 MHz -> Achieved Frequency: 50.743 MHz


Frequency: 90 MHz -> Synthesis: 54 s
Frequency: 90 MHz -> Implementation: 85 s
Frequency: 90 MHz -> Power: 0.372 W
Frequency: 90 MHz -> Slice LUTs Util%: 47.06 %
Frequency: 90 MHz -> Slice Registers Util%: 10.18 %
Frequency: 90 MHz -> WNS: -9.664 ns
Frequency: 90 MHz -> Achieved Frequency: 48.135 MHz


Frequency: 100 MHz -> Synthesis: 54 s
Frequency: 100 MHz -> Implementation: 86 s
Frequency: 100 MHz -> Power: 0.405 W
Frequency: 100 MHz -> Slice LUTs Util%: 47.10 %
Frequency: 100 MHz -> Slice Registers Util%: 10.18 %
Frequency: 100 MHz -> WNS: -10.458 ns
Frequency: 100 MHz -> Achieved Frequency: 48.881 MHz


Frequency: 110 MHz -> Synthesis: 54 s
Frequency: 110 MHz -> Implementation: 92 s
Frequency: 110 MHz -> Power: 0.438 W
Frequency: 110 MHz -> Slice LUTs Util%: 47.13 %
Frequency: 110 MHz -> Slice Registers Util%: 10.22 %
Frequency: 110 MHz -> WNS: -10.806 ns
Frequency: 110 MHz -> Achieved Frequency: 50.259 MHz


Frequency: 120 MHz -> Synthesis: 54 s
Frequency: 120 MHz -> Implementation: 78 s
Frequency: 120 MHz -> Power: 0.473 W
Frequency: 120 MHz -> Slice LUTs Util%: 47.14 %
Frequency: 120 MHz -> Slice Registers Util%: 10.18 %
Frequency: 120 MHz -> WNS: -12.415 ns
Frequency: 120 MHz -> Achieved Frequency: 48.197 MHz


Frequency: 130 MHz -> Synthesis: 55 s
Frequency: 130 MHz -> Implementation: 78 s
Frequency: 130 MHz -> Power: 0.508 W
Frequency: 130 MHz -> Slice LUTs Util%: 47.14 %
Frequency: 130 MHz -> Slice Registers Util%: 10.18 %
Frequency: 130 MHz -> WNS: -13.020 ns
Frequency: 130 MHz -> Achieved Frequency: 48.280 MHz


Frequency: 140 MHz -> Synthesis: 55 s
Frequency: 140 MHz -> Implementation: 87 s
Frequency: 140 MHz -> Power: 0.542 W
Frequency: 140 MHz -> Slice LUTs Util%: 47.19 %
Frequency: 140 MHz -> Slice Registers Util%: 10.19 %
Frequency: 140 MHz -> WNS: -11.310 ns
Frequency: 140 MHz -> Achieved Frequency: 54.192 MHz


Frequency: 150 MHz -> Synthesis: 54 s
Frequency: 150 MHz -> Implementation: 72 s
Frequency: 150 MHz -> Power: 0.574 W
Frequency: 150 MHz -> Slice LUTs Util%: 47.15 %
Frequency: 150 MHz -> Slice Registers Util%: 10.18 %
Frequency: 150 MHz -> WNS: -12.962 ns
Frequency: 150 MHz -> Achieved Frequency: 50.946 MHz


Frequency: 160 MHz -> Synthesis: 54 s
Frequency: 160 MHz -> Implementation: 81 s
Frequency: 160 MHz -> Power: 0.607 W
Frequency: 160 MHz -> Slice LUTs Util%: 47.16 %
Frequency: 160 MHz -> Slice Registers Util%: 10.26 %
Frequency: 160 MHz -> WNS: -13.813 ns
Frequency: 160 MHz -> Achieved Frequency: 49.843 MHz


Frequency: 170 MHz -> Synthesis: 54 s
Frequency: 170 MHz -> Implementation: 92 s
Frequency: 170 MHz -> Power: 0.641 W
Frequency: 170 MHz -> Slice LUTs Util%: 47.17 %
Frequency: 170 MHz -> Slice Registers Util%: 10.26 %
Frequency: 170 MHz -> WNS: -14.021 ns
Frequency: 170 MHz -> Achieved Frequency: 50.243 MHz


Frequency: 180 MHz -> Synthesis: 56 s
Frequency: 180 MHz -> Implementation: 81 s
Frequency: 180 MHz -> Power: 0.670 W
Frequency: 180 MHz -> Slice LUTs Util%: 47.16 %
Frequency: 180 MHz -> Slice Registers Util%: 10.22 %
Frequency: 180 MHz -> WNS: -14.782 ns
Frequency: 180 MHz -> Achieved Frequency: 49.170 MHz


Frequency: 190 MHz -> Synthesis: 54 s
Frequency: 190 MHz -> Implementation: 83 s
Frequency: 190 MHz -> Power: 0.705 W
Frequency: 190 MHz -> Slice LUTs Util%: 47.17 %
Frequency: 190 MHz -> Slice Registers Util%: 10.20 %
Frequency: 190 MHz -> WNS: -14.916 ns
Frequency: 190 MHz -> Achieved Frequency: 49.556 MHz


Frequency: 200 MHz -> Synthesis: 54 s
Frequency: 200 MHz -> Implementation: 92 s
Frequency: 200 MHz -> Power: 0.740 W
Frequency: 200 MHz -> Slice LUTs Util%: 47.17 %
Frequency: 200 MHz -> Slice Registers Util%: 10.21 %
Frequency: 200 MHz -> WNS: -14.698 ns
Frequency: 200 MHz -> Achieved Frequency: 50.767 MHz


