--
--	Conversion of Additional_HD.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Sep 30 21:41:35 2023
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__D1_B_net_0 : bit;
SIGNAL Net_3236 : bit;
SIGNAL tmpFB_0__D1_B_net_0 : bit;
SIGNAL tmpIO_0__D1_B_net_0 : bit;
TERMINAL tmpSIOVREF__D1_B_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__D1_B_net_0 : bit;
SIGNAL Net_8964 : bit;
TERMINAL Net_189 : bit;
TERMINAL Net_264 : bit;
SIGNAL Net_402 : bit;
SIGNAL \Comp_3:Net_1\ : bit;
SIGNAL Net_398 : bit;
SIGNAL \Comp_3:Net_9\ : bit;
SIGNAL tmpOE__Sout_M1_net_0 : bit;
SIGNAL Net_403 : bit;
SIGNAL tmpFB_0__Sout_M1_net_0 : bit;
SIGNAL tmpIO_0__Sout_M1_net_0 : bit;
TERMINAL tmpSIOVREF__Sout_M1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Sout_M1_net_0 : bit;
SIGNAL tmpOE__Sin_M2_net_0 : bit;
SIGNAL tmpFB_0__Sin_M2_net_0 : bit;
TERMINAL Net_612 : bit;
SIGNAL tmpIO_0__Sin_M2_net_0 : bit;
TERMINAL tmpSIOVREF__Sin_M2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Sin_M2_net_0 : bit;
SIGNAL Net_131 : bit;
SIGNAL Net_134 : bit;
SIGNAL \Timer_1:Net_260\ : bit;
SIGNAL \Timer_1:Net_266\ : bit;
SIGNAL \Timer_1:Net_51\ : bit;
SIGNAL \Timer_1:Net_261\ : bit;
SIGNAL \Timer_1:Net_57\ : bit;
SIGNAL Net_502 : bit;
SIGNAL \Timer_1:Net_102\ : bit;
TERMINAL Net_405 : bit;
TERMINAL Net_1034 : bit;
SIGNAL \Comp_0:Net_1\ : bit;
SIGNAL \Comp_0:Net_9\ : bit;
SIGNAL tmpOE__Sin_M1_net_0 : bit;
SIGNAL tmpFB_0__Sin_M1_net_0 : bit;
SIGNAL tmpIO_0__Sin_M1_net_0 : bit;
TERMINAL tmpSIOVREF__Sin_M1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Sin_M1_net_0 : bit;
SIGNAL \CONTROL_DISABLE_1:clk\ : bit;
SIGNAL \CONTROL_DISABLE_1:rst\ : bit;
SIGNAL Net_1832 : bit;
SIGNAL \CONTROL_DISABLE_1:control_out_0\ : bit;
SIGNAL \CONTROL_DISABLE_1:control_out_1\ : bit;
SIGNAL Net_2152 : bit;
SIGNAL \CONTROL_DISABLE_1:control_out_2\ : bit;
SIGNAL Net_2153 : bit;
SIGNAL \CONTROL_DISABLE_1:control_out_3\ : bit;
SIGNAL Net_2154 : bit;
SIGNAL \CONTROL_DISABLE_1:control_out_4\ : bit;
SIGNAL Net_2155 : bit;
SIGNAL \CONTROL_DISABLE_1:control_out_5\ : bit;
SIGNAL Net_2156 : bit;
SIGNAL \CONTROL_DISABLE_1:control_out_6\ : bit;
SIGNAL Net_2157 : bit;
SIGNAL \CONTROL_DISABLE_1:control_out_7\ : bit;
SIGNAL \CONTROL_DISABLE_1:control_7\ : bit;
SIGNAL \CONTROL_DISABLE_1:control_6\ : bit;
SIGNAL \CONTROL_DISABLE_1:control_5\ : bit;
SIGNAL \CONTROL_DISABLE_1:control_4\ : bit;
SIGNAL \CONTROL_DISABLE_1:control_3\ : bit;
SIGNAL \CONTROL_DISABLE_1:control_2\ : bit;
SIGNAL \CONTROL_DISABLE_1:control_1\ : bit;
SIGNAL \CONTROL_DISABLE_1:control_0\ : bit;
SIGNAL tmpOE__LED_3_net_0 : bit;
SIGNAL tmpFB_0__LED_3_net_0 : bit;
SIGNAL tmpIO_0__LED_3_net_0 : bit;
TERMINAL tmpSIOVREF__LED_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_3_net_0 : bit;
TERMINAL Net_1091 : bit;
SIGNAL \Comp_1:Net_1\ : bit;
SIGNAL Net_505 : bit;
SIGNAL \Comp_1:Net_9\ : bit;
SIGNAL tmpOE__D2_A_net_0 : bit;
SIGNAL Net_1610 : bit;
SIGNAL tmpFB_0__D2_A_net_0 : bit;
SIGNAL tmpIO_0__D2_A_net_0 : bit;
TERMINAL tmpSIOVREF__D2_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__D2_A_net_0 : bit;
SIGNAL tmpOE__Sin_L_net_0 : bit;
SIGNAL tmpFB_0__Sin_L_net_0 : bit;
TERMINAL Net_619 : bit;
SIGNAL tmpIO_0__Sin_L_net_0 : bit;
TERMINAL tmpSIOVREF__Sin_L_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Sin_L_net_0 : bit;
SIGNAL tmpOE__LED_1_net_0 : bit;
SIGNAL tmpFB_0__LED_1_net_0 : bit;
SIGNAL tmpIO_0__LED_1_net_0 : bit;
TERMINAL tmpSIOVREF__LED_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_1_net_0 : bit;
TERMINAL Net_512 : bit;
SIGNAL \Comp_2:Net_1\ : bit;
SIGNAL Net_511 : bit;
SIGNAL \Comp_2:Net_9\ : bit;
SIGNAL tmpOE__Sin_R_net_0 : bit;
SIGNAL tmpFB_0__Sin_R_net_0 : bit;
SIGNAL tmpIO_0__Sin_R_net_0 : bit;
TERMINAL tmpSIOVREF__Sin_R_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Sin_R_net_0 : bit;
SIGNAL tmpOE__LED_2_net_0 : bit;
SIGNAL tmpFB_0__LED_2_net_0 : bit;
SIGNAL tmpIO_0__LED_2_net_0 : bit;
TERMINAL tmpSIOVREF__LED_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_2_net_0 : bit;
SIGNAL tmpOE__D1_A_net_0 : bit;
SIGNAL tmpFB_0__D1_A_net_0 : bit;
SIGNAL tmpIO_0__D1_A_net_0 : bit;
TERMINAL tmpSIOVREF__D1_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__D1_A_net_0 : bit;
SIGNAL CLK24M : bit;
SIGNAL tmpOE__IN1_A_net_0 : bit;
SIGNAL Net_2860 : bit;
SIGNAL tmpFB_0__IN1_A_net_0 : bit;
SIGNAL tmpIO_0__IN1_A_net_0 : bit;
TERMINAL tmpSIOVREF__IN1_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IN1_A_net_0 : bit;
SIGNAL \PWM_1:Net_107\ : bit;
SIGNAL \PWM_1:Net_113\ : bit;
SIGNAL \PWM_1:Net_63\ : bit;
SIGNAL \PWM_1:Net_57\ : bit;
SIGNAL \PWM_1:Net_54\ : bit;
SIGNAL Net_2404 : bit;
SIGNAL Net_8935 : bit;
SIGNAL Net_8941 : bit;
SIGNAL Net_2183 : bit;
SIGNAL \PWM_1:Net_114\ : bit;
SIGNAL tmpOE__IN1_B_net_0 : bit;
SIGNAL Net_509 : bit;
SIGNAL tmpFB_0__IN1_B_net_0 : bit;
SIGNAL tmpIO_0__IN1_B_net_0 : bit;
TERMINAL tmpSIOVREF__IN1_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IN1_B_net_0 : bit;
SIGNAL \PWM_2:Net_107\ : bit;
SIGNAL \PWM_2:Net_113\ : bit;
SIGNAL \PWM_2:Net_63\ : bit;
SIGNAL \PWM_2:Net_57\ : bit;
SIGNAL \PWM_2:Net_54\ : bit;
SIGNAL Net_8946 : bit;
SIGNAL Net_8952 : bit;
SIGNAL \PWM_2:Net_114\ : bit;
SIGNAL tmpOE__D2_B_net_0 : bit;
SIGNAL Net_1611 : bit;
SIGNAL tmpFB_0__D2_B_net_0 : bit;
SIGNAL tmpIO_0__D2_B_net_0 : bit;
TERMINAL tmpSIOVREF__D2_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__D2_B_net_0 : bit;
SIGNAL Net_1371 : bit;
SIGNAL \QuadDec_M1:Net_1129\ : bit;
SIGNAL \QuadDec_M1:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_M1:Net_1275\ : bit;
SIGNAL \QuadDec_M1:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_M1:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_M1:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_M1:Net_1251\ : bit;
SIGNAL \QuadDec_M1:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_M1:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_M1:Cnt16:Net_102\ : bit;
SIGNAL Net_1850 : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_M1:Net_1260\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_M1:Net_1264\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_M1:Net_1203\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M1:Net_1290\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:sync_clock\ : bit;
SIGNAL Net_724 : bit;
SIGNAL \QuadDec_M1:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_725 : bit;
SIGNAL \QuadDec_M1:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_M1:Net_1232\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:error\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_M1:Net_530\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_M1:Net_611\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec_M1:Net_1151\ : bit;
SIGNAL \QuadDec_M1:Net_1248\ : bit;
SIGNAL \QuadDec_M1:Net_1229\ : bit;
SIGNAL \QuadDec_M1:Net_1272\ : bit;
SIGNAL \QuadDec_M1:Net_1287\ : bit;
SIGNAL tmpOE__ENCD_A_1_net_0 : bit;
SIGNAL tmpIO_0__ENCD_A_1_net_0 : bit;
TERMINAL tmpSIOVREF__ENCD_A_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENCD_A_1_net_0 : bit;
SIGNAL tmpOE__ENCD_A_2_net_0 : bit;
SIGNAL tmpIO_0__ENCD_A_2_net_0 : bit;
TERMINAL tmpSIOVREF__ENCD_A_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENCD_A_2_net_0 : bit;
SIGNAL Net_1374 : bit;
SIGNAL \QuadDec_M2:Net_1129\ : bit;
SIGNAL \QuadDec_M2:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_M2:Net_1275\ : bit;
SIGNAL \QuadDec_M2:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_M2:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_M2:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_M2:Net_1251\ : bit;
SIGNAL \QuadDec_M2:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_M2:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_M2:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_M2:Net_1260\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_M2:Net_1264\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_M2:Net_1203\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_M2:Net_1290\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:sync_clock\ : bit;
SIGNAL Net_729 : bit;
SIGNAL \QuadDec_M2:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_730 : bit;
SIGNAL \QuadDec_M2:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_M2:Net_1232\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:error\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_M2:Net_530\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_M2:Net_611\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:status_6\ : bit;
SIGNAL \QuadDec_M2:Net_1151\ : bit;
SIGNAL \QuadDec_M2:Net_1248\ : bit;
SIGNAL \QuadDec_M2:Net_1229\ : bit;
SIGNAL \QuadDec_M2:Net_1272\ : bit;
SIGNAL \QuadDec_M2:Net_1287\ : bit;
SIGNAL tmpOE__ENCD_B_1_net_0 : bit;
SIGNAL tmpIO_0__ENCD_B_1_net_0 : bit;
TERMINAL tmpSIOVREF__ENCD_B_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENCD_B_1_net_0 : bit;
SIGNAL tmpOE__ENCD_B_2_net_0 : bit;
SIGNAL tmpIO_0__ENCD_B_2_net_0 : bit;
TERMINAL tmpSIOVREF__ENCD_B_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ENCD_B_2_net_0 : bit;
SIGNAL tmpOE__IN2_A_net_0 : bit;
SIGNAL tmpFB_0__IN2_A_net_0 : bit;
SIGNAL tmpIO_0__IN2_A_net_0 : bit;
TERMINAL tmpSIOVREF__IN2_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IN2_A_net_0 : bit;
SIGNAL Net_2986 : bit;
SIGNAL tmpOE__IN2_B_net_0 : bit;
SIGNAL tmpFB_0__IN2_B_net_0 : bit;
SIGNAL tmpIO_0__IN2_B_net_0 : bit;
TERMINAL tmpSIOVREF__IN2_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__IN2_B_net_0 : bit;
SIGNAL \CONTROL_DISABLE_2:clk\ : bit;
SIGNAL \CONTROL_DISABLE_2:rst\ : bit;
SIGNAL \CONTROL_DISABLE_2:control_out_0\ : bit;
SIGNAL \CONTROL_DISABLE_2:control_out_1\ : bit;
SIGNAL Net_2160 : bit;
SIGNAL \CONTROL_DISABLE_2:control_out_2\ : bit;
SIGNAL Net_2161 : bit;
SIGNAL \CONTROL_DISABLE_2:control_out_3\ : bit;
SIGNAL Net_2162 : bit;
SIGNAL \CONTROL_DISABLE_2:control_out_4\ : bit;
SIGNAL Net_2163 : bit;
SIGNAL \CONTROL_DISABLE_2:control_out_5\ : bit;
SIGNAL Net_2164 : bit;
SIGNAL \CONTROL_DISABLE_2:control_out_6\ : bit;
SIGNAL Net_2165 : bit;
SIGNAL \CONTROL_DISABLE_2:control_out_7\ : bit;
SIGNAL \CONTROL_DISABLE_2:control_7\ : bit;
SIGNAL \CONTROL_DISABLE_2:control_6\ : bit;
SIGNAL \CONTROL_DISABLE_2:control_5\ : bit;
SIGNAL \CONTROL_DISABLE_2:control_4\ : bit;
SIGNAL \CONTROL_DISABLE_2:control_3\ : bit;
SIGNAL \CONTROL_DISABLE_2:control_2\ : bit;
SIGNAL \CONTROL_DISABLE_2:control_1\ : bit;
SIGNAL \CONTROL_DISABLE_2:control_0\ : bit;
SIGNAL tmpOE__EN_A_net_0 : bit;
SIGNAL Net_1644 : bit;
SIGNAL tmpFB_0__EN_A_net_0 : bit;
SIGNAL tmpIO_0__EN_A_net_0 : bit;
TERMINAL tmpSIOVREF__EN_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EN_A_net_0 : bit;
SIGNAL tmpOE__EN_B_net_0 : bit;
SIGNAL Net_1645 : bit;
SIGNAL tmpFB_0__EN_B_net_0 : bit;
SIGNAL tmpIO_0__EN_B_net_0 : bit;
TERMINAL tmpSIOVREF__EN_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EN_B_net_0 : bit;
SIGNAL \CONTROL_ENABLE_0:clk\ : bit;
SIGNAL \CONTROL_ENABLE_0:rst\ : bit;
SIGNAL \CONTROL_ENABLE_0:control_out_0\ : bit;
SIGNAL \CONTROL_ENABLE_0:control_out_1\ : bit;
SIGNAL Net_2168 : bit;
SIGNAL \CONTROL_ENABLE_0:control_out_2\ : bit;
SIGNAL Net_2169 : bit;
SIGNAL \CONTROL_ENABLE_0:control_out_3\ : bit;
SIGNAL Net_2170 : bit;
SIGNAL \CONTROL_ENABLE_0:control_out_4\ : bit;
SIGNAL Net_2171 : bit;
SIGNAL \CONTROL_ENABLE_0:control_out_5\ : bit;
SIGNAL Net_2172 : bit;
SIGNAL \CONTROL_ENABLE_0:control_out_6\ : bit;
SIGNAL Net_2173 : bit;
SIGNAL \CONTROL_ENABLE_0:control_out_7\ : bit;
SIGNAL \CONTROL_ENABLE_0:control_7\ : bit;
SIGNAL \CONTROL_ENABLE_0:control_6\ : bit;
SIGNAL \CONTROL_ENABLE_0:control_5\ : bit;
SIGNAL \CONTROL_ENABLE_0:control_4\ : bit;
SIGNAL \CONTROL_ENABLE_0:control_3\ : bit;
SIGNAL \CONTROL_ENABLE_0:control_2\ : bit;
SIGNAL \CONTROL_ENABLE_0:control_1\ : bit;
SIGNAL \CONTROL_ENABLE_0:control_0\ : bit;
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_8970 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_3406 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_1898 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_8972 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
ATTRIBUTE soft of \UART:BUART:rx_postpoll\:SIGNAL IS '1';
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_3349 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_8971 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL Net_8979 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__Rx_2_net_0 : bit;
SIGNAL Net_8980 : bit;
SIGNAL tmpIO_0__Rx_2_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_2_net_0 : bit;
SIGNAL \RX_Mux:tmp__RX_Mux_reg\ : bit;
SIGNAL Net_3437 : bit;
SIGNAL \RF_BT_SELECT:clk\ : bit;
SIGNAL \RF_BT_SELECT:rst\ : bit;
SIGNAL \RF_BT_SELECT:control_out_0\ : bit;
SIGNAL Net_8981 : bit;
SIGNAL \RF_BT_SELECT:control_out_1\ : bit;
SIGNAL Net_8982 : bit;
SIGNAL \RF_BT_SELECT:control_out_2\ : bit;
SIGNAL Net_8983 : bit;
SIGNAL \RF_BT_SELECT:control_out_3\ : bit;
SIGNAL Net_8984 : bit;
SIGNAL \RF_BT_SELECT:control_out_4\ : bit;
SIGNAL Net_8985 : bit;
SIGNAL \RF_BT_SELECT:control_out_5\ : bit;
SIGNAL Net_8986 : bit;
SIGNAL \RF_BT_SELECT:control_out_6\ : bit;
SIGNAL Net_8987 : bit;
SIGNAL \RF_BT_SELECT:control_out_7\ : bit;
SIGNAL \RF_BT_SELECT:control_7\ : bit;
SIGNAL \RF_BT_SELECT:control_6\ : bit;
SIGNAL \RF_BT_SELECT:control_5\ : bit;
SIGNAL \RF_BT_SELECT:control_4\ : bit;
SIGNAL \RF_BT_SELECT:control_3\ : bit;
SIGNAL \RF_BT_SELECT:control_2\ : bit;
SIGNAL \RF_BT_SELECT:control_1\ : bit;
SIGNAL \RF_BT_SELECT:control_0\ : bit;
SIGNAL \USBUART_1:Net_1010\ : bit;
SIGNAL \USBUART_1:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:Net_597\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART_1:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART_1:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:Net_1000\ : bit;
SIGNAL \USBUART_1:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART_1:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_8990 : bit;
SIGNAL \USBUART_1:Net_1889\ : bit;
SIGNAL \USBUART_1:Net_1876\ : bit;
SIGNAL \USBUART_1:ep_int_8\ : bit;
SIGNAL \USBUART_1:ep_int_7\ : bit;
SIGNAL \USBUART_1:ep_int_6\ : bit;
SIGNAL \USBUART_1:ep_int_5\ : bit;
SIGNAL \USBUART_1:ep_int_4\ : bit;
SIGNAL \USBUART_1:ep_int_3\ : bit;
SIGNAL \USBUART_1:ep_int_2\ : bit;
SIGNAL \USBUART_1:ep_int_1\ : bit;
SIGNAL \USBUART_1:ep_int_0\ : bit;
SIGNAL \USBUART_1:Net_95\ : bit;
SIGNAL \USBUART_1:dma_request_7\ : bit;
SIGNAL \USBUART_1:dma_request_6\ : bit;
SIGNAL \USBUART_1:dma_request_5\ : bit;
SIGNAL \USBUART_1:dma_request_4\ : bit;
SIGNAL \USBUART_1:dma_request_3\ : bit;
SIGNAL \USBUART_1:dma_request_2\ : bit;
SIGNAL \USBUART_1:dma_request_1\ : bit;
SIGNAL \USBUART_1:dma_request_0\ : bit;
SIGNAL \USBUART_1:dma_terminate\ : bit;
SIGNAL \USBUART_1:dma_complete_0\ : bit;
SIGNAL \USBUART_1:Net_1922\ : bit;
SIGNAL \USBUART_1:dma_complete_1\ : bit;
SIGNAL \USBUART_1:Net_1921\ : bit;
SIGNAL \USBUART_1:dma_complete_2\ : bit;
SIGNAL \USBUART_1:Net_1920\ : bit;
SIGNAL \USBUART_1:dma_complete_3\ : bit;
SIGNAL \USBUART_1:Net_1919\ : bit;
SIGNAL \USBUART_1:dma_complete_4\ : bit;
SIGNAL \USBUART_1:Net_1918\ : bit;
SIGNAL \USBUART_1:dma_complete_5\ : bit;
SIGNAL \USBUART_1:Net_1917\ : bit;
SIGNAL \USBUART_1:dma_complete_6\ : bit;
SIGNAL \USBUART_1:Net_1916\ : bit;
SIGNAL \USBUART_1:dma_complete_7\ : bit;
SIGNAL \USBUART_1:Net_1915\ : bit;
SIGNAL \QuadDec_M1:Net_1251\\D\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_M1:Net_1203\\D\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_M1:bQuadDec:state_0\\D\ : bit;
SIGNAL \QuadDec_M2:Net_1251\\D\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_M2:Net_1203\\D\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_M2:bQuadDec:state_0\\D\ : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_8972D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__D1_B_net_0 <=  ('1') ;

\QuadDec_M1:Cnt16:CounterUDB:reload\ <= (\QuadDec_M1:Cnt16:CounterUDB:overflow\
	OR \QuadDec_M1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_M1:Net_1260\);

\QuadDec_M1:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_M1:Cnt16:CounterUDB:prevCompare\ and \QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_M1:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_M1:Cnt16:CounterUDB:overflow\));

\QuadDec_M1:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_M1:Cnt16:CounterUDB:status_1\));

\QuadDec_M1:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_M1:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_M1:Cnt16:CounterUDB:control_7\ and \QuadDec_M1:Net_1203\));

\QuadDec_M1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_M1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_M1:Cnt16:CounterUDB:overflow\);

\QuadDec_M1:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_M1:bQuadDec:quad_A_delayed_0\ and \QuadDec_M1:bQuadDec:quad_A_delayed_1\ and \QuadDec_M1:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_M1:bQuadDec:quad_A_delayed_2\ and \QuadDec_M1:bQuadDec:quad_A_filt\)
	OR (\QuadDec_M1:bQuadDec:quad_A_delayed_1\ and \QuadDec_M1:bQuadDec:quad_A_filt\)
	OR (\QuadDec_M1:bQuadDec:quad_A_delayed_0\ and \QuadDec_M1:bQuadDec:quad_A_filt\));

\QuadDec_M1:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_M1:bQuadDec:quad_B_delayed_0\ and \QuadDec_M1:bQuadDec:quad_B_delayed_1\ and \QuadDec_M1:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_M1:bQuadDec:quad_B_delayed_2\ and \QuadDec_M1:bQuadDec:quad_B_filt\)
	OR (\QuadDec_M1:bQuadDec:quad_B_delayed_1\ and \QuadDec_M1:bQuadDec:quad_B_filt\)
	OR (\QuadDec_M1:bQuadDec:quad_B_delayed_0\ and \QuadDec_M1:bQuadDec:quad_B_filt\));

\QuadDec_M1:bQuadDec:state_3\\D\ <= ((not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:quad_A_filt\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:bQuadDec:quad_B_filt\ and \QuadDec_M1:bQuadDec:state_1\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:quad_B_filt\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and \QuadDec_M1:bQuadDec:quad_A_filt\ and \QuadDec_M1:bQuadDec:state_0\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:quad_A_filt\ and not \QuadDec_M1:bQuadDec:quad_B_filt\ and not \QuadDec_M1:bQuadDec:error\ and \QuadDec_M1:bQuadDec:state_1\ and \QuadDec_M1:bQuadDec:state_0\)
	OR (not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:bQuadDec:quad_A_filt\ and \QuadDec_M1:bQuadDec:quad_B_filt\));

\QuadDec_M1:bQuadDec:state_2\\D\ <= ((\QuadDec_M1:bQuadDec:error\ and \QuadDec_M1:bQuadDec:state_0\)
	OR (\QuadDec_M1:Net_1260\ and \QuadDec_M1:bQuadDec:state_0\)
	OR (\QuadDec_M1:bQuadDec:error\ and \QuadDec_M1:bQuadDec:state_1\)
	OR (\QuadDec_M1:Net_1260\ and \QuadDec_M1:bQuadDec:state_1\)
	OR (\QuadDec_M1:Net_1260\ and \QuadDec_M1:bQuadDec:error\));

\QuadDec_M1:bQuadDec:state_1\\D\ <= ((not \QuadDec_M1:bQuadDec:quad_B_filt\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:state_1\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:bQuadDec:quad_A_filt\ and \QuadDec_M1:bQuadDec:error\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:error\ and \QuadDec_M1:bQuadDec:quad_A_filt\ and \QuadDec_M1:bQuadDec:quad_B_filt\ and \QuadDec_M1:bQuadDec:state_0\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:error\ and \QuadDec_M1:bQuadDec:quad_A_filt\ and \QuadDec_M1:bQuadDec:state_1\));

\QuadDec_M1:bQuadDec:state_0\\D\ <= ((not \QuadDec_M1:bQuadDec:quad_A_filt\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:state_1\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:bQuadDec:quad_B_filt\ and \QuadDec_M1:bQuadDec:error\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:error\ and \QuadDec_M1:bQuadDec:quad_A_filt\ and \QuadDec_M1:bQuadDec:quad_B_filt\ and \QuadDec_M1:bQuadDec:state_1\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:error\ and \QuadDec_M1:bQuadDec:quad_B_filt\ and \QuadDec_M1:bQuadDec:state_0\));

\QuadDec_M1:Net_1251\\D\ <= ((not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:quad_B_filt\ and not \QuadDec_M1:bQuadDec:error\ and \QuadDec_M1:bQuadDec:quad_A_filt\ and \QuadDec_M1:bQuadDec:state_1\ and \QuadDec_M1:bQuadDec:state_0\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:quad_A_filt\ and not \QuadDec_M1:bQuadDec:quad_B_filt\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:bQuadDec:state_1\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and \QuadDec_M1:bQuadDec:quad_A_filt\ and \QuadDec_M1:bQuadDec:quad_B_filt\ and \QuadDec_M1:bQuadDec:state_0\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:state_1\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:Net_1251\ and \QuadDec_M1:bQuadDec:error\)
	OR (not \QuadDec_M1:bQuadDec:quad_A_filt\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:error\ and \QuadDec_M1:Net_1251\ and \QuadDec_M1:bQuadDec:quad_A_filt\ and \QuadDec_M1:bQuadDec:state_0\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:quad_B_filt\ and not \QuadDec_M1:bQuadDec:error\ and \QuadDec_M1:Net_1251\ and \QuadDec_M1:bQuadDec:state_1\)
	OR (not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:Net_1251\ and \QuadDec_M1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_M1:bQuadDec:quad_A_filt\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:Net_1251\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:quad_A_filt\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:Net_1251\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and \QuadDec_M1:Net_1251\ and \QuadDec_M1:bQuadDec:quad_B_filt\));

\QuadDec_M1:Net_1203\\D\ <= ((not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:state_1\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:Net_1203\ and \QuadDec_M1:bQuadDec:error\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:quad_B_filt\ and not \QuadDec_M1:bQuadDec:error\ and \QuadDec_M1:bQuadDec:quad_A_filt\ and \QuadDec_M1:bQuadDec:state_1\ and \QuadDec_M1:bQuadDec:state_0\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:quad_A_filt\ and not \QuadDec_M1:bQuadDec:error\ and \QuadDec_M1:bQuadDec:quad_B_filt\ and \QuadDec_M1:bQuadDec:state_1\ and \QuadDec_M1:bQuadDec:state_0\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:quad_A_filt\ and not \QuadDec_M1:bQuadDec:quad_B_filt\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:bQuadDec:state_1\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:bQuadDec:quad_A_filt\ and \QuadDec_M1:bQuadDec:quad_B_filt\ and \QuadDec_M1:bQuadDec:state_1\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:quad_A_filt\ and not \QuadDec_M1:bQuadDec:quad_B_filt\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and \QuadDec_M1:bQuadDec:state_0\)
	OR (not \QuadDec_M1:Net_1260\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and \QuadDec_M1:bQuadDec:quad_A_filt\ and \QuadDec_M1:bQuadDec:quad_B_filt\ and \QuadDec_M1:bQuadDec:state_0\)
	OR (not \QuadDec_M1:bQuadDec:quad_B_filt\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_M1:bQuadDec:quad_A_filt\ and not \QuadDec_M1:bQuadDec:error\ and not \QuadDec_M1:bQuadDec:state_1\ and not \QuadDec_M1:bQuadDec:state_0\ and \QuadDec_M1:bQuadDec:quad_B_filt\));

\QuadDec_M1:Net_530\ <= ((not \QuadDec_M1:Net_1264\ and \QuadDec_M1:Net_1275\ and \QuadDec_M1:Net_1251\));

\QuadDec_M1:Net_611\ <= ((not \QuadDec_M1:Net_1251\ and not \QuadDec_M1:Net_1264\ and \QuadDec_M1:Net_1275\));

\QuadDec_M2:Cnt16:CounterUDB:reload\ <= (\QuadDec_M2:Cnt16:CounterUDB:overflow\
	OR \QuadDec_M2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_M2:Net_1260\);

\QuadDec_M2:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_M2:Cnt16:CounterUDB:prevCompare\ and \QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_M2:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_M2:Cnt16:CounterUDB:overflow\));

\QuadDec_M2:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_M2:Cnt16:CounterUDB:status_1\));

\QuadDec_M2:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_M2:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_M2:Cnt16:CounterUDB:control_7\ and \QuadDec_M2:Net_1203\));

\QuadDec_M2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_M2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_M2:Cnt16:CounterUDB:overflow\);

\QuadDec_M2:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_M2:bQuadDec:quad_A_delayed_0\ and \QuadDec_M2:bQuadDec:quad_A_delayed_1\ and \QuadDec_M2:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_M2:bQuadDec:quad_A_delayed_2\ and \QuadDec_M2:bQuadDec:quad_A_filt\)
	OR (\QuadDec_M2:bQuadDec:quad_A_delayed_1\ and \QuadDec_M2:bQuadDec:quad_A_filt\)
	OR (\QuadDec_M2:bQuadDec:quad_A_delayed_0\ and \QuadDec_M2:bQuadDec:quad_A_filt\));

\QuadDec_M2:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_M2:bQuadDec:quad_B_delayed_0\ and \QuadDec_M2:bQuadDec:quad_B_delayed_1\ and \QuadDec_M2:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_M2:bQuadDec:quad_B_delayed_2\ and \QuadDec_M2:bQuadDec:quad_B_filt\)
	OR (\QuadDec_M2:bQuadDec:quad_B_delayed_1\ and \QuadDec_M2:bQuadDec:quad_B_filt\)
	OR (\QuadDec_M2:bQuadDec:quad_B_delayed_0\ and \QuadDec_M2:bQuadDec:quad_B_filt\));

\QuadDec_M2:bQuadDec:state_3\\D\ <= ((not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:quad_A_filt\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:bQuadDec:quad_B_filt\ and \QuadDec_M2:bQuadDec:state_1\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:quad_B_filt\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and \QuadDec_M2:bQuadDec:quad_A_filt\ and \QuadDec_M2:bQuadDec:state_0\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:quad_A_filt\ and not \QuadDec_M2:bQuadDec:quad_B_filt\ and not \QuadDec_M2:bQuadDec:error\ and \QuadDec_M2:bQuadDec:state_1\ and \QuadDec_M2:bQuadDec:state_0\)
	OR (not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:bQuadDec:quad_A_filt\ and \QuadDec_M2:bQuadDec:quad_B_filt\));

\QuadDec_M2:bQuadDec:state_2\\D\ <= ((\QuadDec_M2:bQuadDec:error\ and \QuadDec_M2:bQuadDec:state_0\)
	OR (\QuadDec_M2:Net_1260\ and \QuadDec_M2:bQuadDec:state_0\)
	OR (\QuadDec_M2:bQuadDec:error\ and \QuadDec_M2:bQuadDec:state_1\)
	OR (\QuadDec_M2:Net_1260\ and \QuadDec_M2:bQuadDec:state_1\)
	OR (\QuadDec_M2:Net_1260\ and \QuadDec_M2:bQuadDec:error\));

\QuadDec_M2:bQuadDec:state_1\\D\ <= ((not \QuadDec_M2:bQuadDec:quad_B_filt\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:state_1\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:bQuadDec:quad_A_filt\ and \QuadDec_M2:bQuadDec:error\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:error\ and \QuadDec_M2:bQuadDec:quad_A_filt\ and \QuadDec_M2:bQuadDec:quad_B_filt\ and \QuadDec_M2:bQuadDec:state_0\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:error\ and \QuadDec_M2:bQuadDec:quad_A_filt\ and \QuadDec_M2:bQuadDec:state_1\));

\QuadDec_M2:bQuadDec:state_0\\D\ <= ((not \QuadDec_M2:bQuadDec:quad_A_filt\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:state_1\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:bQuadDec:quad_B_filt\ and \QuadDec_M2:bQuadDec:error\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:error\ and \QuadDec_M2:bQuadDec:quad_A_filt\ and \QuadDec_M2:bQuadDec:quad_B_filt\ and \QuadDec_M2:bQuadDec:state_1\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:error\ and \QuadDec_M2:bQuadDec:quad_B_filt\ and \QuadDec_M2:bQuadDec:state_0\));

\QuadDec_M2:Net_1251\\D\ <= ((not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:quad_B_filt\ and not \QuadDec_M2:bQuadDec:error\ and \QuadDec_M2:bQuadDec:quad_A_filt\ and \QuadDec_M2:bQuadDec:state_1\ and \QuadDec_M2:bQuadDec:state_0\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:quad_A_filt\ and not \QuadDec_M2:bQuadDec:quad_B_filt\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:bQuadDec:state_1\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and \QuadDec_M2:bQuadDec:quad_A_filt\ and \QuadDec_M2:bQuadDec:quad_B_filt\ and \QuadDec_M2:bQuadDec:state_0\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:state_1\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:Net_1251\ and \QuadDec_M2:bQuadDec:error\)
	OR (not \QuadDec_M2:bQuadDec:quad_A_filt\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:error\ and \QuadDec_M2:Net_1251\ and \QuadDec_M2:bQuadDec:quad_A_filt\ and \QuadDec_M2:bQuadDec:state_0\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:quad_B_filt\ and not \QuadDec_M2:bQuadDec:error\ and \QuadDec_M2:Net_1251\ and \QuadDec_M2:bQuadDec:state_1\)
	OR (not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:Net_1251\ and \QuadDec_M2:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_M2:bQuadDec:quad_A_filt\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:Net_1251\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:quad_A_filt\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:Net_1251\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and \QuadDec_M2:Net_1251\ and \QuadDec_M2:bQuadDec:quad_B_filt\));

\QuadDec_M2:Net_1203\\D\ <= ((not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:state_1\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:Net_1203\ and \QuadDec_M2:bQuadDec:error\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:quad_B_filt\ and not \QuadDec_M2:bQuadDec:error\ and \QuadDec_M2:bQuadDec:quad_A_filt\ and \QuadDec_M2:bQuadDec:state_1\ and \QuadDec_M2:bQuadDec:state_0\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:quad_A_filt\ and not \QuadDec_M2:bQuadDec:error\ and \QuadDec_M2:bQuadDec:quad_B_filt\ and \QuadDec_M2:bQuadDec:state_1\ and \QuadDec_M2:bQuadDec:state_0\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:quad_A_filt\ and not \QuadDec_M2:bQuadDec:quad_B_filt\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:bQuadDec:state_1\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:bQuadDec:quad_A_filt\ and \QuadDec_M2:bQuadDec:quad_B_filt\ and \QuadDec_M2:bQuadDec:state_1\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:quad_A_filt\ and not \QuadDec_M2:bQuadDec:quad_B_filt\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and \QuadDec_M2:bQuadDec:state_0\)
	OR (not \QuadDec_M2:Net_1260\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and \QuadDec_M2:bQuadDec:quad_A_filt\ and \QuadDec_M2:bQuadDec:quad_B_filt\ and \QuadDec_M2:bQuadDec:state_0\)
	OR (not \QuadDec_M2:bQuadDec:quad_B_filt\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_M2:bQuadDec:quad_A_filt\ and not \QuadDec_M2:bQuadDec:error\ and not \QuadDec_M2:bQuadDec:state_1\ and not \QuadDec_M2:bQuadDec:state_0\ and \QuadDec_M2:bQuadDec:quad_B_filt\));

\QuadDec_M2:Net_530\ <= ((not \QuadDec_M2:Net_1264\ and \QuadDec_M2:Net_1275\ and \QuadDec_M2:Net_1251\));

\QuadDec_M2:Net_611\ <= ((not \QuadDec_M2:Net_1251\ and not \QuadDec_M2:Net_1264\ and \QuadDec_M2:Net_1275\));

Net_2860 <= (not Net_2404);

Net_2986 <= (not Net_509);

Net_8970 <= (not \UART:BUART:txn\);

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_8972D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and not Net_3437 and \UART:BUART:pollcount_0\ and Net_8979)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\ and Net_8980 and Net_3437)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_8979 and not Net_3437 and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_8980 and \UART:BUART:pollcount_1\ and Net_3437)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_8979 and not Net_3437 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and not Net_3437 and Net_8979)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_8980 and \UART:BUART:pollcount_0\ and Net_3437)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_8980 and Net_3437));

\UART:BUART:rx_postpoll\ <= ((not Net_3437 and \UART:BUART:pollcount_0\ and Net_8979)
	OR (\UART:BUART:pollcount_0\ and Net_8980 and Net_3437)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_8979 and not Net_3437 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_8980 and \UART:BUART:rx_last\ and Net_3437)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_postpoll\ and not \UART:BUART:rx_state_3\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and not Net_3437 and Net_8979)
	OR (not \UART:BUART:reset_reg\ and Net_8980 and Net_3437));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\UART:BUART:rx_parity_bit\\D\ <= ((not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:rx_postpoll\ and \UART:BUART:rx_state_2\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_postpoll\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_parity_bit\)
	OR \UART:BUART:rx_parity_bit\);

D1_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"75fb4e60-5adc-4b69-9072-893c9be41f43",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>Net_3236,
		fb=>(tmpFB_0__D1_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__D1_B_net_0),
		siovref=>(tmpSIOVREF__D1_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D1_B_net_0);
isr_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_8964);
\Comp_3:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_189,
		vminus=>Net_264,
		clock=>Net_402,
		clk_udb=>Net_402,
		cmpout=>\Comp_3:Net_1\);
Sout_M1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c2cd3d53-41d0-4c62-91e4-4533ea8ebd8e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>Net_403,
		fb=>(tmpFB_0__Sout_M1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Sout_M1_net_0),
		siovref=>(tmpSIOVREF__Sout_M1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sout_M1_net_0);
Sin_M2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d6b8f119-ba31-41d0-ab46-9880fc091b31",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Sin_M2_net_0),
		analog=>Net_612,
		io=>(tmpIO_0__Sin_M2_net_0),
		siovref=>(tmpSIOVREF__Sin_M2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sin_M2_net_0);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"8d33612b-5fc7-45ae-a87c-23c0115fe811",
		source_clock_id=>"39D5E4C2-EBFC-44ab-AE3D-19F9BBFD674D",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_131,
		dig_domain_out=>open);
\Timer_1:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_131,
		kill=>zero,
		enable=>tmpOE__D1_B_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timer_1:Net_51\,
		compare=>\Timer_1:Net_261\,
		interrupt=>Net_8964);
\Comp_0:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_405,
		vminus=>Net_1034,
		clock=>Net_402,
		clk_udb=>Net_402,
		cmpout=>Net_403);
comp_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7f17ba80-7e86-4437-b895-366335cf5a96",
		source_clock_id=>"39D5E4C2-EBFC-44ab-AE3D-19F9BBFD674D",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_402,
		dig_domain_out=>open);
Sin_M1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"42ef7877-873e-4467-a372-41e48f5038f4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Sin_M1_net_0),
		analog=>Net_405,
		io=>(tmpIO_0__Sin_M1_net_0),
		siovref=>(tmpSIOVREF__Sin_M1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sin_M1_net_0);
\CONTROL_DISABLE_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\CONTROL_DISABLE_1:control_7\, \CONTROL_DISABLE_1:control_6\, \CONTROL_DISABLE_1:control_5\, \CONTROL_DISABLE_1:control_4\,
			\CONTROL_DISABLE_1:control_3\, \CONTROL_DISABLE_1:control_2\, Net_3236, Net_1832));
LED_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bccfb2e5-74d7-4838-b0ba-2ef249deb525",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_3_net_0),
		siovref=>(tmpSIOVREF__LED_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_3_net_0);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0",
		name=>"0.256V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_264);
\Comp_1:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_612,
		vminus=>Net_1091,
		clock=>Net_402,
		clk_udb=>Net_402,
		cmpout=>\Comp_1:Net_1\);
D2_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"00486199-8b45-49e2-b54d-6d9b24b051f1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>Net_1610,
		fb=>(tmpFB_0__D2_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__D2_A_net_0),
		siovref=>(tmpSIOVREF__D2_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D2_A_net_0);
Sin_L:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3db36921-3c2b-4aff-a132-967578960f76",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Sin_L_net_0),
		analog=>Net_619,
		io=>(tmpIO_0__Sin_L_net_0),
		siovref=>(tmpSIOVREF__Sin_L_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sin_L_net_0);
LED_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ac5cf78-7615-4ee3-9cb2-40549828e972",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_1_net_0),
		siovref=>(tmpSIOVREF__LED_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_1_net_0);
\Comp_2:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_619,
		vminus=>Net_512,
		clock=>Net_402,
		clk_udb=>Net_402,
		cmpout=>\Comp_2:Net_1\);
vRef_4:cy_vref_v1_0
	GENERIC MAP(guid=>"4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0",
		name=>"0.256V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_512);
Sin_R:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8f4dfff9-cbfa-48d8-b82d-f2ba8461274b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Sin_R_net_0),
		analog=>Net_189,
		io=>(tmpIO_0__Sin_R_net_0),
		siovref=>(tmpSIOVREF__Sin_R_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Sin_R_net_0);
LED_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3fd0ec0f-5f38-48b9-bda5-b829082ea42f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_2_net_0),
		siovref=>(tmpSIOVREF__LED_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_2_net_0);
vRef_2:cy_vref_v1_0
	GENERIC MAP(guid=>"4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0",
		name=>"0.256V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_1034);
vRef_3:cy_vref_v1_0
	GENERIC MAP(guid=>"4CD2DB22-E42B-4f83-A6F4-FD66E0253DE0",
		name=>"0.256V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_1091);
D1_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e36a82f6-5137-46a7-9959-f7627e972919",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>Net_1832,
		fb=>(tmpFB_0__D1_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__D1_A_net_0),
		siovref=>(tmpSIOVREF__D1_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D1_A_net_0);
Clock_PWM:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a546ed34-a261-4a1a-9275-f79fefc0e1bf",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>CLK24M,
		dig_domain_out=>open);
IN1_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8e539630-dc80-4fdb-acd0-f40833bf950a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>Net_2860,
		fb=>(tmpFB_0__IN1_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__IN1_A_net_0),
		siovref=>(tmpSIOVREF__IN1_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IN1_A_net_0);
\PWM_1:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>CLK24M,
		kill=>zero,
		enable=>tmpOE__D1_B_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_1:Net_63\,
		compare=>Net_2404,
		interrupt=>\PWM_1:Net_54\);
IN1_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"49aed1db-ee12-44e8-b805-47ec8fbe6a9d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>Net_509,
		fb=>(tmpFB_0__IN1_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__IN1_B_net_0),
		siovref=>(tmpSIOVREF__IN1_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IN1_B_net_0);
\PWM_2:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>CLK24M,
		kill=>zero,
		enable=>tmpOE__D1_B_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_2:Net_63\,
		compare=>Net_509,
		interrupt=>\PWM_2:Net_54\);
D2_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7ce01018-84e7-46c5-940e-44cc1d3500ab",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>Net_1611,
		fb=>(tmpFB_0__D2_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__D2_B_net_0),
		siovref=>(tmpSIOVREF__D2_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D2_B_net_0);
\QuadDec_M1:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1371);
\QuadDec_M1:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1850,
		enable=>tmpOE__D1_B_net_0,
		clock_out=>\QuadDec_M1:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1850,
		enable=>tmpOE__D1_B_net_0,
		clock_out=>\QuadDec_M1:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_M1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_M1:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_M1:Cnt16:CounterUDB:control_7\, \QuadDec_M1:Cnt16:CounterUDB:control_6\, \QuadDec_M1:Cnt16:CounterUDB:control_5\, \QuadDec_M1:Cnt16:CounterUDB:control_4\,
			\QuadDec_M1:Cnt16:CounterUDB:control_3\, \QuadDec_M1:Cnt16:CounterUDB:control_2\, \QuadDec_M1:Cnt16:CounterUDB:control_1\, \QuadDec_M1:Cnt16:CounterUDB:control_0\));
\QuadDec_M1:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_M1:Net_1260\,
		clock=>\QuadDec_M1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_M1:Cnt16:CounterUDB:status_6\, \QuadDec_M1:Cnt16:CounterUDB:status_5\, zero, \QuadDec_M1:Cnt16:CounterUDB:status_3\,
			\QuadDec_M1:Cnt16:CounterUDB:status_2\, \QuadDec_M1:Cnt16:CounterUDB:status_1\, \QuadDec_M1:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_M1:Cnt16:Net_43\);
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_M1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_M1:Net_1251\, \QuadDec_M1:Cnt16:CounterUDB:count_enable\, \QuadDec_M1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_M1:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_M1:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_M1:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_M1:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_M1:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_M1:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_M1:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_M1:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_M1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_M1:Net_1251\, \QuadDec_M1:Cnt16:CounterUDB:count_enable\, \QuadDec_M1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_M1:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_M1:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_M1:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_M1:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_M1:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_M1:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_M1:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_M1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_M1:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1850,
		enable=>tmpOE__D1_B_net_0,
		clock_out=>\QuadDec_M1:bQuadDec:sync_clock\);
\QuadDec_M1:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_724,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:bQuadDec:quad_A_delayed_0\);
\QuadDec_M1:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_M1:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:bQuadDec:quad_A_delayed_1\);
\QuadDec_M1:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_M1:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:bQuadDec:quad_A_delayed_2\);
\QuadDec_M1:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_725,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:bQuadDec:quad_B_delayed_0\);
\QuadDec_M1:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_M1:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:bQuadDec:quad_B_delayed_1\);
\QuadDec_M1:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_M1:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:bQuadDec:quad_B_delayed_2\);
\QuadDec_M1:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_M1:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_M1:bQuadDec:error\,
			\QuadDec_M1:Net_1260\, \QuadDec_M1:Net_611\, \QuadDec_M1:Net_530\),
		interrupt=>Net_1371);
ENCD_A_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>Net_724,
		analog=>(open),
		io=>(tmpIO_0__ENCD_A_1_net_0),
		siovref=>(tmpSIOVREF__ENCD_A_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENCD_A_1_net_0);
ENCD_A_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c733aa3b-68d4-4342-b0c2-587f63f26ac7",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>Net_725,
		analog=>(open),
		io=>(tmpIO_0__ENCD_A_2_net_0),
		siovref=>(tmpSIOVREF__ENCD_A_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENCD_A_2_net_0);
Clock_QENC:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"81e6af0d-511d-4013-8226-28ed44350762",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1850,
		dig_domain_out=>open);
\QuadDec_M2:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1374);
\QuadDec_M2:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1850,
		enable=>tmpOE__D1_B_net_0,
		clock_out=>\QuadDec_M2:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1850,
		enable=>tmpOE__D1_B_net_0,
		clock_out=>\QuadDec_M2:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_M2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_M2:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_M2:Cnt16:CounterUDB:control_7\, \QuadDec_M2:Cnt16:CounterUDB:control_6\, \QuadDec_M2:Cnt16:CounterUDB:control_5\, \QuadDec_M2:Cnt16:CounterUDB:control_4\,
			\QuadDec_M2:Cnt16:CounterUDB:control_3\, \QuadDec_M2:Cnt16:CounterUDB:control_2\, \QuadDec_M2:Cnt16:CounterUDB:control_1\, \QuadDec_M2:Cnt16:CounterUDB:control_0\));
\QuadDec_M2:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_M2:Net_1260\,
		clock=>\QuadDec_M2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_M2:Cnt16:CounterUDB:status_6\, \QuadDec_M2:Cnt16:CounterUDB:status_5\, zero, \QuadDec_M2:Cnt16:CounterUDB:status_3\,
			\QuadDec_M2:Cnt16:CounterUDB:status_2\, \QuadDec_M2:Cnt16:CounterUDB:status_1\, \QuadDec_M2:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_M2:Cnt16:Net_43\);
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_M2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_M2:Net_1251\, \QuadDec_M2:Cnt16:CounterUDB:count_enable\, \QuadDec_M2:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_M2:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_M2:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_M2:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_M2:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_M2:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_M2:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_M2:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_M2:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_M2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_M2:Net_1251\, \QuadDec_M2:Cnt16:CounterUDB:count_enable\, \QuadDec_M2:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_M2:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_M2:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_M2:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_M2:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_M2:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_M2:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_M2:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_M2:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_M2:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1850,
		enable=>tmpOE__D1_B_net_0,
		clock_out=>\QuadDec_M2:bQuadDec:sync_clock\);
\QuadDec_M2:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_729,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:bQuadDec:quad_A_delayed_0\);
\QuadDec_M2:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_M2:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:bQuadDec:quad_A_delayed_1\);
\QuadDec_M2:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_M2:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:bQuadDec:quad_A_delayed_2\);
\QuadDec_M2:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_730,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:bQuadDec:quad_B_delayed_0\);
\QuadDec_M2:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_M2:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:bQuadDec:quad_B_delayed_1\);
\QuadDec_M2:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_M2:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:bQuadDec:quad_B_delayed_2\);
\QuadDec_M2:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_M2:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_M2:bQuadDec:error\,
			\QuadDec_M2:Net_1260\, \QuadDec_M2:Net_611\, \QuadDec_M2:Net_530\),
		interrupt=>Net_1374);
ENCD_B_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3053e247-f233-446c-b52b-63c5431d0d39",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>Net_729,
		analog=>(open),
		io=>(tmpIO_0__ENCD_B_1_net_0),
		siovref=>(tmpSIOVREF__ENCD_B_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENCD_B_1_net_0);
ENCD_B_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"79772720-a0e3-4c4c-9406-2e0ad94c56bf",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>Net_730,
		analog=>(open),
		io=>(tmpIO_0__ENCD_B_2_net_0),
		siovref=>(tmpSIOVREF__ENCD_B_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ENCD_B_2_net_0);
IN2_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9e2c6a73-37c8-4db6-9d98-7c283aacfddf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>Net_2404,
		fb=>(tmpFB_0__IN2_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__IN2_A_net_0),
		siovref=>(tmpSIOVREF__IN2_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IN2_A_net_0);
IN2_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22ec0c4e-6355-4680-93e9-1c0f93238b18",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>Net_2986,
		fb=>(tmpFB_0__IN2_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__IN2_B_net_0),
		siovref=>(tmpSIOVREF__IN2_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__IN2_B_net_0);
\CONTROL_DISABLE_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000011",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\CONTROL_DISABLE_2:control_7\, \CONTROL_DISABLE_2:control_6\, \CONTROL_DISABLE_2:control_5\, \CONTROL_DISABLE_2:control_4\,
			\CONTROL_DISABLE_2:control_3\, \CONTROL_DISABLE_2:control_2\, Net_1611, Net_1610));
EN_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6c32a951-2dd6-4dd9-86b4-5484d2f632eb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>Net_1644,
		fb=>(tmpFB_0__EN_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__EN_A_net_0),
		siovref=>(tmpSIOVREF__EN_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EN_A_net_0);
EN_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"45c381f5-97af-4752-9004-78525b37f585",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>Net_1645,
		fb=>(tmpFB_0__EN_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__EN_B_net_0),
		siovref=>(tmpSIOVREF__EN_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EN_B_net_0);
\CONTROL_ENABLE_0:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000011",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\CONTROL_ENABLE_0:control_7\, \CONTROL_ENABLE_0:control_6\, \CONTROL_ENABLE_0:control_5\, \CONTROL_ENABLE_0:control_4\,
			\CONTROL_ENABLE_0:control_3\, \CONTROL_ENABLE_0:control_2\, Net_1645, Net_1644));
isr_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_8964);
isr_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_8964);
\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"2170138888.88889",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>tmpOE__D1_B_net_0,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>Net_3406);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>tmpOE__D1_B_net_0,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1898);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>Net_8979,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>Net_8970,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
Rx_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"29017152-12a1-4f98-9f2e-a92c7a5b3a0c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>Net_8980,
		analog=>(open),
		io=>(tmpIO_0__Rx_2_net_0),
		siovref=>(tmpSIOVREF__Rx_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_2_net_0);
\RF_BT_SELECT:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\RF_BT_SELECT:control_7\, \RF_BT_SELECT:control_6\, \RF_BT_SELECT:control_5\, \RF_BT_SELECT:control_4\,
			\RF_BT_SELECT:control_3\, \RF_BT_SELECT:control_2\, \RF_BT_SELECT:control_1\, Net_3437));
isr_4:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3406);
isr_5:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1898);
\USBUART_1:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1010\);
\USBUART_1:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dm_net_0\),
		analog=>\USBUART_1:Net_597\,
		io=>(\USBUART_1:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>\USBUART_1:tmpINTERRUPT_0__Dm_net_0\);
\USBUART_1:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__D1_B_net_0),
		y=>(zero),
		fb=>(\USBUART_1:tmpFB_0__Dp_net_0\),
		analog=>\USBUART_1:Net_1000\,
		io=>(\USBUART_1:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART_1:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__D1_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__D1_B_net_0,
		out_reset=>zero,
		interrupt=>\USBUART_1:Net_1010\);
\USBUART_1:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART_1:Net_1000\,
		dm=>\USBUART_1:Net_597\,
		sof_int=>Net_8990,
		arb_int=>\USBUART_1:Net_1889\,
		usb_int=>\USBUART_1:Net_1876\,
		ept_int=>(\USBUART_1:ep_int_8\, \USBUART_1:ep_int_7\, \USBUART_1:ep_int_6\, \USBUART_1:ep_int_5\,
			\USBUART_1:ep_int_4\, \USBUART_1:ep_int_3\, \USBUART_1:ep_int_2\, \USBUART_1:ep_int_1\,
			\USBUART_1:ep_int_0\),
		ord_int=>\USBUART_1:Net_95\,
		dma_req=>(\USBUART_1:dma_request_7\, \USBUART_1:dma_request_6\, \USBUART_1:dma_request_5\, \USBUART_1:dma_request_4\,
			\USBUART_1:dma_request_3\, \USBUART_1:dma_request_2\, \USBUART_1:dma_request_1\, \USBUART_1:dma_request_0\),
		dma_termin=>\USBUART_1:dma_terminate\);
\USBUART_1:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_3\);
\USBUART_1:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_2\);
\USBUART_1:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_1\);
\USBUART_1:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:ep_int_0\);
\USBUART_1:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1876\);
\USBUART_1:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART_1:Net_1889\);
\USBUART_1:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_8990);
\QuadDec_M1:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_M1:Net_1251\\D\,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:Net_1251\);
\QuadDec_M1:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_M1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M1:Cnt16:CounterUDB:prevCapture\);
\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_M1:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_M1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M1:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_M1:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_M1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M1:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_M1:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_M1:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_M1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M1:Net_1275\);
\QuadDec_M1:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_M1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M1:Cnt16:CounterUDB:prevCompare\);
\QuadDec_M1:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_M1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_M1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M1:Net_1264\);
\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_M1:Net_1203\,
		clk=>\QuadDec_M1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M1:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_M1:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_M1:Net_1203\\D\,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:Net_1203\);
\QuadDec_M1:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_M1:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:bQuadDec:quad_A_filt\);
\QuadDec_M1:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_M1:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:bQuadDec:quad_B_filt\);
\QuadDec_M1:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_M1:bQuadDec:state_2\\D\,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:Net_1260\);
\QuadDec_M1:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_M1:bQuadDec:state_3\\D\,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:bQuadDec:error\);
\QuadDec_M1:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_M1:bQuadDec:state_1\\D\,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:bQuadDec:state_1\);
\QuadDec_M1:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_M1:bQuadDec:state_0\\D\,
		clk=>\QuadDec_M1:bQuadDec:sync_clock\,
		q=>\QuadDec_M1:bQuadDec:state_0\);
\QuadDec_M2:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_M2:Net_1251\\D\,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:Net_1251\);
\QuadDec_M2:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_M2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M2:Cnt16:CounterUDB:prevCapture\);
\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_M2:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_M2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M2:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_M2:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_M2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M2:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_M2:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_M2:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_M2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M2:Net_1275\);
\QuadDec_M2:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_M2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M2:Cnt16:CounterUDB:prevCompare\);
\QuadDec_M2:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_M2:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_M2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M2:Net_1264\);
\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_M2:Net_1203\,
		clk=>\QuadDec_M2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_M2:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_M2:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_M2:Net_1203\\D\,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:Net_1203\);
\QuadDec_M2:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_M2:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:bQuadDec:quad_A_filt\);
\QuadDec_M2:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_M2:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:bQuadDec:quad_B_filt\);
\QuadDec_M2:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_M2:bQuadDec:state_2\\D\,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:Net_1260\);
\QuadDec_M2:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_M2:bQuadDec:state_3\\D\,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:bQuadDec:error\);
\QuadDec_M2:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_M2:bQuadDec:state_1\\D\,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:bQuadDec:state_1\);
\QuadDec_M2:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_M2:bQuadDec:state_0\\D\,
		clk=>\QuadDec_M2:bQuadDec:sync_clock\,
		q=>\QuadDec_M2:bQuadDec:state_0\);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_8972:cy_dff
	PORT MAP(d=>Net_8972D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_8972);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);

END R_T_L;
