#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov  1 17:06:45 2021
# Process ID: 13752
# Current directory: D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1
# Command line: vivado.exe -log NEXYS4_DDR.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source NEXYS4_DDR.tcl
# Log file: D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/NEXYS4_DDR.vds
# Journal file: D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source NEXYS4_DDR.tcl -notrace
Command: synth_design -top NEXYS4_DDR -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16148 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 728.293 ; gain = 178.699
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'NEXYS4_DDR' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sys_clk' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-13752-LAPTOP-DN1KV4GI/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'sys_clk' (1#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-13752-LAPTOP-DN1KV4GI/realtime/sys_clk_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'sigma' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/hw/sigma.sv:12]
	Parameter CPU bound to: riscv_5stage - type: string 
	Parameter UDM_BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter UDM_RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter delay_test_flag bound to: 0 - type: integer 
	Parameter mem_init bound to: YES - type: string 
	Parameter mem_type bound to: hex - type: string 
	Parameter mem_data bound to: ../sigma/sw/benchmarks/heartbeat_variable.riscv.hex - type: string 
	Parameter mem_size bound to: 8192 - type: integer 
	Parameter CSR_LED_ADDR bound to: -2147483648 - type: integer 
	Parameter CSR_SW_ADDR bound to: -2147483644 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'reset_sync' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/reset_sync/reset_sync.v:1]
	Parameter SYNC_STAGES bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reset_sync' (2#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/reset_sync/reset_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/debouncer/debouncer.v:10]
	Parameter FACTOR_POW bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/debouncer/debouncer.v:10]
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (3#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (3#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6157] synthesizing module 'sigma_tile' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv:19]
	Parameter corenum bound to: 0 - type: integer 
	Parameter mem_init bound to: YES - type: string 
	Parameter mem_type bound to: hex - type: string 
	Parameter mem_data bound to: ../sigma/sw/benchmarks/heartbeat_variable.riscv.hex - type: string 
	Parameter mem_size bound to: 8192 - type: integer 
	Parameter CPU bound to: riscv_5stage - type: string 
	Parameter PATH_THROUGH bound to: YES - type: string 
	Parameter SW_RESET_DEFAULT bound to: 0 - type: integer 
	Parameter IRQ_NUM_POW bound to: 4 - type: integer 
	Parameter XIF_BITSEL bound to: 31 - type: integer 
	Parameter SFR_BITSEL bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (3#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (3#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6157] synthesizing module 'riscv_5stage' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:9]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:3035]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:3119]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:3168]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:3759]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:3513]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:3851]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:4275]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:4286]
WARNING: [Synth 8-5858] RAM gensticky_genpstage_IFETCH_TRX_BUF_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM gensticky_genpstage_IDECODE_TRX_BUF_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM gensticky_genpstage_EXEC_TRX_BUF_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM gensticky_genpstage_MEM_TRX_BUF_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM gensticky_genpstage_WB_TRX_BUF_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM genpstage_WB_TRX_BUF_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM genpstage_MEM_TRX_BUF_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM genpstage_EXEC_TRX_BUF_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM genpstage_IDECODE_TRX_BUF_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5858] RAM genpstage_IFETCH_TRX_BUF_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gensticky_genmcopipe_instr_mem_wr_done_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1181]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genmcopipe_instr_mem_rd_done_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1192]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genmcopipe_instr_mem_empty_flag_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1214]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genmcopipe_data_mem_wr_done_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1247]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genmcopipe_data_mem_rd_done_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1258]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genmcopipe_data_mem_empty_flag_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1280]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1324]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1335]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genpstage_IFETCH_TRX_BUF_COUNTER_FULL_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1346]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genpstage_IDECODE_TRX_BUF_reg[0][rs1_rdata] was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1368]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genpstage_IDECODE_TRX_BUF_reg[0][rs2_rdata] was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1368]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genpstage_IDECODE_TRX_BUF_COUNTER_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1379]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_unsigned] was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1423]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genpstage_EXEC_TRX_BUF_COUNTER_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1434]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genpstage_MEM_TRX_BUF_COUNTER_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1489]
WARNING: [Synth 8-6014] Unused sequential element gensticky_genpstage_WB_TRX_BUF_COUNTER_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:1544]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen359_pipex_var_reg' and it is trimmed from '33' to '32' bits. [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:3151]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen204_pipex_var_reg' and it is trimmed from '33' to '32' bits. [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:4518]
INFO: [Synth 8-6155] done synthesizing module 'riscv_5stage' (4#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:9]
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (4#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6157] synthesizing module 'MemSplit32' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6155] done synthesizing module 'MemSplit32' (4#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh:13]
INFO: [Synth 8-6157] synthesizing module 'arb_2m3s' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/arb_2m3s.sv:12]
	Parameter SFR_BITSEL bound to: 20 - type: integer 
	Parameter XIF_BITSEL bound to: 31 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arb_2m3s' (5#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/arb_2m3s.sv:12]
INFO: [Synth 8-6157] synthesizing module 'irq_adapter' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv:10]
	Parameter IRQ_NUM_POW bound to: 4 - type: integer 
	Parameter IRQ_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'irq_adapter' (6#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv:10]
INFO: [Synth 8-6157] synthesizing module 'ram_dual_memsplit' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual_memsplit.v:1]
	Parameter mem_init bound to: YES - type: string 
	Parameter mem_type bound to: hex - type: string 
	Parameter mem_data bound to: ../sigma/sw/benchmarks/heartbeat_variable.riscv.hex - type: string 
	Parameter dat_width bound to: 32 - type: integer 
	Parameter adr_width bound to: 30 - type: integer 
	Parameter mem_size bound to: 8192 - type: integer 
	Parameter P0_FRAC bound to: NO - type: string 
	Parameter P1_FRAC bound to: YES - type: string 
INFO: [Synth 8-6157] synthesizing module 'ram_dual' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual.v:1]
	Parameter mem_init bound to: YES - type: string 
	Parameter mem_type bound to: hex - type: string 
	Parameter mem_data bound to: ../sigma/sw/benchmarks/heartbeat_variable.riscv.hex - type: string 
	Parameter dat_width bound to: 32 - type: integer 
	Parameter adr_width bound to: 30 - type: integer 
	Parameter mem_size bound to: 8192 - type: integer 
	Parameter par_width bound to: 1 - type: integer 
INFO: [Synth 8-3876] $readmem data file '../sigma/sw/benchmarks/heartbeat_variable.riscv.hex' is read successfully [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual.v:89]
WARNING: [Synth 8-4767] Trying to implement RAM 'parity_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "parity_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'ram_dual' (7#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual.v:1]
WARNING: [Synth 8-7023] instance 'ram_dual' of module 'ram_dual' has 12 connections declared, but only 10 given [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual_memsplit.v:212]
WARNING: [Synth 8-6014] Unused sequential element bus0_addr_buf_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual_memsplit.v:188]
WARNING: [Synth 8-6014] Unused sequential element bus0_be_buf_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual_memsplit.v:189]
WARNING: [Synth 8-6014] Unused sequential element bus0_wdata_buf_reg was removed.  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual_memsplit.v:190]
INFO: [Synth 8-6155] done synthesizing module 'ram_dual_memsplit' (8#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/ram/ram_dual_memsplit.v:1]
WARNING: [Synth 8-7023] instance 'ram' of module 'ram_dual_memsplit' has 19 connections declared, but only 18 given [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv:451]
INFO: [Synth 8-6157] synthesizing module 'sfr' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sfr.sv:12]
	Parameter corenum bound to: 0 - type: integer 
	Parameter SW_RESET_DEFAULT bound to: 0 - type: integer 
	Parameter IRQ_NUM_POW bound to: 4 - type: integer 
	Parameter IDCODE_ADDR bound to: 8'b00000000 
	Parameter CTRL_ADDR bound to: 8'b00000100 
	Parameter CORENUM_ADDR bound to: 8'b00001000 
	Parameter IRQ_EN_ADDR bound to: 8'b00010000 
	Parameter SGI_ADDR bound to: 8'b00010100 
	Parameter TIMER_CTRL_ADDR bound to: 8'b00100000 
	Parameter TIMER_PERIOD_ADDR bound to: 8'b00100100 
	Parameter TIMER_VALUE_ADDR bound to: 8'b00101000 
INFO: [Synth 8-6155] done synthesizing module 'sfr' (9#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sfr.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'sigma_tile' (10#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv:19]
INFO: [Synth 8-6157] synthesizing module 'udm' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm.v:10]
	Parameter BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/uart_rx.v:10]
	Parameter RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter ST_NOSYNC bound to: 4'b0000 
	Parameter ST_NOSYNC_WAIT1_1 bound to: 4'b0001 
	Parameter ST_NOSYNC_WAIT0_2 bound to: 4'b0010 
	Parameter ST_NOSYNC_WAIT1_3 bound to: 4'b0011 
	Parameter ST_NOSYNC_WAIT0_4 bound to: 4'b0100 
	Parameter ST_NOSYNC_WAIT1_5 bound to: 4'b0101 
	Parameter ST_NOSYNC_WAIT0_6 bound to: 4'b0110 
	Parameter ST_NOSYNC_WAIT1_7 bound to: 4'b0111 
	Parameter ST_NOSYNC_WAIT0_8 bound to: 4'b1000 
	Parameter ST_NOSYNC_WAIT_STOP bound to: 4'b1001 
	Parameter ST_SYNC bound to: 4'b1010 
	Parameter ST_SYNC_WAIT_START bound to: 4'b1011 
	Parameter ST_SYNC_RX_DATA bound to: 4'b1100 
	Parameter ST_SYNC_WAIT_STOP bound to: 4'b1101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/uart_rx.v:68]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (11#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/uart_rx.v:10]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/uart_tx.v:10]
	Parameter RTX_EXTERNAL_OVERRIDE bound to: NO - type: string 
	Parameter ST_IDLE bound to: 8'b00000000 
	Parameter ST_START bound to: 8'b00000001 
	Parameter ST_TX_DATA bound to: 8'b00000010 
	Parameter ST_STOP bound to: 8'b00000011 
INFO: [Synth 8-155] case statement is not full and has no default [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/uart_tx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (12#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/uart_tx.v:10]
INFO: [Synth 8-6157] synthesizing module 'udm_controller' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm_controller.v:10]
	Parameter BUS_TIMEOUT bound to: 104857600 - type: integer 
	Parameter SYNC_BYTE bound to: 8'b01010101 
	Parameter ESCAPE_BYTE bound to: 8'b01011010 
	Parameter TRX_WR_SUCC_BYTE bound to: 8'b00000000 
	Parameter TRX_ERR_ACK_BYTE bound to: 8'b00000001 
	Parameter TRX_ERR_RESP_BYTE bound to: 8'b00000010 
	Parameter TRX_IRQ_BYTE bound to: 8'b10000000 
	Parameter IDCODE_CMD bound to: 8'b00000000 
	Parameter RST_CMD bound to: 8'b10000000 
	Parameter nRST_CMD bound to: 8'b11000000 
	Parameter WR_INC_CMD bound to: 8'b10000001 
	Parameter RD_INC_CMD bound to: 8'b10000010 
	Parameter WR_NOINC_CMD bound to: 8'b10000011 
	Parameter RD_NOINC_CMD bound to: 8'b10000100 
	Parameter IDLE bound to: 8'b00000000 
	Parameter FETCH_ADDR bound to: 8'b00000001 
	Parameter FETCH_LENGTH bound to: 8'b00000010 
	Parameter FETCH_DATA bound to: 8'b00000011 
	Parameter WAIT_ACK bound to: 8'b00000100 
	Parameter RD_DATA bound to: 8'b00000101 
	Parameter TX_RDATA bound to: 8'b00000110 
	Parameter WAIT_TX bound to: 8'b00000111 
	Parameter WAIT_RESP bound to: 8'b00001000 
WARNING: [Synth 8-5788] Register tr_length_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm_controller.v:237]
WARNING: [Synth 8-5788] Register cmd_ff_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm_controller.v:268]
WARNING: [Synth 8-5788] Register autoinc_ff_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm_controller.v:269]
WARNING: [Synth 8-5788] Register counter_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm_controller.v:271]
WARNING: [Synth 8-5788] Register timeout_counter_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm_controller.v:340]
WARNING: [Synth 8-5788] Register tx_sendbyte_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm_controller.v:396]
WARNING: [Synth 8-5788] Register RD_DATA_reg_reg in module udm_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm_controller.v:423]
INFO: [Synth 8-6155] done synthesizing module 'udm_controller' (13#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm_controller.v:10]
INFO: [Synth 8-6155] done synthesizing module 'udm' (14#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/udm/hw/udm.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sigma' (15#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/hw/sigma.sv:12]
WARNING: [Synth 8-689] width (16) of port connection 'gpio_bo' does not match port width (32) of module 'sigma' [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'NEXYS4_DDR' (16#1) [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.sv:1]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[31]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[30]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[29]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[28]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[27]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[26]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[25]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[24]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[23]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[22]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[21]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[20]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[19]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[18]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[17]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[16]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[15]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[14]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[13]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[12]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[11]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[10]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[9]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.addr[8]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.be[3]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.be[2]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.be[1]
WARNING: [Synth 8-3331] design sfr has unconnected port host\.be[0]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[29]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[28]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[27]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[26]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[25]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[24]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[23]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[22]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[21]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[20]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[19]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[18]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[17]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[16]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[15]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[14]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr0_i[13]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[29]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[28]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[27]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[26]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[25]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[24]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[23]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[22]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[21]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[20]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[19]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[18]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[17]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[16]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[15]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[14]
WARNING: [Synth 8-3331] design ram_dual has unconnected port adr1_i[13]
WARNING: [Synth 8-3331] design ram_dual_memsplit has unconnected port bus0_addr_bi[1]
WARNING: [Synth 8-3331] design ram_dual_memsplit has unconnected port bus0_addr_bi[0]
WARNING: [Synth 8-3331] design ram_dual_memsplit has unconnected port bus0_be_bi[3]
WARNING: [Synth 8-3331] design ram_dual_memsplit has unconnected port bus0_be_bi[2]
WARNING: [Synth 8-3331] design ram_dual_memsplit has unconnected port bus0_be_bi[1]
WARNING: [Synth 8-3331] design ram_dual_memsplit has unconnected port bus0_be_bi[0]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[15]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[14]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[13]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[12]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[11]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[10]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[9]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[8]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[7]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[6]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[5]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[4]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[3]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[2]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[1]
WARNING: [Synth 8-3331] design irq_adapter has unconnected port irq_debounced_dmg_bi[0]
WARNING: [Synth 8-3331] design sigma has unconnected port irq_btn_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1369.125 ; gain = 819.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1369.125 ; gain = 819.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1369.125 ; gain = 819.531
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-13752-LAPTOP-DN1KV4GI/sys_clk/sys_clk/sys_clk_in_context.xdc] for cell 'sys_clk'
Finished Parsing XDC File [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-13752-LAPTOP-DN1KV4GI/sys_clk/sys_clk/sys_clk_in_context.xdc] for cell 'sys_clk'
Parsing XDC File [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.xdc]
Finished Parsing XDC File [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/NEXYS4_DDR_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/NEXYS4_DDR_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1443.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1443.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1443.859 ; gain = 894.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1443.859 ; gain = 894.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-13752-LAPTOP-DN1KV4GI/sys_clk/sys_clk/sys_clk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/.Xil/Vivado-13752-LAPTOP-DN1KV4GI/sys_clk/sys_clk/sys_clk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for sys_clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1443.859 ; gain = 894.266
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/debouncer/debouncer.v:37]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv:3035]
INFO: [Synth 8-5587] ROM size for "genpstage_IDECODE_TRX_LOCAL" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "genpstage_IDECODE_TRX_LOCAL" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "genpstage_IDECODE_TRX_LOCAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genpstage_IDECODE_TRX_LOCAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genpstage_IDECODE_TRX_LOCAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genpstage_IDECODE_TRX_LOCAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'udm_controller'
INFO: [Synth 8-3971] The signal "ram_dual:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ST_NOSYNC |                             0000 |                            00000
       ST_NOSYNC_WAIT1_1 |                             0001 |                            00001
       ST_NOSYNC_WAIT0_2 |                             0010 |                            00010
       ST_NOSYNC_WAIT1_3 |                             0011 |                            00011
       ST_NOSYNC_WAIT0_4 |                             0100 |                            00100
       ST_NOSYNC_WAIT1_5 |                             0101 |                            00101
       ST_NOSYNC_WAIT0_6 |                             0110 |                            00110
       ST_NOSYNC_WAIT1_7 |                             0111 |                            00111
       ST_NOSYNC_WAIT0_8 |                             1000 |                            01000
     ST_NOSYNC_WAIT_STOP |                             1001 |                            01001
                 ST_SYNC |                             1010 |                            01010
      ST_SYNC_WAIT_START |                             1011 |                            01011
         ST_SYNC_RX_DATA |                             1100 |                            01100
       ST_SYNC_WAIT_STOP |                             1101 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                             0000
                ST_START |                               01 |                             0001
              ST_TX_DATA |                               10 |                             0010
                 ST_STOP |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                         00000000
              FETCH_ADDR |                              001 |                         00000001
            FETCH_LENGTH |                              010 |                         00000010
                WAIT_ACK |                              011 |                         00000100
               WAIT_RESP |                              100 |                         00001000
                TX_RDATA |                              101 |                         00000110
                 WAIT_TX |                              110 |                         00000111
              FETCH_DATA |                              111 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'udm_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:18 ; elapsed = 00:04:58 . Memory (MB): peak = 1632.250 ; gain = 1082.656
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'sigma/debouncer' (debouncer) to 'sigma/debouncer_dmg'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |ram_dual__GB0          |           1|     54538|
|2     |ram_dual__GB1          |           1|     15562|
|3     |ram_dual__GB2          |           1|     31579|
|4     |ram_dual__GB3          |           1|     29280|
|5     |ram_dual__GB4          |           1|     36594|
|6     |ram_dual__GB5          |           1|     45740|
|7     |ram_dual__GB6          |           1|     57179|
|8     |ram_dual_memsplit__GC0 |           1|       595|
|9     |sigma_tile__GC0        |           1|     18410|
|10    |sigma__GC0             |           1|      3628|
|11    |NEXYS4_DDR__GC0        |           1|         5|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---XORs : 
	               32 Bit    Wide XORs := 3     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 69    
	               29 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8299  
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 1     
	   7 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 8     
	  10 Input     33 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 224   
	   3 Input     32 Bit        Muxes := 3     
	   8 Input     32 Bit        Muxes := 7     
	  10 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 33    
	  14 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 9     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 33    
	   8 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 4     
	  12 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16834 
	  12 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 26    
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
	  15 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_dual 
Detailed RTL Component Info : 
+---XORs : 
	               32 Bit    Wide XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 8194  
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16384 
Module ram_dual_memsplit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 1     
Module riscv_5stage 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 4     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 51    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 61    
+---Muxes : 
	   7 Input     33 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 8     
	  10 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 163   
	   8 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      5 Bit        Muxes := 9     
	   8 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	   8 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	  12 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 322   
	  12 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
Module arb_2m3s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 42    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	   4 Input      1 Bit        Muxes := 3     
Module irq_adapter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  15 Input      1 Bit        Muxes := 1     
Module sfr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   6 Input      1 Bit        Muxes := 1     
Module reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 7     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 7     
Module udm_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 5     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 22    
Module sigma 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design NEXYS4_DDR has unconnected port BTNC
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rami_8/p0_wb_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmai_10/\udm/udm_controller/tx_irq_reg )
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[0]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[1]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[2]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[3]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[4]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[5]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[6]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[7]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[24]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[25]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[26]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[27]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[28]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[29]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmai_10/gpio_bi_reg_reg[30]' (FD) to 'sigmai_10/gpio_bi_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigmai_10/\gpio_bi_reg_reg[31] )
INFO: [Synth 8-3971] The signal "ram_dual__GB2/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mem_parity_irq_reg)
INFO: [Synth 8-5546] ROM "genpstage_IDECODE_TRX_LOCAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "genpstage_IDECODE_TRX_LOCAL" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "genpstage_IDECODE_TRX_LOCAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genpstage_IDECODE_TRX_LOCAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "genpstage_IDECODE_TRX_LOCAL" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "genpstage_IDECODE_TRX_LOCAL" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][mem_be][2]' (FDRE) to 'riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][mem_be][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (riscv/\gensticky_genpsticky_glbl_jump_req_cmd_reg[0] )
INFO: [Synth 8-3886] merging instance 'riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_be][2]' (FDRE) to 'riscv/gensticky_genpstage_MEM_TRX_BUF_reg[0][mem_be][3]'
INFO: [Synth 8-3886] merging instance 'riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][mem_be][3]' (FDRE) to 'riscv/gensticky_genpstage_WB_TRX_BUF_reg[0][mem_be][2]'
INFO: [Synth 8-3886] merging instance 'riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][nextinstr_addr][0]' (FDRE) to 'riscv/gensticky_genpstage_IDECODE_TRX_BUF_reg[0][curinstr_addr][0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:25 ; elapsed = 00:10:25 . Memory (MB): peak = 1636.223 ; gain = 1086.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_dual:   | ram_reg    | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance ram_duali_3/i_0/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |ram_dual__GB0          |           1|     17198|
|2     |ram_dual__GB1          |           1|      4234|
|3     |ram_dual__GB2          |           1|     47898|
|4     |ram_dual__GB3          |           1|      7925|
|5     |ram_dual__GB4          |           1|      9852|
|6     |ram_dual__GB5          |           1|      8343|
|7     |ram_dual__GB6          |           1|     10174|
|8     |ram_dual_memsplit__GC0 |           1|       477|
|9     |sigma_tile__GC0        |           1|     12317|
|10    |sigma__GC0             |           1|      1934|
|11    |NEXYS4_DDR__GC0        |           1|         4|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sys_clk/clk_out1' to pin 'sys_clk/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:39 ; elapsed = 00:10:39 . Memory (MB): peak = 1636.223 ; gain = 1086.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf0_reg[7]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[7]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf0_reg[9]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[9]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf0_reg[8]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[8]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf0_reg[5]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[5]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf0_reg[4]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[4]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf0_reg[6]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[6]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf0_reg[2]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[2]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf0_reg[14]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[14]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf0_reg[15]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[15]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf0_reg[13]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[13]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf0_reg[11]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[11]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf0_reg[10]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[10]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf1_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigma_tilei_9/\irq_adapter/irq_buf0_reg[12] )
INFO: [Synth 8-3886] merging instance 'sigma_tilei_9/irq_adapter/irq_buf1_reg[12]' (FDR) to 'sigma_tilei_9/irq_adapter/irq_buf0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sigma_tilei_9/\irq_adapter/irq_buf0_reg[12] )
INFO: [Synth 8-3886] merging instance 'rami_8/bus1_be_buf_reg[2]' (FDE) to 'rami_8/bus1_be_buf_reg[3]'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:47 ; elapsed = 00:11:47 . Memory (MB): peak = 1636.223 ; gain = 1086.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ram_dual:   | ram_reg    | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |ram_dual__GB0   |           1|         1|
|2     |ram_dual__GB6   |           1|         1|
|3     |sigma__GC0      |           1|      1934|
|4     |NEXYS4_DDR__GC0 |           1|         4|
|5     |NEXYS4_DDR_GT0  |           1|     12751|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sigma_tilei_3/sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][0]' (FDRE) to 'sigma_tilei_3/sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][0]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_3/sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1][31]' (FDRE) to 'sigma_tilei_3/sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op1_wide][31]'
INFO: [Synth 8-3886] merging instance 'sigma_tilei_3/sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2][31]' (FDRE) to 'sigma_tilei_3/sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][alu_op2_wide][31]'
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma_tilei_3/sigma/sigma_tile/ram/ram_dual/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:48 ; elapsed = 00:12:05 . Memory (MB): peak = 1636.223 ; gain = 1086.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |ram_dual__GB0   |           1|         1|
|2     |ram_dual__GB6   |           1|         1|
|3     |sigma__GC0      |           1|      1060|
|4     |NEXYS4_DDR__GC0 |           1|         4|
|5     |NEXYS4_DDR_GT0  |           1|      5649|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance sigma/sigma_tile/ram/ram_dual/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:52 ; elapsed = 00:12:10 . Memory (MB): peak = 1636.223 ; gain = 1086.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:52 ; elapsed = 00:12:10 . Memory (MB): peak = 1636.223 ; gain = 1086.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:54 ; elapsed = 00:12:11 . Memory (MB): peak = 1636.223 ; gain = 1086.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:54 ; elapsed = 00:12:11 . Memory (MB): peak = 1636.223 ; gain = 1086.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:54 ; elapsed = 00:12:11 . Memory (MB): peak = 1636.223 ; gain = 1086.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:54 ; elapsed = 00:12:11 . Memory (MB): peak = 1636.223 ; gain = 1086.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |sys_clk       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |sys_clk    |     1|
|2     |CARRY4     |    93|
|3     |LUT1       |    62|
|4     |LUT2       |   555|
|5     |LUT3       |   353|
|6     |LUT4       |   579|
|7     |LUT5       |   534|
|8     |LUT6       |  1955|
|9     |MUXF7      |   159|
|10    |MUXF8      |    47|
|11    |RAMB36E1   |     1|
|12    |RAMB36E1_1 |     1|
|13    |RAMB36E1_2 |     1|
|14    |RAMB36E1_3 |     1|
|15    |RAMB36E1_4 |     1|
|16    |RAMB36E1_5 |     1|
|17    |RAMB36E1_6 |     1|
|18    |RAMB36E1_7 |     1|
|19    |FDCE       |    74|
|20    |FDPE       |     4|
|21    |FDRE       |  2279|
|22    |FDSE       |     4|
|23    |IBUF       |    19|
|24    |OBUF       |    17|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------+------------------+------+
|      |Instance             |Module            |Cells |
+------+---------------------+------------------+------+
|1     |top                  |                  |  6744|
|2     |  sigma              |sigma             |  6705|
|3     |    debouncer        |debouncer         |    80|
|4     |    reset_sync       |reset_sync        |     9|
|5     |    sigma_tile       |sigma_tile        |  5662|
|6     |      arb_cpu        |arb_2m3s          |    79|
|7     |      irq_adapter    |irq_adapter       |    60|
|8     |      ram            |ram_dual_memsplit |   203|
|9     |        ram_dual     |ram_dual          |   149|
|10    |      riscv          |riscv_5stage      |  5092|
|11    |      sfr            |sfr               |   222|
|12    |    udm              |udm               |   873|
|13    |      uart_rx        |uart_rx           |   201|
|14    |      uart_tx        |uart_tx           |   124|
|15    |      udm_controller |udm_controller    |   548|
+------+---------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:54 ; elapsed = 00:12:11 . Memory (MB): peak = 1636.223 ; gain = 1086.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:56 ; elapsed = 00:11:58 . Memory (MB): peak = 1636.223 ; gain = 1011.895
Synthesis Optimization Complete : Time (s): cpu = 00:09:54 ; elapsed = 00:12:13 . Memory (MB): peak = 1636.223 ; gain = 1086.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1636.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
196 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:02 ; elapsed = 00:12:22 . Memory (MB): peak = 1636.223 ; gain = 1336.258
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1636.223 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ITMO/Sigma_MCU_SoC/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4_DDR/NEXYS4_DDR.runs/synth_1/NEXYS4_DDR.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file NEXYS4_DDR_utilization_synth.rpt -pb NEXYS4_DDR_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  1 17:19:13 2021...
