// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="subsamble,hls_ip_2018_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.258000,HLS_SYN_LAT=1771353,HLS_SYN_TPT=1771354,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=411,HLS_SYN_LUT=1148,HLS_VERSION=2018_2_1}" *)

module subsamble (
        stream_in_TDATA,
        stream_in_TKEEP,
        stream_in_TSTRB,
        stream_in_TUSER,
        stream_in_TLAST,
        stream_in_TID,
        stream_in_TDEST,
        stream_process_TDATA,
        stream_process_TKEEP,
        stream_process_TSTRB,
        stream_process_TUSER,
        stream_process_TLAST,
        stream_process_TID,
        stream_process_TDEST,
        ap_clk,
        ap_rst_n,
        stream_in_TVALID,
        stream_in_TREADY,
        stream_process_TVALID,
        stream_process_TREADY,
        ap_done,
        ap_start,
        ap_ready,
        ap_idle
);


input  [23:0] stream_in_TDATA;
input  [2:0] stream_in_TKEEP;
input  [2:0] stream_in_TSTRB;
input  [0:0] stream_in_TUSER;
input  [0:0] stream_in_TLAST;
input  [0:0] stream_in_TID;
input  [0:0] stream_in_TDEST;
output  [23:0] stream_process_TDATA;
output  [2:0] stream_process_TKEEP;
output  [2:0] stream_process_TSTRB;
output  [0:0] stream_process_TUSER;
output  [0:0] stream_process_TLAST;
output  [0:0] stream_process_TID;
output  [0:0] stream_process_TDEST;
input   ap_clk;
input   ap_rst_n;
input   stream_in_TVALID;
output   stream_in_TREADY;
output   stream_process_TVALID;
input   stream_process_TREADY;
output   ap_done;
input   ap_start;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    AXIvideo2Mat_U0_ap_start;
wire    AXIvideo2Mat_U0_ap_done;
wire    AXIvideo2Mat_U0_ap_continue;
wire    AXIvideo2Mat_U0_ap_idle;
wire    AXIvideo2Mat_U0_ap_ready;
wire    AXIvideo2Mat_U0_start_out;
wire    AXIvideo2Mat_U0_start_write;
wire    AXIvideo2Mat_U0_stream_in_TREADY;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_0_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_0_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_1_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_1_V_write;
wire   [7:0] AXIvideo2Mat_U0_img_data_stream_2_V_din;
wire    AXIvideo2Mat_U0_img_data_stream_2_V_write;
wire    Not_U0_ap_start;
wire    Not_U0_ap_done;
wire    Not_U0_ap_continue;
wire    Not_U0_ap_idle;
wire    Not_U0_ap_ready;
wire    Not_U0_start_out;
wire    Not_U0_start_write;
wire    Not_U0_src_data_stream_0_V_read;
wire    Not_U0_src_data_stream_1_V_read;
wire    Not_U0_src_data_stream_2_V_read;
wire   [7:0] Not_U0_dst_data_stream_0_V_din;
wire    Not_U0_dst_data_stream_0_V_write;
wire   [7:0] Not_U0_dst_data_stream_1_V_din;
wire    Not_U0_dst_data_stream_1_V_write;
wire   [7:0] Not_U0_dst_data_stream_2_V_din;
wire    Not_U0_dst_data_stream_2_V_write;
wire    Mat2AXIvideo_U0_ap_start;
wire    Mat2AXIvideo_U0_ap_done;
wire    Mat2AXIvideo_U0_ap_continue;
wire    Mat2AXIvideo_U0_ap_idle;
wire    Mat2AXIvideo_U0_ap_ready;
wire    Mat2AXIvideo_U0_img_data_stream_0_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_1_V_read;
wire    Mat2AXIvideo_U0_img_data_stream_2_V_read;
wire   [23:0] Mat2AXIvideo_U0_stream_process_TDATA;
wire    Mat2AXIvideo_U0_stream_process_TVALID;
wire   [2:0] Mat2AXIvideo_U0_stream_process_TKEEP;
wire   [2:0] Mat2AXIvideo_U0_stream_process_TSTRB;
wire   [0:0] Mat2AXIvideo_U0_stream_process_TUSER;
wire   [0:0] Mat2AXIvideo_U0_stream_process_TLAST;
wire   [0:0] Mat2AXIvideo_U0_stream_process_TID;
wire   [0:0] Mat2AXIvideo_U0_stream_process_TDEST;
wire    ap_sync_continue;
wire    img0_data_stream_0_s_full_n;
wire   [7:0] img0_data_stream_0_s_dout;
wire    img0_data_stream_0_s_empty_n;
wire    img0_data_stream_1_s_full_n;
wire   [7:0] img0_data_stream_1_s_dout;
wire    img0_data_stream_1_s_empty_n;
wire    img0_data_stream_2_s_full_n;
wire   [7:0] img0_data_stream_2_s_dout;
wire    img0_data_stream_2_s_empty_n;
wire    img1_data_stream_0_s_full_n;
wire   [7:0] img1_data_stream_0_s_dout;
wire    img1_data_stream_0_s_empty_n;
wire    img1_data_stream_1_s_full_n;
wire   [7:0] img1_data_stream_1_s_dout;
wire    img1_data_stream_1_s_empty_n;
wire    img1_data_stream_2_s_full_n;
wire   [7:0] img1_data_stream_2_s_dout;
wire    img1_data_stream_2_s_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_Not_U0_din;
wire    start_for_Not_U0_full_n;
wire   [0:0] start_for_Not_U0_dout;
wire    start_for_Not_U0_empty_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_din;
wire    start_for_Mat2AXIvideo_U0_full_n;
wire   [0:0] start_for_Mat2AXIvideo_U0_dout;
wire    start_for_Mat2AXIvideo_U0_empty_n;
wire    Mat2AXIvideo_U0_start_full_n;
wire    Mat2AXIvideo_U0_start_write;

AXIvideo2Mat AXIvideo2Mat_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(AXIvideo2Mat_U0_ap_start),
    .start_full_n(start_for_Not_U0_full_n),
    .ap_done(AXIvideo2Mat_U0_ap_done),
    .ap_continue(AXIvideo2Mat_U0_ap_continue),
    .ap_idle(AXIvideo2Mat_U0_ap_idle),
    .ap_ready(AXIvideo2Mat_U0_ap_ready),
    .start_out(AXIvideo2Mat_U0_start_out),
    .start_write(AXIvideo2Mat_U0_start_write),
    .stream_in_TDATA(stream_in_TDATA),
    .stream_in_TVALID(stream_in_TVALID),
    .stream_in_TREADY(AXIvideo2Mat_U0_stream_in_TREADY),
    .stream_in_TKEEP(stream_in_TKEEP),
    .stream_in_TSTRB(stream_in_TSTRB),
    .stream_in_TUSER(stream_in_TUSER),
    .stream_in_TLAST(stream_in_TLAST),
    .stream_in_TID(stream_in_TID),
    .stream_in_TDEST(stream_in_TDEST),
    .img_data_stream_0_V_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .img_data_stream_0_V_full_n(img0_data_stream_0_s_full_n),
    .img_data_stream_0_V_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .img_data_stream_1_V_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .img_data_stream_1_V_full_n(img0_data_stream_1_s_full_n),
    .img_data_stream_1_V_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .img_data_stream_2_V_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .img_data_stream_2_V_full_n(img0_data_stream_2_s_full_n),
    .img_data_stream_2_V_write(AXIvideo2Mat_U0_img_data_stream_2_V_write)
);

Not_r Not_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Not_U0_ap_start),
    .start_full_n(start_for_Mat2AXIvideo_U0_full_n),
    .ap_done(Not_U0_ap_done),
    .ap_continue(Not_U0_ap_continue),
    .ap_idle(Not_U0_ap_idle),
    .ap_ready(Not_U0_ap_ready),
    .start_out(Not_U0_start_out),
    .start_write(Not_U0_start_write),
    .src_data_stream_0_V_dout(img0_data_stream_0_s_dout),
    .src_data_stream_0_V_empty_n(img0_data_stream_0_s_empty_n),
    .src_data_stream_0_V_read(Not_U0_src_data_stream_0_V_read),
    .src_data_stream_1_V_dout(img0_data_stream_1_s_dout),
    .src_data_stream_1_V_empty_n(img0_data_stream_1_s_empty_n),
    .src_data_stream_1_V_read(Not_U0_src_data_stream_1_V_read),
    .src_data_stream_2_V_dout(img0_data_stream_2_s_dout),
    .src_data_stream_2_V_empty_n(img0_data_stream_2_s_empty_n),
    .src_data_stream_2_V_read(Not_U0_src_data_stream_2_V_read),
    .dst_data_stream_0_V_din(Not_U0_dst_data_stream_0_V_din),
    .dst_data_stream_0_V_full_n(img1_data_stream_0_s_full_n),
    .dst_data_stream_0_V_write(Not_U0_dst_data_stream_0_V_write),
    .dst_data_stream_1_V_din(Not_U0_dst_data_stream_1_V_din),
    .dst_data_stream_1_V_full_n(img1_data_stream_1_s_full_n),
    .dst_data_stream_1_V_write(Not_U0_dst_data_stream_1_V_write),
    .dst_data_stream_2_V_din(Not_U0_dst_data_stream_2_V_din),
    .dst_data_stream_2_V_full_n(img1_data_stream_2_s_full_n),
    .dst_data_stream_2_V_write(Not_U0_dst_data_stream_2_V_write)
);

Mat2AXIvideo Mat2AXIvideo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Mat2AXIvideo_U0_ap_start),
    .ap_done(Mat2AXIvideo_U0_ap_done),
    .ap_continue(Mat2AXIvideo_U0_ap_continue),
    .ap_idle(Mat2AXIvideo_U0_ap_idle),
    .ap_ready(Mat2AXIvideo_U0_ap_ready),
    .img_data_stream_0_V_dout(img1_data_stream_0_s_dout),
    .img_data_stream_0_V_empty_n(img1_data_stream_0_s_empty_n),
    .img_data_stream_0_V_read(Mat2AXIvideo_U0_img_data_stream_0_V_read),
    .img_data_stream_1_V_dout(img1_data_stream_1_s_dout),
    .img_data_stream_1_V_empty_n(img1_data_stream_1_s_empty_n),
    .img_data_stream_1_V_read(Mat2AXIvideo_U0_img_data_stream_1_V_read),
    .img_data_stream_2_V_dout(img1_data_stream_2_s_dout),
    .img_data_stream_2_V_empty_n(img1_data_stream_2_s_empty_n),
    .img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
    .stream_process_TDATA(Mat2AXIvideo_U0_stream_process_TDATA),
    .stream_process_TVALID(Mat2AXIvideo_U0_stream_process_TVALID),
    .stream_process_TREADY(stream_process_TREADY),
    .stream_process_TKEEP(Mat2AXIvideo_U0_stream_process_TKEEP),
    .stream_process_TSTRB(Mat2AXIvideo_U0_stream_process_TSTRB),
    .stream_process_TUSER(Mat2AXIvideo_U0_stream_process_TUSER),
    .stream_process_TLAST(Mat2AXIvideo_U0_stream_process_TLAST),
    .stream_process_TID(Mat2AXIvideo_U0_stream_process_TID),
    .stream_process_TDEST(Mat2AXIvideo_U0_stream_process_TDEST)
);

fifo_w8_d1_A img0_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
    .if_full_n(img0_data_stream_0_s_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_0_V_write),
    .if_dout(img0_data_stream_0_s_dout),
    .if_empty_n(img0_data_stream_0_s_empty_n),
    .if_read(Not_U0_src_data_stream_0_V_read)
);

fifo_w8_d1_A img0_data_stream_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
    .if_full_n(img0_data_stream_1_s_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_1_V_write),
    .if_dout(img0_data_stream_1_s_dout),
    .if_empty_n(img0_data_stream_1_s_empty_n),
    .if_read(Not_U0_src_data_stream_1_V_read)
);

fifo_w8_d1_A img0_data_stream_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
    .if_full_n(img0_data_stream_2_s_full_n),
    .if_write(AXIvideo2Mat_U0_img_data_stream_2_V_write),
    .if_dout(img0_data_stream_2_s_dout),
    .if_empty_n(img0_data_stream_2_s_empty_n),
    .if_read(Not_U0_src_data_stream_2_V_read)
);

fifo_w8_d1_A img1_data_stream_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Not_U0_dst_data_stream_0_V_din),
    .if_full_n(img1_data_stream_0_s_full_n),
    .if_write(Not_U0_dst_data_stream_0_V_write),
    .if_dout(img1_data_stream_0_s_dout),
    .if_empty_n(img1_data_stream_0_s_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_0_V_read)
);

fifo_w8_d1_A img1_data_stream_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Not_U0_dst_data_stream_1_V_din),
    .if_full_n(img1_data_stream_1_s_full_n),
    .if_write(Not_U0_dst_data_stream_1_V_write),
    .if_dout(img1_data_stream_1_s_dout),
    .if_empty_n(img1_data_stream_1_s_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_1_V_read)
);

fifo_w8_d1_A img1_data_stream_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Not_U0_dst_data_stream_2_V_din),
    .if_full_n(img1_data_stream_2_s_full_n),
    .if_write(Not_U0_dst_data_stream_2_V_write),
    .if_dout(img1_data_stream_2_s_dout),
    .if_empty_n(img1_data_stream_2_s_empty_n),
    .if_read(Mat2AXIvideo_U0_img_data_stream_2_V_read)
);

start_for_Not_U0 start_for_Not_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Not_U0_din),
    .if_full_n(start_for_Not_U0_full_n),
    .if_write(AXIvideo2Mat_U0_start_write),
    .if_dout(start_for_Not_U0_dout),
    .if_empty_n(start_for_Not_U0_empty_n),
    .if_read(Not_U0_ap_ready)
);

start_for_Mat2AXIbkb start_for_Mat2AXIbkb_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Mat2AXIvideo_U0_din),
    .if_full_n(start_for_Mat2AXIvideo_U0_full_n),
    .if_write(Not_U0_start_write),
    .if_dout(start_for_Mat2AXIvideo_U0_dout),
    .if_empty_n(start_for_Mat2AXIvideo_U0_empty_n),
    .if_read(Mat2AXIvideo_U0_ap_ready)
);

assign AXIvideo2Mat_U0_ap_continue = 1'b1;

assign AXIvideo2Mat_U0_ap_start = ap_start;

assign Mat2AXIvideo_U0_ap_continue = 1'b1;

assign Mat2AXIvideo_U0_ap_start = start_for_Mat2AXIvideo_U0_empty_n;

assign Mat2AXIvideo_U0_start_full_n = 1'b1;

assign Mat2AXIvideo_U0_start_write = 1'b0;

assign Not_U0_ap_continue = 1'b1;

assign Not_U0_ap_start = start_for_Not_U0_empty_n;

assign ap_done = Mat2AXIvideo_U0_ap_done;

assign ap_idle = (Not_U0_ap_idle & Mat2AXIvideo_U0_ap_idle & AXIvideo2Mat_U0_ap_idle);

assign ap_ready = AXIvideo2Mat_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Mat2AXIvideo_U0_ap_done;

assign ap_sync_ready = AXIvideo2Mat_U0_ap_ready;

assign start_for_Mat2AXIvideo_U0_din = 1'b1;

assign start_for_Not_U0_din = 1'b1;

assign stream_in_TREADY = AXIvideo2Mat_U0_stream_in_TREADY;

assign stream_process_TDATA = Mat2AXIvideo_U0_stream_process_TDATA;

assign stream_process_TDEST = Mat2AXIvideo_U0_stream_process_TDEST;

assign stream_process_TID = Mat2AXIvideo_U0_stream_process_TID;

assign stream_process_TKEEP = Mat2AXIvideo_U0_stream_process_TKEEP;

assign stream_process_TLAST = Mat2AXIvideo_U0_stream_process_TLAST;

assign stream_process_TSTRB = Mat2AXIvideo_U0_stream_process_TSTRB;

assign stream_process_TUSER = Mat2AXIvideo_U0_stream_process_TUSER;

assign stream_process_TVALID = Mat2AXIvideo_U0_stream_process_TVALID;

endmodule //subsamble
