resistive random access memory ReRAM processing memory RPIM accelerator promise bridging gap internet device constrain resource convolutional neural network cnns dnns prohibitive specifically RPIM accelerator enhance efficiency eliminate movement improve computational density ReRAM density however efficiency limited dominant input partial sum psum movement digital analog analog digital interface identify opportunity RPIM accelerator analog data locality domain interfacing input access reduction propose innovative RPIM accelerator timely contribution timely adopts analog local buffer ALBs within ReRAM crossbar greatly enhance data locality minimize overhead input psum movement timely largely reduces conversion conversion domain interface  employ ALBs respectively develop input OIR mapping decrease input access conversion evaluation cnn dnn model various chip configuration timely outperforms baseline RPIM accelerator prime magnitude efficiency maintain computational density throughput furthermore comprehensive perform evaluate effectiveness propose ALB tdi OIR saving reduction index processing memory analog processing resistive random access memory ReRAM neural network introduction internet iot device promise revolutionize enhance ability recognize analyze classify around revolution  iot device smart phone smart sensor drone limited computation resource nih  NSF battery factor performance convolutional neural network cnns dnns prohibitive consumption layer parameter therefore cnn dnn application drain battery iot device quickly execute frequently increase factor execute cnns dnns situation worsen due cnns dnns become increasingly complex diverse task gap constrain resource iot device complexity cnns dnns efficient accelerator propose cnn dnn accelerator dominate memory access input partial sum psums diannao processing memory pim accelerator emerge promising computation memory array movement eliminate pim accelerator various memory technology resistive random access memory ReRAM  RPIM accelerator gain extensive research due ReRAM density SRAM however efficiency RPIM accelerator prime isaac pipelayer limited due bottleneck although stationary memory data movement due input psums prime interfacing circuit analog digital converter ADCs digital analog converter DACs another limit factor isaac address aforementioned bottleneck analyze identify opportunity greatly enhance efficiency RPIM accelerator develop novel technique strive data acm annual international symposium computer architecture isca doi isca mac mac exclude chip dram      memory input bus bus bus psums PE array analog PE array pim ReRAM memory bus psums input bus  input psums DAC MACs adc bottleneck access eyeriss non pim  pim memory memory  illustration memory cnn dnn accelerator due data movement input psums breakdown efficiency bottleneck pim accelerator input psum movement bottleneck DAC adc interfacing bottleneck bench efficiency computational density propose timely cnn dnn accelerator non pim accelerator eyeriss RPIM accelerator prime isaac pipelayer movement interface pim accelerator towards local domain technique effective enhance efficiency pim accelerator evaluate RPIM accelerator demonstrate improvement efficiency magnitude RPIM accelerator contribution propose aggressively improve efficiency RPIM accelerator adopt analog local buffer ALBs within memory crossbar enhance analog data locality domain interface  reduce  analog analog digital conversion mapping input OIR input psum access conversion develop innovative RPIM architecture IV timely domain memory execution locality integrates aforementioned maximize analog data locality via ALBs OIR minimize interface energyefficient  ALBs OIR timely outperforms competitive RPIM accelerator efficiency prime computational density pipelayer perform thorough evaluation timely RPIM accelerator cnn dnn model various chip configuration timely achieves improvement isaac efficiency improvement prime computational density throughput prime demonstrate promising architecture accelerate cnns dnns furthermore perform ablation evaluate effectiveness timely feature ALB tdi OIR reduce demonstrate timely innovative generalize RPIM accelerator II background background RPIM cnn dnn accelerator introduce cnns input reuse opportunity cnns convolutional conv operation II ReRAM II digital converter DTC digital converter TDC DAC adc  analog analog digital conversion accuracy II cnn input reuse cnns compose multiple conv layer cnn parameter computation conv layer described denote matrix output feature input feature filter bias respectively fully FC layer typically conv layer conv layer filter FC layer input feature equation FC layer additional constraint input reuses exist cnn conv operation yield psums simplicity input reuses independent input feature multiple output channel filter filter slide horizontally input pixel reuse generate output twice generate respectively filter slide vertically input pixel reuse generate output twice generate respectively layer output channel filter stride input pixel reuse  reuse private dnn conv operation difference cnns dnns input psums filter filter illustrate input reuses filter input psum logical physical digital signal DTC TDC DAC adc ReRAM crossbar array DAC DAC adc adc input memory analog signal analog voltage signal analog voltage signal ReRAM operation interfacing circuit ReRAM ReRAM nonvolatile memory data resistance modulation ReRAM  mim structure consists electrode oxide layer analog multiplication perform ReRAM bias voltage input ReRAM conductance output addition operation realize sum ReRAM circuit digital input input memory convert analog voltage DACs apply ReRAM analog psums convert digital ADCs output memory DTCs TDCs DACs ADCs DTCs TDCs perform  summary PARAMETERS USED timely cnn params description batch feature input output channel input feature height width filter height width stride output feature height width arch params description ReRAM crossbar array ncb ReRAM crossbar array sub chip CB resistance ReRAM crossbar array input ReRAM crossbar array psum input DD logic voltage domain signal vth threshold voltage comparator capacitance  delay DTC TDC DTC TDC ReRAM crossbar array reset phase sub chip reset sub chip timely chip potential error subBuf params description  conversion DTC DC conversion TDC  conversion DAC  conversion adc access subBuf access subBuf access ReRAM input output buffer version analog signal correspond digital signal DACs ADCs analog voltage signal digital signal digital signal delay fix voltage correspond domain voltage voltage domain DTC TDC implement digital circuit DAC adc typically relies analog circuit consume vulnerable voltage pvt variation benefit efficiency   aim timely outperform RPIM accelerator parameter summarize opportunity identify opportunity greatly reduce RPIM accelerator analyze performance limitation specifically opportunity motivate bottleneck input psum movement bottleneck interfacing circuit bottleneck opportunity inspire bottleneck interfacing circuit opportunity motivate bottleneck opportunity enhance analog data locality greatly reduce data movement interface identify opportunity consideration ReRAM processing computes analog domain operand input psums analog mostly access analog operand locally saving associate input psum movement largely remove activate interface prior input psum movement interface dominate RPIM accelerator input psum access involve hungry data movement stationary RPIM accelerator input psum access although input psum access ReRAM dot operation ReRAM crossbar array input psum access input psums access vgg resnet inference respectively input comm memory digital comp analog comp DAC adc vgg input psum resnet conv layer access input psums output adc DAC input psum access breakdown prime breakdown isaac memory psums involve memory prime spent input psum access respectively  conversion involve prime data movement remain consume conversion opportunity domain interfacing reduce conversion  conversion efficient voltage domain conversion II opportunity DTCs TDCs interfacing digital signal memory analog signal  ReRAM crossbar array prior DACs ADCs limit efficiency RPIM accelerator although isaac optimizes DAC adc interface interface isaac specifically isaac decrease ADCs adc ReRAM bitlines adc sample rate increase increase conversion opportunity reduce input access input access conversion input reuse cnns improve prior reduce overhead input access correspond interface input ReRAM array naturally ReRAM along input average access  isaac input involves  eDRAM ReRAM mac input register file ReRAM mac conversion ReRAM mac MSRA adopt isaac input conv layer activate interface average timely innovation aforementioned opportunity inspire develop innovation timely greatly improve acceleration efficiency conceptual difference exist RPIM accelerator timely specifically timely mostly data analog domain fully digital data movement exist adopts DTCs TDCs instead DACs ADCs interfacing innovation timely adopts ALBs aggressively enhance analog data locality ncb reduction data movement per input per psum exist assume ncb ncb crossbar sub chip multiple sub chip compose chip difference timely exist RPIM resides sub chip specifically crossbar CB adder adder adder data per input exist data access interfacing per psum timely ncb ncb per input   ncb per psum   ncb     normalize     output buffer ncb CB DAC adc CB CB CB CB CB CB CB CB CB input buffer CB ReRAM crossbar array subBuf subBuf input buffer DTC DTC DTC ncb CB CB CB CB CB CB CB CB CB TDC TDC TDC output buffer analog domain analog data movement digital data movement sub chip within chip  timely sub chip per input per psum  timely normalize data access interface access ReRAM input output buffer subBuf subBuf respectively    DC denote DAC adc DTC TDC respectively exist fetch input memory input buffer therefore sub chip BN  access BN CB input timely input fetch  memory sub chip thanks adopt local ALB buffer subBufs sandwich crossbar array  BN  handle input reduction ncb per input similarly crossbar exist RPIM accelerator directly writes psums output buffer whereas timely psums sub chip accumulate output buffer reduction ncb per psum furthermore access memory magnitude local buffer specifically average memory access prime subBufs subBufs timely respectively ncb typically ncb prime therefore ncb reduction handle input psum access achieve timely additionally reduce requirement input output buffer timely eliminate inter sub chip memory additional saving innovation timely adopts  ALBs minimize conversion conversion respectively timely reduces interfacing per input per psum   respectively    DC recognize adc DAC interface another bottleneck exist RPIM accelerator addition data movement ADCs DACs isaac account contrast timely adopts TDCs DTCs instead ADCs DACs implement interfacing circuit crossbar TDC DTC conversion sub chip whereas crossbar adc DAC conversion exist   reduction per input psum respectively exist specifically respectively innovation timely employ OIR reduce input access conversion access input output buffer  magnitude access local buffer crossbar array propose OIR strategy increase input reuse opportunity minimize input access associate conversion IV timely architecture architecture overview IV timely architecture integrates innovation aggressively improve acceleration efficiency IV IV IV respectively addition introduce pipeline enhance throughput IV software hardware interface offering programmability IV parameter summarize overview timely architecture consists sub chip via bus specifically sub chip DTCs TDCs ReRAM input output buffer ReRAM crossbar mesh grid local ALB buffer subBufs subBufs ReRAM crossbar array adder adder  relu max pool timely architecture cnns dnns inference pre pre load timely ReRAM array input cnn dnn layer fetch input buffer sub chip sub chip handle correspond layer cnn dnn layer within sub chip input apply DTCs convert digital input analog signal ReRAM crossbar array along horizontal direction perform dot correspond resistive calculate psums crossbar vertical direction aggregate  convert voltage signal analog vth TB phase phase II vth TB phase phase II IB IB vth TB phase phase II IB gnd  iout  TB TB RB subBufs vin vout vin vout vin vout vdd sub chip bus ReRAM input buffer CB ReRAM crossbar TDCs ReRAM output buffer shifter adder relu pool comparators CB BxB subBufs CB BxB CB BxB SH subBufs subBufs subBufs subBufs subBufs CB BxB CB BxB subBufs subBufs CB BxB CB BxB SH subBufs CB BxB subBufs subBufs subBufs subBufs subBufs subBufs adder adder adder CB BxB analog domain comparators CB BxB subBufs CB BxB CB BxB SH subBufs subBufs subBufs subBufs subBufs CB BxB CB BxB subBufs subBufs CB BxB CB BxB SH subBufs CB BxB subBufs subBufs subBufs subBufs subBufs subBufs adder adder adder CB BxB analog domain DTCs vth vth vth iout  adder adder adder controller vdd  DTC vdd  DTC illustration timely architecture subBuf subBuf adder ReRAM crossbar crossbar sub chip comparators input output characteristic DTC input output characteristic dot operation leftmost ReRAM sub chip signal comparator convert digital signal via TDC output subBuf adder separately finally digital signal apply shift relu max pool output buffer enhance analog data locality within sub chip timely convert input calculate psums analog domain aid adopt ALBs digital input convert signal DTCs psums convert digital signal TDCs subsection introduce data movement mechanism operation local analog buffer data movement mechanism timely architecture input DTCs horizontally across ReRAM crossbar array via subBufs maximize input reuses minimize memory access meanwhile psums vertically via subBufs crossbar leftmost fetch input DTCs remain fetch input analog local buffer  similarly output  convert digital signal via TDCs output buffer output crossbar adder via analog buffer subBufs timely data movement analog domain within sub chip greatly enhance data locality improve efficiency throughput local analog buffer local analog buffer handle analog data movement locally timely specifically subBuf buffer signal output DTCs latch copying input delay latch output subBuf buffer signal output ReRAM crossbar array copying input output subBuf subBuf efficient input output buffer specifically subBuf buffer consists couple inverter positive feedback response output reduces delay input output couple inverter invert input inverter invert signal subBufs reset pipeline cycle subBuf buffer implement NMOS mirror domain dot DTC TDC interfacing timely performs dot domain input DTCs convert domain dot digital signal via TDCs subsection dot operation timely introduce associate DTCs TDCs dot psums ReRAM crossbar array ReRAM crossbar array domain input apply correspond ReRAM resistance correspond generate psum  focus psums sub chip psum ncb crossbar vertical direction aggregate adder convert voltage capacitor input output characteristic dot adopt phase scheme phase input DD corresponds phase II constant  rmin phase II ensures voltage vth output define rmin minimum mapped resistance layer vth threshold voltage comparator  DD rmin vdd logic voltage signal phase conservation derive output input rmin   realize dot input employ sub mapped adjacent significant msb remain significant lsb respectively capacitor associate msb lsb respectively msb lsb dot DTCs TDCs adopt DTCs TDCs timely measurement validate input output characteristic DTC digital signal correspond domain analog signal maximum minimum delay respectively dynamic domain analog signal   delay meanwhile TDC input output characteristic switch timely  conversion margin DTC TDC addition efficiency computational density DTC TDC ReRAM crossbar timely input mapping OIR principle reuse input filter filter parallel within crossbar array reuse input slide filter vertically within input feature duplicate filter shift offset filter height stride respectively reuse input slide filter horizontally within input feature transfer input adjacent subBufs direction input transfer adjacent  implement introduce switch signal subBuf pipeline enhance throughput adopt pipeline within sub chip inter sub chip intra sub chip pipeline sub chip pipeline layer layer mapping strategy adopt timely cnn dnn layer mapped  ReRAM crossbar otherwise layer mapped multiple sub chip sub chip operation reading input input buffer DTCs analog domain computation dot comparison operation TDCs input  DTCs duplication subBufs input transfer  fetch pixel fetch pixel filter input psums mno mno filter filter DTCs ReRAM mapping  input  subBufs physical logical input  DTCs input  DTCs propose OIR mapping filter input crossbar duplicate filter vertical offset adjacent ReRAM temporally shift input amount output buffer pipelined  slowest stage operation within sub chip illustrate pipeline timely assume data input buffer cycle spends cycle digital conversion analog domain computation digital conversion output buffer fifth cycle meanwhile fifth cycle fifth fourth data convert DTC compute analog domain convert TDC respectively software hardware interface software hardware interface adopt developer configure timely cnns dnns enable programmability interface prime stage involve software program hardware execution cnn dnn load NN parser automatically extract model parameter extract parameter compiler optimizes mapping strategy increase utilization ReRAM crossbar array generates execution command command mapping input data configuration controller load command compiler pre mapped address configure peripheral circuit input computation discussion although local buffer adopt digital accelerator challenge local buffer  improper largely compromise  computational density frequent overhead conversion knowledge timely implement maximize analog data locality via ALBs magnitude access memory prime isaac pipelayer additionally timely maximizes data locality without degrade  computational density although recent RPIM accelerator cascade adopt analog buffer analog ReRAM buffer reduce conversion thereby minimize computational timely ALBs minimize computational data movement prime computational account chip minimize computational timely reduces conversion ALBs decrease conversion TDCs analog computation local buffer efficient potentially introduce accuracy loss timely accuracy loss mainly attribute non ideal characteristic analog circuit address challenge timely leverage algorithm resilience cnns dnns counter hardware vulnerability minimize potential error introduce hardware thereby achieve optimal efficiency accuracy signal minimize potential error analog voltage signal analog signal digitally implement signal tolerate error load analog signal sensitive pvt variation adopt ALBs improve accuracy input psums increase ability load however ALBs ReRAM crossbar array sub chip compromise computational density evaluation adopt subBuf ReRAM crossbar array subBuf ReRAM crossbar array  achieve accuracy loss computational density reduction limit cascade subBufs horizontal direction reduce accumulate error  input tolerate margin assign margin delay DTC conversion cascade subBufs avoid introduce error psum timely adopts pipeline address limit signal operation improve throughput adjust ReRAM DTC TDC allows throughput computational density timely timely compensates increase due shift duplication OIR peripheral circuit besides timely replicates improve computation parallelism throughput prior VI evaluation introduce experimental setup timely efficiency computational density throughput demonstrate effectiveness timely feature ALB tdi OIR feature generalizable finally discus setup timely configuration comparison prime isaac adopt prime isaac parameter ReRAM relu parameter prime maxpool operation hypertransport link isaac II timely specific component silicon verify DTCs TDCs adopt cadence simulated  subBuf adder circuit comparator load simulation digital shifter adder consume negligibly amount parameter peripheral circuit commercial CMOS rate mhz reset phase pipeline cycle latency DTCs TDCs latency pipelined operation latency reading correspond input analog domain computation output output buffer respectively addition adder input contribute insert adder interconnection subBuf adder capacitor ReRAM crossbar leverage IC layer adopt sub chip comparison baseline timely isaac methodology timely stateof RPIM accelerator prime isaac pipelayer  peak efficiency computational density performance data baseline report correspond evaluation regard various benchmark prime isaac lack detail information obtain pipelayer  importantly comparison sufficient prime competitive baseline efficiency evaluation simulator evaluate throughput prime isaac timely simulator validate prime simulator isaac analytical calculation simulator mimic prime isaac simulator error throughput evaluation zero respectively acceptable timely magnitude improvement II timely PARAMETERS component params spec   timely sub chip DTC resolution ReRAM crossbar comparator TDC resolution subBuf subBuf adder relu maxpool input buffer KB output buffer KB timely chip mhz sub chip inter chip hyper link link freq 6GHz link GB timely adjust sub chip application  BENCHMARKS datasets benchmark cnn dnn model vgg cnn mlp comparison prime benchmark vgg comparison isaac MSRA benchmark resnet timely performance  diverse recent cnns imagenet ILSVRC dataset mnist dataset efficiency VI due lack isaac mapping information validate simulator prime simulator error adopt prime component parameter mapping strategy simulator prime inter layer pipeline validate simulator isaac analytical calculation throughput error isaac component parameter balance  pipeline simulator inter layer pipeline corresponds timely inter sub chip pipeline benchmark evaluate timely benchmark benchmark adopt evaluation evaluate timely peak efficiency computational density report perform evaluation timely efficiency throughput various cnn dnn model overall peak performance representative RPIM accelerator IV timely improve efficiency prime computational density pipelayer timely improves efficiency computational density prime crossbar chip isaac timely prime crossbar chip isaac timely normalize throughput normalize efficiency adopt input output prime input output improvement prime slightly adopt input output isaac data precision geometric vgg cnn vgg vgg vgg MSRA MSRA MSRA resnet resnet resnet resnet squeezenet vgg normalize  vgg vgg vgg vgg MSRA MSRA MSRA geometric normalize  mlp cnns normalize efficiency throughput timely prime isaac respectively various cnns dnns IV peak performance comparison improve computational   density  TOPs timely TOPs timely     timely timely operation mac operation mac improvement timely innovative feature ALB tdi OIR intra sub chip pipeline aggressively reduce dominant data movement increase operation IV ensure timely precision baseline comparison specifically timely prime timely isaac pipelayer  efficiency various cnn dnn model evaluate timely various model mlp cnns validate superior performance generalizable computational data movement normalize efficiency timely prime isaac timely outperforms prime isaac cnn dnn model specifically timely average efficient prime isaac respectively geometric rightmost experimental demonstrates timely superior efficiency independent cnns dnns computational data movement addition efficiency improvement timely decrease compact cnns cnn squeezenet data movement relatively model mapped ReRAM prime ReRAM tile isaac memory access limit saving achieve timely throughput various cnns timely normalize throughput prime isaac various cnns cnns chip configuration chip throughput function duplication ratio cnns prime isaac correspond duplication ratio prime timely enhances throughput chip chip chip configuration vgg timely advantageous throughput intra sub chip pipeline enables minimize latency pipelined output addition prime memory mode computation mode accelerate cnn limit crossbar cnn computation throughput chip timely isaac cnns timely average enhances throughput chip chip chip configuration respectively chip chip chip cnns MSRA ensure model mapped timely isaac accelerator timely enhance throughput isaac adopts serial operation pipeline cycle mac operation timely employ intra sub chip pipeline pipeline cycle accuracy inference accuracy loss various cnn dnn model simulation circuit error extract cadence simulation simulation methodology adapt prior specifically obtain pvt variation monte carlo simulation cadence  subBuf adder DTC TDC error gaussian distribution equivalent training inference prior gaussian training negligible accuracy loss achieve accuracy loss cascade subBufs accumulate error cascade  potential error subBuf tolerate timely prime psum output analog local  memory memory memory input timely prime timely prime DTCs TDCs DACs ADCs timely prime DTCs TDCs DACs ADCs ALB subBufs subBufs IR tdi reduction contributor psum access subBufs input subBufs output effectiveness timely innovation breakdown saving prime vgg achieve feature timely interfacing circuit timely prime breakdown regard memory data timely prime contribute factor saving per data timely margin loss inference accuracy effectiveness timely innovation validate effectiveness timely innovation reduction demonstrate timely innovative principle generalize stateof RPIM accelerator improve efficiency effectiveness timely innovation saving breakdown analysis demonstrate timely reduces consumption  prime competitive RPIM accelerator efficiency timely improves efficiency prime overview breakdown saving achieve feature timely timely ALB OIR contribute saving tdi remain effectiveness timely ALB OIR timely breakdown regard memory data prime respectively timely ALB OIR reduce consumption memory access prime specifically ALB OIR feature enable timely fully exploit local buffer within sub chip minimize access memory remove access memory timely reduces consumption associate data movement psums input output respectively contribute factor summarize specifically timely handle psums locally via subBufs within sub chip aggressively reduce data movement psums timely OIR feature ensures input data fetch memory ALB feature subBufs allows fetch input transfer via  crossbar thanks employ subBufs subBufs timely remove memory memory respectively reduce output memory memory timely memory prime furthermore another effectiveness timely OIR feature summarize prime timely input access memory conv layer timely memory access effectiveness timely tdi although DTCs TDCs contribute timely saving prime DTCs TDCs timely ADCs DACs prime DTC TDC DAC adc increase analog data locality due ALBs largely reduces activate DTCs TDCs timely OIR feature aggressively reduces DTC conversion thanks reduce input access memory effectiveness timely innovation reduction analyze breakdown effectiveness timely innovation saving peripheral circuit improve computational memory  reading  timely prime  vgg conv conv conv conv conv conv prime timely DTC TDC subBuf subBuf comp ReRAM prime isaac timely ReRAM chip prime isaac timely ReRAM chip percentage ReRAM crossbar prime isaac timely breakdown timely prime ALB prime IR mem subarray FF subarray crossbar bus ALB IR intra data movement prime prime timely ALB OIR apply apply ALB OIR prime architecture reduction density IV percentage ReRAM array timely isaac percentage ReRAM array prime ignore percentage ReRAM crossbar array timely benefit efficient circuit implementation timely ALB tdi OIR specifically timely subBufs subBufs occupy chip DTCs TDCs occupy chip CMOS logic introduce OIR  generalization timely innovation timely innovative feature generalizable apply RPIM accelerator boost efficiency demonstrate apply ALB OIR prime consideration ALB feature associate OIR contributes dominant saving perspective data access interface prime architecture isaac pipelayer evaluate modify prime architecture subBufs subBufs ReRAM crossbar array FF subarray modify mapping input access dataflow OIR employ prime outside FF subarray ALB OIR impact intra adopt component parameter prime apply ALB OIR principle FF subarrays prime reduces intra data movement discussion timely adjust sub chip II affect throughput slightly affect throughput intra sub chip pipeline IV adjust sub chip chip inter chip memory account negligible vii related non pim cnn dnn accelerator although memory data storage non pim accelerator compute closer compact memory reduce accelerator chip dram dram access consume magnitude chip memory access KB cache dram consumes diannao chip bottleneck chip SRAM widely mainstream chip memory however SRAM density limit capacity technology EIE adopts MB SRAM address issue chip eDRAM rana dadiannao eDRAM KB capacity however refresh eDRAM dominant data access fpga performance limited memory access limited flexibility memory technology  accelerator timely improves efficiency compute memory enhances computational density adopt density ReRAM pim cnn dnn accelerator pim accelerator integrate compute memory access achievable efficiency computational density remain limited limited efficiency induced input psum movement overhead interfacing circuit prime access input psums isaac consumes DACs ADCs limited computational density related memory technology processing SRAM limitation SRAM typically SRAM structure structure decrease density propose timely adopts density ReRAM address challenge technique ALBs  OIR timely achieves improvement isaac efficiency improvement prime computational density throughput prime ALBs timely recent RPIM accelerator increase amount data analog domain optimization however optimizes computation interfacing circuit CONCLUSIONS analyze exist RPIM accelerator identify opportunity greatly enhance efficiency analog data locality domain interfacing input access reduction opportunity inspire feature timely ALBs interfacing TDCs DTCs OIR mapping timely outperforms efficiency computational density maintain throughput