<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>gem5: dev/alpha/tsunami_cchip.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
<div class="header">
  <div class="headertitle">
<h1>dev/alpha/tsunami_cchip.cc</h1>  </div>
</div>
<div class="contents">
<a href="tsunami__cchip_8cc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2004-2005 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00006"></a>00006 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00007"></a>00007 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00008"></a>00008 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00009"></a>00009 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00010"></a>00010 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00011"></a>00011 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00012"></a>00012 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00013"></a>00013 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00014"></a>00014 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00017"></a>00017 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00018"></a>00018 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00019"></a>00019 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00020"></a>00020 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00021"></a>00021 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00022"></a>00022 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00023"></a>00023 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00024"></a>00024 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00025"></a>00025 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00026"></a>00026 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * Authors: Ali Saidi</span>
<a name="l00029"></a>00029 <span class="comment"> *          Ron Dreslinski</span>
<a name="l00030"></a>00030 <span class="comment"> */</span>
<a name="l00031"></a>00031 
<a name="l00036"></a>00036 <span class="preprocessor">#include &lt;deque&gt;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &lt;string&gt;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &lt;vector&gt;</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="ev5_8hh.html">arch/alpha/ev5.hh</a>&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="trace_8hh.html">base/trace.hh</a>&quot;</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include &quot;<a class="code" href="intr__control_8hh.html">cpu/intr_control.hh</a>&quot;</span>
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;debug/IPI.hh&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;debug/Tsunami.hh&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;<a class="code" href="tsunami_8hh.html" title="Declaration of top level class for the Tsunami chipset.">dev/alpha/tsunami.hh</a>&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;<a class="code" href="tsunami__cchip_8hh.html" title="Emulation of the Tsunami CChip CSRs.">dev/alpha/tsunami_cchip.hh</a>&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="tsunamireg_8h.html" title="List of Tsunami CSRs.">dev/alpha/tsunamireg.h</a>&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="packet_8hh.html" title="Declaration of the Packet class.">mem/packet.hh</a>&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="packet__access_8hh.html">mem/packet_access.hh</a>&quot;</span>
<a name="l00052"></a>00052 <span class="preprocessor">#include &quot;<a class="code" href="port_8hh.html" title="Port Object Declaration.">mem/port.hh</a>&quot;</span>
<a name="l00053"></a>00053 <span class="preprocessor">#include &quot;params/TsunamiCChip.hh&quot;</span>
<a name="l00054"></a>00054 <span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span>
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 <span class="comment">//Should this be AlphaISA?</span>
<a name="l00057"></a>00057 <span class="keyword">using namespace </span>TheISA;
<a name="l00058"></a>00058 
<a name="l00059"></a><a class="code" href="classTsunamiCChip.html#a224c05f1f6744fca5895a461a2d0e203">00059</a> <a class="code" href="classTsunamiCChip.html#a224c05f1f6744fca5895a461a2d0e203" title="Initialize the Tsunami CChip by setting all of the device register to 0.">TsunamiCChip::TsunamiCChip</a>(<span class="keyword">const</span> <a class="code" href="classTsunamiCChip.html#a5bbee3d642170dd484c8e5fdf56fddae">Params</a> *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>)
<a name="l00060"></a>00060     : <a class="code" href="classBasicPioDevice.html">BasicPioDevice</a>(p), tsunami(p-&gt;tsunami)
<a name="l00061"></a>00061 {
<a name="l00062"></a>00062     <a class="code" href="classBasicPioDevice.html#a99f22fb3bc4d87934cfafc3b768545cc" title="Size that the device&amp;#39;s address range.">pioSize</a> = 0x10000000;
<a name="l00063"></a>00063 
<a name="l00064"></a>00064     <a class="code" href="classTsunamiCChip.html#a40727a00daac594c27fb520e4c2cb396" title="This register contains bits for each PCI interrupt that can occur.">drir</a> = 0;
<a name="l00065"></a>00065     <a class="code" href="classTsunamiCChip.html#a84a6527bd99d8de2f410902911a5f5ad" title="Indicator of which CPUs have an IPI interrupt.">ipint</a> = 0;
<a name="l00066"></a>00066     <a class="code" href="classTsunamiCChip.html#a651737ca1bd9fe4c882c1fdbc4702b78" title="Indicator of which CPUs have an RTC interrupt.">itint</a> = 0;
<a name="l00067"></a>00067 
<a name="l00068"></a>00068     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> &lt; <a class="code" href="classTsunami.html#ae29373501013620a6546777691995d6b" title="Max number of CPUs in a Tsunami.">Tsunami::Max_CPUs</a>; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>++)
<a name="l00069"></a>00069     {
<a name="l00070"></a>00070         <a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[<a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>] = 0;
<a name="l00071"></a>00071         <a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[<a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>] = 0;
<a name="l00072"></a>00072     }
<a name="l00073"></a>00073 
<a name="l00074"></a>00074     <span class="comment">//Put back pointer in tsunami</span>
<a name="l00075"></a>00075     <a class="code" href="classTsunamiCChip.html#a34da00748e9dfaeb5fa122e08ed57314" title="pointer to the tsunami object.">tsunami</a>-&gt;<a class="code" href="classTsunami.html#a18dd522a96ffa7a9f4b822b41742c76c" title="Pointer to the Tsunami CChip.">cchip</a> = <span class="keyword">this</span>;
<a name="l00076"></a>00076 }
<a name="l00077"></a>00077 
<a name="l00078"></a>00078 <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a>
<a name="l00079"></a><a class="code" href="classTsunamiCChip.html#a01f1ebd40040dfd5835b54354a711b32">00079</a> <a class="code" href="classTsunamiCChip.html#a01f1ebd40040dfd5835b54354a711b32" title="Pure virtual function that the device must implement.">TsunamiCChip::read</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html" title="Top level class for Tsunami Chipset emulation.">Tsunami</a>, <span class="stringliteral">&quot;read  va=%#x size=%d\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>(), pkt-&gt;<a class="code" href="classPacket.html#ad7c96bd8cd06acddebb3a373b37e6e59">getSize</a>());
<a name="l00082"></a>00082 
<a name="l00083"></a>00083     assert(pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>() &gt;= <a class="code" href="classBasicPioDevice.html#a338811b1320af1a601bef191177979ac" title="Address that the device listens to.">pioAddr</a> &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>() &lt; <a class="code" href="classBasicPioDevice.html#a338811b1320af1a601bef191177979ac" title="Address that the device listens to.">pioAddr</a> + <a class="code" href="classBasicPioDevice.html#a99f22fb3bc4d87934cfafc3b768545cc" title="Size that the device&amp;#39;s address range.">pioSize</a>);
<a name="l00084"></a>00084 
<a name="l00085"></a>00085     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> regnum = (pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>() - <a class="code" href="classBasicPioDevice.html#a338811b1320af1a601bef191177979ac" title="Address that the device listens to.">pioAddr</a>) &gt;&gt; 6;
<a name="l00086"></a>00086     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> daddr = (pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>() - <a class="code" href="classBasicPioDevice.html#a338811b1320af1a601bef191177979ac" title="Address that the device listens to.">pioAddr</a>);
<a name="l00087"></a>00087 
<a name="l00088"></a>00088     pkt-&gt;<a class="code" href="classPacket.html#aaa5d4a16d37597168dcff5857d9c6717" title="If there isn&amp;#39;t data in the packet, allocate some.">allocate</a>();
<a name="l00089"></a>00089     <span class="keywordflow">switch</span> (pkt-&gt;<a class="code" href="classPacket.html#ad7c96bd8cd06acddebb3a373b37e6e59">getSize</a>()) {
<a name="l00090"></a>00090 
<a name="l00091"></a>00091       <span class="keywordflow">case</span> <span class="keyword">sizeof</span>(uint64_t):
<a name="l00092"></a>00092           pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>&lt;uint64_t&gt;(0);
<a name="l00093"></a>00093 
<a name="l00094"></a>00094           <span class="keywordflow">if</span> (daddr &amp; <a class="code" href="tsunamireg_8h.html#a2d27d46817a348d2a02200ac7e40498c">TSDEV_CC_BDIMS</a>)
<a name="l00095"></a>00095           {
<a name="l00096"></a>00096               pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[(daddr &gt;&gt; 4) &amp; 0x3F]);
<a name="l00097"></a>00097               <span class="keywordflow">break</span>;
<a name="l00098"></a>00098           }
<a name="l00099"></a>00099 
<a name="l00100"></a>00100           <span class="keywordflow">if</span> (daddr &amp; <a class="code" href="tsunamireg_8h.html#aa7d8c62f85a68b1fbb139dc79699e273">TSDEV_CC_BDIRS</a>)
<a name="l00101"></a>00101           {
<a name="l00102"></a>00102               pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[(daddr &gt;&gt; 4) &amp; 0x3F]);
<a name="l00103"></a>00103               <span class="keywordflow">break</span>;
<a name="l00104"></a>00104           }
<a name="l00105"></a>00105 
<a name="l00106"></a>00106           <span class="keywordflow">switch</span>(regnum) {
<a name="l00107"></a>00107               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a38b168a57489a88e5f0caa709ed36032">TSDEV_CC_CSR</a>:
<a name="l00108"></a>00108                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(0x0);
<a name="l00109"></a>00109                   <span class="keywordflow">break</span>;
<a name="l00110"></a>00110               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a64b2bd22ad14fafc3b0b1d8750e798d0">TSDEV_CC_MTR</a>:
<a name="l00111"></a>00111                   <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_MTR not implemeted\n&quot;</span>);
<a name="l00112"></a>00112                    <span class="keywordflow">break</span>;
<a name="l00113"></a>00113               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#aff71981425aaed8e988feb530f06b75b">TSDEV_CC_MISC</a>:
<a name="l00114"></a>00114                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(((<a class="code" href="classTsunamiCChip.html#a84a6527bd99d8de2f410902911a5f5ad" title="Indicator of which CPUs have an IPI interrupt.">ipint</a> &lt;&lt; 8) &amp; 0xF) | ((<a class="code" href="classTsunamiCChip.html#a651737ca1bd9fe4c882c1fdbc4702b78" title="Indicator of which CPUs have an RTC interrupt.">itint</a> &lt;&lt; 4) &amp; 0xF) |
<a name="l00115"></a>00115                                      (pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f" title="A pointer to the original request.">req</a>-&gt;<a class="code" href="classRequest.html#a49fb5bcad2ab0d274bdb4f5efb8cf8d9" title="Accessor function for context ID.">contextId</a>() &amp; 0x3));
<a name="l00116"></a>00116                   <span class="comment">// currently, FS cannot handle MT so contextId and</span>
<a name="l00117"></a>00117                   <span class="comment">// cpuId are effectively the same, don&#39;t know if it will</span>
<a name="l00118"></a>00118                   <span class="comment">// matter if FS becomes MT enabled.  I suspect no because</span>
<a name="l00119"></a>00119                   <span class="comment">// we are currently able to boot up to 64 procs anyway</span>
<a name="l00120"></a>00120                   <span class="comment">// which would render the CPUID of this register useless</span>
<a name="l00121"></a>00121                   <span class="comment">// anyway</span>
<a name="l00122"></a>00122                   <span class="keywordflow">break</span>;
<a name="l00123"></a>00123               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a9fc1adf454c5b8e4973b9660fda43bd6">TSDEV_CC_AAR0</a>:
<a name="l00124"></a>00124               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#aaf557e35e249b87b0d7a11fc022c118a">TSDEV_CC_AAR1</a>:
<a name="l00125"></a>00125               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a5c08fd897137dce340a7e44f47bb6a64">TSDEV_CC_AAR2</a>:
<a name="l00126"></a>00126               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a83a6114ae54e40982119106f4c9d18b8">TSDEV_CC_AAR3</a>:
<a name="l00127"></a>00127                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(0);
<a name="l00128"></a>00128                   <span class="keywordflow">break</span>;
<a name="l00129"></a>00129               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a6c1858b0208f4438117fb0937b383a0b">TSDEV_CC_DIM0</a>:
<a name="l00130"></a>00130                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[0]);
<a name="l00131"></a>00131                   <span class="keywordflow">break</span>;
<a name="l00132"></a>00132               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ab64a5c87c9da4c3c50f78e60d7c59ca5">TSDEV_CC_DIM1</a>:
<a name="l00133"></a>00133                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[1]);
<a name="l00134"></a>00134                   <span class="keywordflow">break</span>;
<a name="l00135"></a>00135               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a2de38d3c46ddcb34f0c7dab3dea32294">TSDEV_CC_DIM2</a>:
<a name="l00136"></a>00136                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[2]);
<a name="l00137"></a>00137                   <span class="keywordflow">break</span>;
<a name="l00138"></a>00138               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a0897672d9003de416562a52013bacf20">TSDEV_CC_DIM3</a>:
<a name="l00139"></a>00139                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[3]);
<a name="l00140"></a>00140                   <span class="keywordflow">break</span>;
<a name="l00141"></a>00141               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a438d4d54b82379481e158d67b3af5b39">TSDEV_CC_DIR0</a>:
<a name="l00142"></a>00142                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[0]);
<a name="l00143"></a>00143                   <span class="keywordflow">break</span>;
<a name="l00144"></a>00144               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a542fe8ad6e83c1d8f4aab8594d7f9e0f">TSDEV_CC_DIR1</a>:
<a name="l00145"></a>00145                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[1]);
<a name="l00146"></a>00146                   <span class="keywordflow">break</span>;
<a name="l00147"></a>00147               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a0da6be1c580c7f2c90d13f33604fa323">TSDEV_CC_DIR2</a>:
<a name="l00148"></a>00148                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[2]);
<a name="l00149"></a>00149                   <span class="keywordflow">break</span>;
<a name="l00150"></a>00150               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a788c75457f2b62556a16032d1a53a115">TSDEV_CC_DIR3</a>:
<a name="l00151"></a>00151                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[3]);
<a name="l00152"></a>00152                   <span class="keywordflow">break</span>;
<a name="l00153"></a>00153               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a8f7cd16bb2d062507ab14c6b46fad573">TSDEV_CC_DRIR</a>:
<a name="l00154"></a>00154                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a40727a00daac594c27fb520e4c2cb396" title="This register contains bits for each PCI interrupt that can occur.">drir</a>);
<a name="l00155"></a>00155                   <span class="keywordflow">break</span>;
<a name="l00156"></a>00156               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a12b87c3060787160a9e37cec8674c808">TSDEV_CC_PRBEN</a>:
<a name="l00157"></a>00157                   <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_PRBEN not implemented\n&quot;</span>);
<a name="l00158"></a>00158                   <span class="keywordflow">break</span>;
<a name="l00159"></a>00159               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#af49fbaa38dd8014d1505728ff2e9ca50">TSDEV_CC_IIC0</a>:
<a name="l00160"></a>00160               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a66336b2cea24c760ee21d723da197da7">TSDEV_CC_IIC1</a>:
<a name="l00161"></a>00161               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ac116452d6d608a10809d03394ec997bf">TSDEV_CC_IIC2</a>:
<a name="l00162"></a>00162               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ab55a624807c05aedd557d65a8a4d1a57">TSDEV_CC_IIC3</a>:
<a name="l00163"></a>00163                   <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_IICx not implemented\n&quot;</span>);
<a name="l00164"></a>00164                   <span class="keywordflow">break</span>;
<a name="l00165"></a>00165               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ac67179d1da07bd581f4953d187f0268b">TSDEV_CC_MPR0</a>:
<a name="l00166"></a>00166               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a23c0acbf862c445a0c8d88c2b198cf69">TSDEV_CC_MPR1</a>:
<a name="l00167"></a>00167               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a8b2169d96ff4137b5b8e604b87249403">TSDEV_CC_MPR2</a>:
<a name="l00168"></a>00168               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a2963992c4cc4237f1cfccdb300ab9dba">TSDEV_CC_MPR3</a>:
<a name="l00169"></a>00169                   <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_MPRx not implemented\n&quot;</span>);
<a name="l00170"></a>00170                   <span class="keywordflow">break</span>;
<a name="l00171"></a>00171               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#aa0c95d6ac73be8fef1c728ea1ea79dd8">TSDEV_CC_IPIR</a>:
<a name="l00172"></a>00172                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a84a6527bd99d8de2f410902911a5f5ad" title="Indicator of which CPUs have an IPI interrupt.">ipint</a>);
<a name="l00173"></a>00173                   <span class="keywordflow">break</span>;
<a name="l00174"></a>00174               <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a4bb7dc55e7652b56474f73a0441f54d5">TSDEV_CC_ITIR</a>:
<a name="l00175"></a>00175                   pkt-&gt;<a class="code" href="classPacket.html#ac63debc6335e01dcb4941e4c760a6962" title="set the value in the data pointer to v.">set</a>(<a class="code" href="classTsunamiCChip.html#a651737ca1bd9fe4c882c1fdbc4702b78" title="Indicator of which CPUs have an RTC interrupt.">itint</a>);
<a name="l00176"></a>00176                   <span class="keywordflow">break</span>;
<a name="l00177"></a>00177               <span class="keywordflow">default</span>:
<a name="l00178"></a>00178                   <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;default in cchip read reached, accessing 0x%x\n&quot;</span>);
<a name="l00179"></a>00179            } <span class="comment">// uint64_t</span>
<a name="l00180"></a>00180 
<a name="l00181"></a>00181       <span class="keywordflow">break</span>;
<a name="l00182"></a>00182       <span class="keywordflow">case</span> <span class="keyword">sizeof</span>(uint32_t):
<a name="l00183"></a>00183       <span class="keywordflow">case</span> <span class="keyword">sizeof</span>(uint16_t):
<a name="l00184"></a>00184       <span class="keywordflow">case</span> <span class="keyword">sizeof</span>(uint8_t):
<a name="l00185"></a>00185       <span class="keywordflow">default</span>:
<a name="l00186"></a>00186         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;invalid access size(?) for tsunami register!\n&quot;</span>);
<a name="l00187"></a>00187     }
<a name="l00188"></a>00188     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html" title="Top level class for Tsunami Chipset emulation.">Tsunami</a>, <span class="stringliteral">&quot;Tsunami CChip: read  regnum=%#x size=%d data=%lld\n&quot;</span>,
<a name="l00189"></a>00189             regnum, pkt-&gt;<a class="code" href="classPacket.html#ad7c96bd8cd06acddebb3a373b37e6e59">getSize</a>(), pkt-&gt;<a class="code" href="classPacket.html#a4fa1463610c7bda8c0b160b1457f1a52" title="return the value of what is pointed to in the packet.">get</a>&lt;uint64_t&gt;());
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     pkt-&gt;<a class="code" href="classPacket.html#a79f71e6885712d4951e70eaba2e364cb">makeAtomicResponse</a>();
<a name="l00192"></a>00192     <span class="keywordflow">return</span> <a class="code" href="classBasicPioDevice.html#ad670b28b059714bd909327e2cedbab93" title="Delay that the device experinces on an access.">pioDelay</a>;
<a name="l00193"></a>00193 }
<a name="l00194"></a>00194 
<a name="l00195"></a>00195 <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643" title="Tick count type.">Tick</a>
<a name="l00196"></a><a class="code" href="classTsunamiCChip.html#a03cadcac1274657b27ce85144cf2c30f">00196</a> <a class="code" href="classTsunamiCChip.html#a03cadcac1274657b27ce85144cf2c30f" title="Pure virtual function that the device must implement.">TsunamiCChip::write</a>(<a class="code" href="classPacket.html" title="A Packet is used to encapsulate a transfer between two objects in the memory system (e...">PacketPtr</a> pkt)
<a name="l00197"></a>00197 {
<a name="l00198"></a>00198     assert(pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>() &gt;= <a class="code" href="classBasicPioDevice.html#a338811b1320af1a601bef191177979ac" title="Address that the device listens to.">pioAddr</a> &amp;&amp; pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>() &lt; <a class="code" href="classBasicPioDevice.html#a338811b1320af1a601bef191177979ac" title="Address that the device listens to.">pioAddr</a> + <a class="code" href="classBasicPioDevice.html#a99f22fb3bc4d87934cfafc3b768545cc" title="Size that the device&amp;#39;s address range.">pioSize</a>);
<a name="l00199"></a>00199     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> daddr = pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>() - <a class="code" href="classBasicPioDevice.html#a338811b1320af1a601bef191177979ac" title="Address that the device listens to.">pioAddr</a>;
<a name="l00200"></a>00200     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232" title="Address type This will probably be moved somewhere else in the near future.">Addr</a> regnum = (pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>() - <a class="code" href="classBasicPioDevice.html#a338811b1320af1a601bef191177979ac" title="Address that the device listens to.">pioAddr</a>) &gt;&gt; 6 ;
<a name="l00201"></a>00201 
<a name="l00202"></a>00202 
<a name="l00203"></a>00203     assert(pkt-&gt;<a class="code" href="classPacket.html#ad7c96bd8cd06acddebb3a373b37e6e59">getSize</a>() == <span class="keyword">sizeof</span>(uint64_t));
<a name="l00204"></a>00204 
<a name="l00205"></a>00205     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html" title="Top level class for Tsunami Chipset emulation.">Tsunami</a>, <span class="stringliteral">&quot;write - addr=%#x value=%#x\n&quot;</span>, pkt-&gt;<a class="code" href="classPacket.html#a1c04785186ba5aa70a40cac9b2bfc86e">getAddr</a>(), pkt-&gt;<a class="code" href="classPacket.html#a4fa1463610c7bda8c0b160b1457f1a52" title="return the value of what is pointed to in the packet.">get</a>&lt;uint64_t&gt;());
<a name="l00206"></a>00206 
<a name="l00207"></a>00207     <span class="keywordtype">bool</span> supportedWrite = <span class="keyword">false</span>;
<a name="l00208"></a>00208 
<a name="l00209"></a>00209 
<a name="l00210"></a>00210     <span class="keywordflow">if</span> (daddr &amp; <a class="code" href="tsunamireg_8h.html#a2d27d46817a348d2a02200ac7e40498c">TSDEV_CC_BDIMS</a>)
<a name="l00211"></a>00211     {
<a name="l00212"></a>00212         <span class="keywordtype">int</span> number = (daddr &gt;&gt; 4) &amp; 0x3F;
<a name="l00213"></a>00213 
<a name="l00214"></a>00214         uint64_t bitvector;
<a name="l00215"></a>00215         uint64_t olddim;
<a name="l00216"></a>00216         uint64_t olddir;
<a name="l00217"></a>00217 
<a name="l00218"></a>00218         olddim = <a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[number];
<a name="l00219"></a>00219         olddir = <a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[number];
<a name="l00220"></a>00220         <a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[number] = pkt-&gt;<a class="code" href="classPacket.html#a4fa1463610c7bda8c0b160b1457f1a52" title="return the value of what is pointed to in the packet.">get</a>&lt;uint64_t&gt;();
<a name="l00221"></a>00221         <a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[number] = <a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[number] &amp; <a class="code" href="classTsunamiCChip.html#a40727a00daac594c27fb520e4c2cb396" title="This register contains bits for each PCI interrupt that can occur.">drir</a>;
<a name="l00222"></a>00222         <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> &lt; <a class="code" href="classTsunami.html#ae29373501013620a6546777691995d6b" title="Max number of CPUs in a Tsunami.">Tsunami::Max_CPUs</a>; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>++)
<a name="l00223"></a>00223         {
<a name="l00224"></a>00224             bitvector = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>;
<a name="l00225"></a>00225             <span class="comment">// Figure out which bits have changed</span>
<a name="l00226"></a>00226             <span class="keywordflow">if</span> ((<a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[number] &amp; bitvector) != (olddim &amp; bitvector))
<a name="l00227"></a>00227             {
<a name="l00228"></a>00228                 <span class="comment">// The bit is now set and it wasn&#39;t before (set)</span>
<a name="l00229"></a>00229                 <span class="keywordflow">if</span>((<a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[number] &amp; bitvector) &amp;&amp; (dir[number] &amp; bitvector))
<a name="l00230"></a>00230                 {
<a name="l00231"></a>00231                     <a class="code" href="classTsunamiCChip.html#a34da00748e9dfaeb5fa122e08ed57314" title="pointer to the tsunami object.">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aded19fbf727f801b4cbdb0b7f9385273" title="Pointer to the interrupt controller.">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#aa1ecbb92bf8dfb6dbea5361568116f3b">post</a>(number, <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a001cf6143228b8acc73e6e916f331ab9">TheISA::INTLEVEL_IRQ1</a>, <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>);
<a name="l00232"></a>00232                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html" title="Top level class for Tsunami Chipset emulation.">Tsunami</a>, <span class="stringliteral">&quot;dim write resulting in posting dir&quot;</span>
<a name="l00233"></a>00233                             <span class="stringliteral">&quot; interrupt to cpu %d\n&quot;</span>, number);
<a name="l00234"></a>00234                 }
<a name="l00235"></a>00235                 <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((olddir &amp; bitvector) &amp;&amp;
<a name="l00236"></a>00236                         !(dir[number] &amp; bitvector))
<a name="l00237"></a>00237                 {
<a name="l00238"></a>00238                     <span class="comment">// The bit was set and now its now clear and</span>
<a name="l00239"></a>00239                     <span class="comment">// we were interrupting on that bit before</span>
<a name="l00240"></a>00240                     <a class="code" href="classTsunamiCChip.html#a34da00748e9dfaeb5fa122e08ed57314" title="pointer to the tsunami object.">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aded19fbf727f801b4cbdb0b7f9385273" title="Pointer to the interrupt controller.">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#a5104256caa6b91777c84883e48658e7c">clear</a>(number, <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a001cf6143228b8acc73e6e916f331ab9">TheISA::INTLEVEL_IRQ1</a>, <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>);
<a name="l00241"></a>00241                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html" title="Top level class for Tsunami Chipset emulation.">Tsunami</a>, <span class="stringliteral">&quot;dim write resulting in clear&quot;</span>
<a name="l00242"></a>00242                             <span class="stringliteral">&quot; dir interrupt to cpu %d\n&quot;</span>, number);
<a name="l00243"></a>00243 
<a name="l00244"></a>00244                 }
<a name="l00245"></a>00245 
<a name="l00246"></a>00246 
<a name="l00247"></a>00247             }
<a name="l00248"></a>00248         }
<a name="l00249"></a>00249     } <span class="keywordflow">else</span> {
<a name="l00250"></a>00250         <span class="keywordflow">switch</span>(regnum) {
<a name="l00251"></a>00251           <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a38b168a57489a88e5f0caa709ed36032">TSDEV_CC_CSR</a>:
<a name="l00252"></a>00252               <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_CSR write\n&quot;</span>);
<a name="l00253"></a>00253           <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a64b2bd22ad14fafc3b0b1d8750e798d0">TSDEV_CC_MTR</a>:
<a name="l00254"></a>00254               <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_MTR write not implemented\n&quot;</span>);
<a name="l00255"></a>00255           <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#aff71981425aaed8e988feb530f06b75b">TSDEV_CC_MISC</a>:
<a name="l00256"></a>00256             uint64_t ipreq;
<a name="l00257"></a>00257             ipreq = (pkt-&gt;<a class="code" href="classPacket.html#a4fa1463610c7bda8c0b160b1457f1a52" title="return the value of what is pointed to in the packet.">get</a>&lt;uint64_t&gt;() &gt;&gt; 12) &amp; 0xF;
<a name="l00258"></a>00258             <span class="comment">//If it is bit 12-15, this is an IPI post</span>
<a name="l00259"></a>00259             <span class="keywordflow">if</span> (ipreq) {
<a name="l00260"></a>00260                 <a class="code" href="classTsunamiCChip.html#ab89032d9ac1b8fb77416b548d512f7a0" title="request an interrupt be posted to the CPU.">reqIPI</a>(ipreq);
<a name="l00261"></a>00261                 supportedWrite = <span class="keyword">true</span>;
<a name="l00262"></a>00262             }
<a name="l00263"></a>00263 
<a name="l00264"></a>00264             <span class="comment">//If it is bit 8-11, this is an IPI clear</span>
<a name="l00265"></a>00265             uint64_t ipintr;
<a name="l00266"></a>00266             ipintr = (pkt-&gt;<a class="code" href="classPacket.html#a4fa1463610c7bda8c0b160b1457f1a52" title="return the value of what is pointed to in the packet.">get</a>&lt;uint64_t&gt;() &gt;&gt; 8) &amp; 0xF;
<a name="l00267"></a>00267             <span class="keywordflow">if</span> (ipintr) {
<a name="l00268"></a>00268                 <a class="code" href="classTsunamiCChip.html#afe339dd3bb8ad9a45d19208c13da26c0" title="post an ipi interrupt to the CPU.">clearIPI</a>(ipintr);
<a name="l00269"></a>00269                 supportedWrite = <span class="keyword">true</span>;
<a name="l00270"></a>00270             }
<a name="l00271"></a>00271 
<a name="l00272"></a>00272             <span class="comment">//If it is the 4-7th bit, clear the RTC interrupt</span>
<a name="l00273"></a>00273             uint64_t itintr;
<a name="l00274"></a>00274               itintr = (pkt-&gt;<a class="code" href="classPacket.html#a4fa1463610c7bda8c0b160b1457f1a52" title="return the value of what is pointed to in the packet.">get</a>&lt;uint64_t&gt;() &gt;&gt; 4) &amp; 0xF;
<a name="l00275"></a>00275             <span class="keywordflow">if</span> (itintr) {
<a name="l00276"></a>00276                   <a class="code" href="classTsunamiCChip.html#a53182d243d79be2ec6b3995f4ca255cd" title="clear a timer interrupt previously posted to the CPU.">clearITI</a>(itintr);
<a name="l00277"></a>00277                 supportedWrite = <span class="keyword">true</span>;
<a name="l00278"></a>00278             }
<a name="l00279"></a>00279 
<a name="l00280"></a>00280               <span class="comment">// ignore NXMs</span>
<a name="l00281"></a>00281               <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#a4fa1463610c7bda8c0b160b1457f1a52" title="return the value of what is pointed to in the packet.">get</a>&lt;uint64_t&gt;() &amp; 0x10000000)
<a name="l00282"></a>00282                   supportedWrite = <span class="keyword">true</span>;
<a name="l00283"></a>00283 
<a name="l00284"></a>00284             <span class="keywordflow">if</span>(!supportedWrite)
<a name="l00285"></a>00285                   <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_MISC write not implemented\n&quot;</span>);
<a name="l00286"></a>00286 
<a name="l00287"></a>00287             <span class="keywordflow">break</span>;
<a name="l00288"></a>00288             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a9fc1adf454c5b8e4973b9660fda43bd6">TSDEV_CC_AAR0</a>:
<a name="l00289"></a>00289             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#aaf557e35e249b87b0d7a11fc022c118a">TSDEV_CC_AAR1</a>:
<a name="l00290"></a>00290             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a5c08fd897137dce340a7e44f47bb6a64">TSDEV_CC_AAR2</a>:
<a name="l00291"></a>00291             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a83a6114ae54e40982119106f4c9d18b8">TSDEV_CC_AAR3</a>:
<a name="l00292"></a>00292                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_AARx write not implemeted\n&quot;</span>);
<a name="l00293"></a>00293             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a6c1858b0208f4438117fb0937b383a0b">TSDEV_CC_DIM0</a>:
<a name="l00294"></a>00294             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ab64a5c87c9da4c3c50f78e60d7c59ca5">TSDEV_CC_DIM1</a>:
<a name="l00295"></a>00295             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a2de38d3c46ddcb34f0c7dab3dea32294">TSDEV_CC_DIM2</a>:
<a name="l00296"></a>00296             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a0897672d9003de416562a52013bacf20">TSDEV_CC_DIM3</a>:
<a name="l00297"></a>00297                 <span class="keywordtype">int</span> number;
<a name="l00298"></a>00298                 <span class="keywordflow">if</span>(regnum == <a class="code" href="tsunamireg_8h.html#a6c1858b0208f4438117fb0937b383a0b">TSDEV_CC_DIM0</a>)
<a name="l00299"></a>00299                     number = 0;
<a name="l00300"></a>00300                 <span class="keywordflow">else</span> <span class="keywordflow">if</span>(regnum == <a class="code" href="tsunamireg_8h.html#ab64a5c87c9da4c3c50f78e60d7c59ca5">TSDEV_CC_DIM1</a>)
<a name="l00301"></a>00301                     number = 1;
<a name="l00302"></a>00302                 <span class="keywordflow">else</span> <span class="keywordflow">if</span>(regnum == <a class="code" href="tsunamireg_8h.html#a2de38d3c46ddcb34f0c7dab3dea32294">TSDEV_CC_DIM2</a>)
<a name="l00303"></a>00303                     number = 2;
<a name="l00304"></a>00304                 <span class="keywordflow">else</span>
<a name="l00305"></a>00305                     number = 3;
<a name="l00306"></a>00306 
<a name="l00307"></a>00307                 uint64_t bitvector;
<a name="l00308"></a>00308                 uint64_t olddim;
<a name="l00309"></a>00309                 uint64_t olddir;
<a name="l00310"></a>00310 
<a name="l00311"></a>00311                 olddim = <a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[number];
<a name="l00312"></a>00312                 olddir = <a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[number];
<a name="l00313"></a>00313                 <a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[number] = pkt-&gt;<a class="code" href="classPacket.html#a4fa1463610c7bda8c0b160b1457f1a52" title="return the value of what is pointed to in the packet.">get</a>&lt;uint64_t&gt;();
<a name="l00314"></a>00314                 <a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[number] = <a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[number] &amp; <a class="code" href="classTsunamiCChip.html#a40727a00daac594c27fb520e4c2cb396" title="This register contains bits for each PCI interrupt that can occur.">drir</a>;
<a name="l00315"></a>00315                 <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> = 0; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a> &lt; 64; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>++)
<a name="l00316"></a>00316                 {
<a name="l00317"></a>00317                     bitvector = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>;
<a name="l00318"></a>00318                     <span class="comment">// Figure out which bits have changed</span>
<a name="l00319"></a>00319                     <span class="keywordflow">if</span> ((<a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[number] &amp; bitvector) != (olddim &amp; bitvector))
<a name="l00320"></a>00320                     {
<a name="l00321"></a>00321                         <span class="comment">// The bit is now set and it wasn&#39;t before (set)</span>
<a name="l00322"></a>00322                         <span class="keywordflow">if</span>((<a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[number] &amp; bitvector) &amp;&amp; (dir[number] &amp; bitvector))
<a name="l00323"></a>00323                         {
<a name="l00324"></a>00324                           <a class="code" href="classTsunamiCChip.html#a34da00748e9dfaeb5fa122e08ed57314" title="pointer to the tsunami object.">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aded19fbf727f801b4cbdb0b7f9385273" title="Pointer to the interrupt controller.">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#aa1ecbb92bf8dfb6dbea5361568116f3b">post</a>(number, <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a001cf6143228b8acc73e6e916f331ab9">TheISA::INTLEVEL_IRQ1</a>, <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>);
<a name="l00325"></a>00325                           <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html" title="Top level class for Tsunami Chipset emulation.">Tsunami</a>, <span class="stringliteral">&quot;posting dir interrupt to cpu 0\n&quot;</span>);
<a name="l00326"></a>00326                         }
<a name="l00327"></a>00327                         <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((olddir &amp; bitvector) &amp;&amp;
<a name="l00328"></a>00328                                 !(dir[number] &amp; bitvector))
<a name="l00329"></a>00329                         {
<a name="l00330"></a>00330                             <span class="comment">// The bit was set and now its now clear and</span>
<a name="l00331"></a>00331                             <span class="comment">// we were interrupting on that bit before</span>
<a name="l00332"></a>00332                             <a class="code" href="classTsunamiCChip.html#a34da00748e9dfaeb5fa122e08ed57314" title="pointer to the tsunami object.">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aded19fbf727f801b4cbdb0b7f9385273" title="Pointer to the interrupt controller.">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#a5104256caa6b91777c84883e48658e7c">clear</a>(number, <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a001cf6143228b8acc73e6e916f331ab9">TheISA::INTLEVEL_IRQ1</a>, <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>);
<a name="l00333"></a>00333                           <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html" title="Top level class for Tsunami Chipset emulation.">Tsunami</a>, <span class="stringliteral">&quot;dim write resulting in clear&quot;</span>
<a name="l00334"></a>00334                                     <span class="stringliteral">&quot; dir interrupt to cpu %d\n&quot;</span>,
<a name="l00335"></a>00335                                     <a class="code" href="namespaceX86ISA.html#a7329cbd3da39e27c5b311899bac95a04">x</a>);
<a name="l00336"></a>00336 
<a name="l00337"></a>00337                         }
<a name="l00338"></a>00338 
<a name="l00339"></a>00339 
<a name="l00340"></a>00340                     }
<a name="l00341"></a>00341                 }
<a name="l00342"></a>00342                 <span class="keywordflow">break</span>;
<a name="l00343"></a>00343             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a438d4d54b82379481e158d67b3af5b39">TSDEV_CC_DIR0</a>:
<a name="l00344"></a>00344             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a542fe8ad6e83c1d8f4aab8594d7f9e0f">TSDEV_CC_DIR1</a>:
<a name="l00345"></a>00345             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a0da6be1c580c7f2c90d13f33604fa323">TSDEV_CC_DIR2</a>:
<a name="l00346"></a>00346             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a788c75457f2b62556a16032d1a53a115">TSDEV_CC_DIR3</a>:
<a name="l00347"></a>00347                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_DIR write not implemented\n&quot;</span>);
<a name="l00348"></a>00348             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a8f7cd16bb2d062507ab14c6b46fad573">TSDEV_CC_DRIR</a>:
<a name="l00349"></a>00349                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_DRIR write not implemented\n&quot;</span>);
<a name="l00350"></a>00350             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a12b87c3060787160a9e37cec8674c808">TSDEV_CC_PRBEN</a>:
<a name="l00351"></a>00351                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_PRBEN write not implemented\n&quot;</span>);
<a name="l00352"></a>00352             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#af49fbaa38dd8014d1505728ff2e9ca50">TSDEV_CC_IIC0</a>:
<a name="l00353"></a>00353             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a66336b2cea24c760ee21d723da197da7">TSDEV_CC_IIC1</a>:
<a name="l00354"></a>00354             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ac116452d6d608a10809d03394ec997bf">TSDEV_CC_IIC2</a>:
<a name="l00355"></a>00355             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ab55a624807c05aedd557d65a8a4d1a57">TSDEV_CC_IIC3</a>:
<a name="l00356"></a>00356                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_IICx write not implemented\n&quot;</span>);
<a name="l00357"></a>00357             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ac67179d1da07bd581f4953d187f0268b">TSDEV_CC_MPR0</a>:
<a name="l00358"></a>00358             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a23c0acbf862c445a0c8d88c2b198cf69">TSDEV_CC_MPR1</a>:
<a name="l00359"></a>00359             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a8b2169d96ff4137b5b8e604b87249403">TSDEV_CC_MPR2</a>:
<a name="l00360"></a>00360             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a2963992c4cc4237f1cfccdb300ab9dba">TSDEV_CC_MPR3</a>:
<a name="l00361"></a>00361                 <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TSDEV_CC_MPRx write not implemented\n&quot;</span>);
<a name="l00362"></a>00362             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#aa0c95d6ac73be8fef1c728ea1ea79dd8">TSDEV_CC_IPIR</a>:
<a name="l00363"></a>00363                 <a class="code" href="classTsunamiCChip.html#afe339dd3bb8ad9a45d19208c13da26c0" title="post an ipi interrupt to the CPU.">clearIPI</a>(pkt-&gt;<a class="code" href="classPacket.html#a4fa1463610c7bda8c0b160b1457f1a52" title="return the value of what is pointed to in the packet.">get</a>&lt;uint64_t&gt;());
<a name="l00364"></a>00364                 <span class="keywordflow">break</span>;
<a name="l00365"></a>00365             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#a4bb7dc55e7652b56474f73a0441f54d5">TSDEV_CC_ITIR</a>:
<a name="l00366"></a>00366                 <a class="code" href="classTsunamiCChip.html#a53182d243d79be2ec6b3995f4ca255cd" title="clear a timer interrupt previously posted to the CPU.">clearITI</a>(pkt-&gt;<a class="code" href="classPacket.html#a4fa1463610c7bda8c0b160b1457f1a52" title="return the value of what is pointed to in the packet.">get</a>&lt;uint64_t&gt;());
<a name="l00367"></a>00367                 <span class="keywordflow">break</span>;
<a name="l00368"></a>00368             <span class="keywordflow">case</span> <a class="code" href="tsunamireg_8h.html#ac10c063692c29050993443aea2659c86">TSDEV_CC_IPIQ</a>:
<a name="l00369"></a>00369                 <a class="code" href="classTsunamiCChip.html#ab89032d9ac1b8fb77416b548d512f7a0" title="request an interrupt be posted to the CPU.">reqIPI</a>(pkt-&gt;<a class="code" href="classPacket.html#a4fa1463610c7bda8c0b160b1457f1a52" title="return the value of what is pointed to in the packet.">get</a>&lt;uint64_t&gt;());
<a name="l00370"></a>00370                 <span class="keywordflow">break</span>;
<a name="l00371"></a>00371             <span class="keywordflow">default</span>:
<a name="l00372"></a>00372               <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;default in cchip read reached, accessing 0x%x\n&quot;</span>);
<a name="l00373"></a>00373         }  <span class="comment">// swtich(regnum)</span>
<a name="l00374"></a>00374     } <span class="comment">// not BIG_TSUNAMI write</span>
<a name="l00375"></a>00375     pkt-&gt;<a class="code" href="classPacket.html#a79f71e6885712d4951e70eaba2e364cb">makeAtomicResponse</a>();
<a name="l00376"></a>00376     <span class="keywordflow">return</span> <a class="code" href="classBasicPioDevice.html#ad670b28b059714bd909327e2cedbab93" title="Delay that the device experinces on an access.">pioDelay</a>;
<a name="l00377"></a>00377 }
<a name="l00378"></a>00378 
<a name="l00379"></a>00379 <span class="keywordtype">void</span>
<a name="l00380"></a><a class="code" href="classTsunamiCChip.html#afe339dd3bb8ad9a45d19208c13da26c0">00380</a> <a class="code" href="classTsunamiCChip.html#afe339dd3bb8ad9a45d19208c13da26c0" title="post an ipi interrupt to the CPU.">TsunamiCChip::clearIPI</a>(uint64_t ipintr)
<a name="l00381"></a>00381 {
<a name="l00382"></a>00382     <span class="keywordtype">int</span> numcpus = <a class="code" href="classPioDevice.html#ae9a625f7038edc40a855f58b011bd2d4">sys</a>-&gt;<a class="code" href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">threadContexts</a>.size();
<a name="l00383"></a>00383     assert(numcpus &lt;= <a class="code" href="classTsunami.html#ae29373501013620a6546777691995d6b" title="Max number of CPUs in a Tsunami.">Tsunami::Max_CPUs</a>);
<a name="l00384"></a>00384 
<a name="l00385"></a>00385     <span class="keywordflow">if</span> (ipintr) {
<a name="l00386"></a>00386         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> cpunum=0; cpunum &lt; numcpus; cpunum++) {
<a name="l00387"></a>00387             <span class="comment">// Check each cpu bit</span>
<a name="l00388"></a>00388             uint64_t cpumask = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(1) &lt;&lt; cpunum;
<a name="l00389"></a>00389             <span class="keywordflow">if</span> (ipintr &amp; cpumask) {
<a name="l00390"></a>00390                 <span class="comment">// Check if there is a pending ipi</span>
<a name="l00391"></a>00391                 <span class="keywordflow">if</span> (<a class="code" href="classTsunamiCChip.html#a84a6527bd99d8de2f410902911a5f5ad" title="Indicator of which CPUs have an IPI interrupt.">ipint</a> &amp; cpumask) {
<a name="l00392"></a>00392                     <a class="code" href="classTsunamiCChip.html#a84a6527bd99d8de2f410902911a5f5ad" title="Indicator of which CPUs have an IPI interrupt.">ipint</a> &amp;= ~cpumask;
<a name="l00393"></a>00393                     <a class="code" href="classTsunamiCChip.html#a34da00748e9dfaeb5fa122e08ed57314" title="pointer to the tsunami object.">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aded19fbf727f801b4cbdb0b7f9385273" title="Pointer to the interrupt controller.">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#a5104256caa6b91777c84883e48658e7c">clear</a>(cpunum, <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a849db60bc9732b60cbcfd986f48c3686">TheISA::INTLEVEL_IRQ3</a>, 0);
<a name="l00394"></a>00394                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(IPI, <span class="stringliteral">&quot;clear IPI IPI cpu=%d\n&quot;</span>, cpunum);
<a name="l00395"></a>00395                 }
<a name="l00396"></a>00396                 <span class="keywordflow">else</span>
<a name="l00397"></a>00397                     <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;clear IPI for CPU=%d, but NO IPI\n&quot;</span>, cpunum);
<a name="l00398"></a>00398             }
<a name="l00399"></a>00399         }
<a name="l00400"></a>00400     }
<a name="l00401"></a>00401     <span class="keywordflow">else</span>
<a name="l00402"></a>00402         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Big IPI Clear, but not processors indicated\n&quot;</span>);
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 
<a name="l00405"></a>00405 <span class="keywordtype">void</span>
<a name="l00406"></a><a class="code" href="classTsunamiCChip.html#a53182d243d79be2ec6b3995f4ca255cd">00406</a> <a class="code" href="classTsunamiCChip.html#a53182d243d79be2ec6b3995f4ca255cd" title="clear a timer interrupt previously posted to the CPU.">TsunamiCChip::clearITI</a>(uint64_t itintr)
<a name="l00407"></a>00407 {
<a name="l00408"></a>00408     <span class="keywordtype">int</span> numcpus = <a class="code" href="classPioDevice.html#ae9a625f7038edc40a855f58b011bd2d4">sys</a>-&gt;<a class="code" href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">threadContexts</a>.size();
<a name="l00409"></a>00409     assert(numcpus &lt;= <a class="code" href="classTsunami.html#ae29373501013620a6546777691995d6b" title="Max number of CPUs in a Tsunami.">Tsunami::Max_CPUs</a>);
<a name="l00410"></a>00410 
<a name="l00411"></a>00411     <span class="keywordflow">if</span> (itintr) {
<a name="l00412"></a>00412         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>=0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; numcpus; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00413"></a>00413             uint64_t cpumask = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;
<a name="l00414"></a>00414             <span class="keywordflow">if</span> (itintr &amp; cpumask &amp; <a class="code" href="classTsunamiCChip.html#a651737ca1bd9fe4c882c1fdbc4702b78" title="Indicator of which CPUs have an RTC interrupt.">itint</a>) {
<a name="l00415"></a>00415                 <a class="code" href="classTsunamiCChip.html#a34da00748e9dfaeb5fa122e08ed57314" title="pointer to the tsunami object.">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aded19fbf727f801b4cbdb0b7f9385273" title="Pointer to the interrupt controller.">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#a5104256caa6b91777c84883e48658e7c">clear</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a3c997b40343923cf95d8c09dfc1b8af0">TheISA::INTLEVEL_IRQ2</a>, 0);
<a name="l00416"></a>00416                 itint &amp;= ~cpumask;
<a name="l00417"></a>00417                 <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html" title="Top level class for Tsunami Chipset emulation.">Tsunami</a>, <span class="stringliteral">&quot;clearing rtc interrupt to cpu=%d\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);
<a name="l00418"></a>00418             }
<a name="l00419"></a>00419         }
<a name="l00420"></a>00420     }
<a name="l00421"></a>00421     <span class="keywordflow">else</span>
<a name="l00422"></a>00422         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Big ITI Clear, but not processors indicated\n&quot;</span>);
<a name="l00423"></a>00423 }
<a name="l00424"></a>00424 
<a name="l00425"></a>00425 <span class="keywordtype">void</span>
<a name="l00426"></a><a class="code" href="classTsunamiCChip.html#ab89032d9ac1b8fb77416b548d512f7a0">00426</a> <a class="code" href="classTsunamiCChip.html#ab89032d9ac1b8fb77416b548d512f7a0" title="request an interrupt be posted to the CPU.">TsunamiCChip::reqIPI</a>(uint64_t ipreq)
<a name="l00427"></a>00427 {
<a name="l00428"></a>00428     <span class="keywordtype">int</span> numcpus = <a class="code" href="classPioDevice.html#ae9a625f7038edc40a855f58b011bd2d4">sys</a>-&gt;<a class="code" href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">threadContexts</a>.size();
<a name="l00429"></a>00429     assert(numcpus &lt;= <a class="code" href="classTsunami.html#ae29373501013620a6546777691995d6b" title="Max number of CPUs in a Tsunami.">Tsunami::Max_CPUs</a>);
<a name="l00430"></a>00430 
<a name="l00431"></a>00431     <span class="keywordflow">if</span> (ipreq) {
<a name="l00432"></a>00432         <span class="keywordflow">for</span> (<span class="keywordtype">int</span> cpunum=0; cpunum &lt; numcpus; cpunum++) {
<a name="l00433"></a>00433             <span class="comment">// Check each cpu bit</span>
<a name="l00434"></a>00434             uint64_t cpumask = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(1) &lt;&lt; cpunum;
<a name="l00435"></a>00435             <span class="keywordflow">if</span> (ipreq &amp; cpumask) {
<a name="l00436"></a>00436                 <span class="comment">// Check if there is already an ipi (bits 8:11)</span>
<a name="l00437"></a>00437                 <span class="keywordflow">if</span> (!(<a class="code" href="classTsunamiCChip.html#a84a6527bd99d8de2f410902911a5f5ad" title="Indicator of which CPUs have an IPI interrupt.">ipint</a> &amp; cpumask)) {
<a name="l00438"></a>00438                     <a class="code" href="classTsunamiCChip.html#a84a6527bd99d8de2f410902911a5f5ad" title="Indicator of which CPUs have an IPI interrupt.">ipint</a>  |= cpumask;
<a name="l00439"></a>00439                     <a class="code" href="classTsunamiCChip.html#a34da00748e9dfaeb5fa122e08ed57314" title="pointer to the tsunami object.">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aded19fbf727f801b4cbdb0b7f9385273" title="Pointer to the interrupt controller.">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#aa1ecbb92bf8dfb6dbea5361568116f3b">post</a>(cpunum, <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a849db60bc9732b60cbcfd986f48c3686">TheISA::INTLEVEL_IRQ3</a>, 0);
<a name="l00440"></a>00440                     <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(IPI, <span class="stringliteral">&quot;send IPI cpu=%d\n&quot;</span>, cpunum);
<a name="l00441"></a>00441                 }
<a name="l00442"></a>00442                 <span class="keywordflow">else</span>
<a name="l00443"></a>00443                     <a class="code" href="base_2misc_8hh.html#a8224a361dddd2ad59b411982e5ea746f">warn</a>(<span class="stringliteral">&quot;post IPI for CPU=%d, but IPI already\n&quot;</span>, cpunum);
<a name="l00444"></a>00444             }
<a name="l00445"></a>00445         }
<a name="l00446"></a>00446     }
<a name="l00447"></a>00447     <span class="keywordflow">else</span>
<a name="l00448"></a>00448         <a class="code" href="base_2misc_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Big IPI Request, but not processors indicated\n&quot;</span>);
<a name="l00449"></a>00449 }
<a name="l00450"></a>00450 
<a name="l00451"></a>00451 
<a name="l00452"></a>00452 <span class="keywordtype">void</span>
<a name="l00453"></a><a class="code" href="classTsunamiCChip.html#a45b470110db0f358c648fd73b4fc5bd6">00453</a> <a class="code" href="classTsunamiCChip.html#a45b470110db0f358c648fd73b4fc5bd6" title="post an RTC interrupt to the CPU">TsunamiCChip::postRTC</a>()
<a name="l00454"></a>00454 {
<a name="l00455"></a>00455     <span class="keywordtype">int</span> size = <a class="code" href="classPioDevice.html#ae9a625f7038edc40a855f58b011bd2d4">sys</a>-&gt;<a class="code" href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">threadContexts</a>.size();
<a name="l00456"></a>00456     assert(size &lt;= <a class="code" href="classTsunami.html#ae29373501013620a6546777691995d6b" title="Max number of CPUs in a Tsunami.">Tsunami::Max_CPUs</a>);
<a name="l00457"></a>00457 
<a name="l00458"></a>00458     <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00459"></a>00459         uint64_t cpumask = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>;
<a name="l00460"></a>00460        <span class="keywordflow">if</span> (!(cpumask &amp; <a class="code" href="classTsunamiCChip.html#a651737ca1bd9fe4c882c1fdbc4702b78" title="Indicator of which CPUs have an RTC interrupt.">itint</a>)) {
<a name="l00461"></a>00461            itint |= cpumask;
<a name="l00462"></a>00462            <a class="code" href="classTsunamiCChip.html#a34da00748e9dfaeb5fa122e08ed57314" title="pointer to the tsunami object.">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aded19fbf727f801b4cbdb0b7f9385273" title="Pointer to the interrupt controller.">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#aa1ecbb92bf8dfb6dbea5361568116f3b">post</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a3c997b40343923cf95d8c09dfc1b8af0">TheISA::INTLEVEL_IRQ2</a>, 0);
<a name="l00463"></a>00463            <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html" title="Top level class for Tsunami Chipset emulation.">Tsunami</a>, <span class="stringliteral">&quot;Posting RTC interrupt to cpu=%d\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);
<a name="l00464"></a>00464        }
<a name="l00465"></a>00465     }
<a name="l00466"></a>00466 
<a name="l00467"></a>00467 }
<a name="l00468"></a>00468 
<a name="l00469"></a>00469 <span class="keywordtype">void</span>
<a name="l00470"></a><a class="code" href="classTsunamiCChip.html#ae3b69b5d13fabefc58f52586895d4ca4">00470</a> <a class="code" href="classTsunamiCChip.html#ae3b69b5d13fabefc58f52586895d4ca4" title="post an interrupt to the CPU.">TsunamiCChip::postDRIR</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> interrupt)
<a name="l00471"></a>00471 {
<a name="l00472"></a>00472     uint64_t bitvector = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(1) &lt;&lt; interrupt;
<a name="l00473"></a>00473     uint64_t size = <a class="code" href="classPioDevice.html#ae9a625f7038edc40a855f58b011bd2d4">sys</a>-&gt;<a class="code" href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">threadContexts</a>.size();
<a name="l00474"></a>00474     assert(size &lt;= <a class="code" href="classTsunami.html#ae29373501013620a6546777691995d6b" title="Max number of CPUs in a Tsunami.">Tsunami::Max_CPUs</a>);
<a name="l00475"></a>00475     <a class="code" href="classTsunamiCChip.html#a40727a00daac594c27fb520e4c2cb396" title="This register contains bits for each PCI interrupt that can occur.">drir</a> |= bitvector;
<a name="l00476"></a>00476 
<a name="l00477"></a>00477     <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>=0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00478"></a>00478         <a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] &amp; <a class="code" href="classTsunamiCChip.html#a40727a00daac594c27fb520e4c2cb396" title="This register contains bits for each PCI interrupt that can occur.">drir</a>;
<a name="l00479"></a>00479        <span class="keywordflow">if</span> (<a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] &amp; bitvector) {
<a name="l00480"></a>00480               <a class="code" href="classTsunamiCChip.html#a34da00748e9dfaeb5fa122e08ed57314" title="pointer to the tsunami object.">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aded19fbf727f801b4cbdb0b7f9385273" title="Pointer to the interrupt controller.">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#aa1ecbb92bf8dfb6dbea5361568116f3b">post</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a001cf6143228b8acc73e6e916f331ab9">TheISA::INTLEVEL_IRQ1</a>, interrupt);
<a name="l00481"></a>00481               <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html" title="Top level class for Tsunami Chipset emulation.">Tsunami</a>, <span class="stringliteral">&quot;posting dir interrupt to cpu %d,&quot;</span>
<a name="l00482"></a>00482                         <span class="stringliteral">&quot;interrupt %d\n&quot;</span>,<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, interrupt);
<a name="l00483"></a>00483        }
<a name="l00484"></a>00484     }
<a name="l00485"></a>00485 }
<a name="l00486"></a>00486 
<a name="l00487"></a>00487 <span class="keywordtype">void</span>
<a name="l00488"></a><a class="code" href="classTsunamiCChip.html#a6976ae7f675cb3a715d4d58580b5a9c3">00488</a> <a class="code" href="classTsunamiCChip.html#a6976ae7f675cb3a715d4d58580b5a9c3" title="clear an interrupt previously posted to the CPU.">TsunamiCChip::clearDRIR</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> interrupt)
<a name="l00489"></a>00489 {
<a name="l00490"></a>00490     uint64_t bitvector = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83" title="uint64_t constant">ULL</a>(1) &lt;&lt; interrupt;
<a name="l00491"></a>00491     uint64_t size = <a class="code" href="classPioDevice.html#ae9a625f7038edc40a855f58b011bd2d4">sys</a>-&gt;<a class="code" href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">threadContexts</a>.size();
<a name="l00492"></a>00492     assert(size &lt;= <a class="code" href="classTsunami.html#ae29373501013620a6546777691995d6b" title="Max number of CPUs in a Tsunami.">Tsunami::Max_CPUs</a>);
<a name="l00493"></a>00493 
<a name="l00494"></a>00494     <span class="keywordflow">if</span> (<a class="code" href="classTsunamiCChip.html#a40727a00daac594c27fb520e4c2cb396" title="This register contains bits for each PCI interrupt that can occur.">drir</a> &amp; bitvector)
<a name="l00495"></a>00495     {
<a name="l00496"></a>00496         <a class="code" href="classTsunamiCChip.html#a40727a00daac594c27fb520e4c2cb396" title="This register contains bits for each PCI interrupt that can occur.">drir</a> &amp;= ~bitvector;
<a name="l00497"></a>00497         <span class="keywordflow">for</span>(<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>=0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {
<a name="l00498"></a>00498            <span class="keywordflow">if</span> (<a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] &amp; bitvector) {
<a name="l00499"></a>00499                <a class="code" href="classTsunamiCChip.html#a34da00748e9dfaeb5fa122e08ed57314" title="pointer to the tsunami object.">tsunami</a>-&gt;<a class="code" href="classPlatform.html#aded19fbf727f801b4cbdb0b7f9385273" title="Pointer to the interrupt controller.">intrctrl</a>-&gt;<a class="code" href="classIntrControl.html#a5104256caa6b91777c84883e48658e7c">clear</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="namespaceAlphaISA.html#af56315969ec872a2ba6ee1cf42674de4a001cf6143228b8acc73e6e916f331ab9">TheISA::INTLEVEL_IRQ1</a>, interrupt);
<a name="l00500"></a>00500                <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html" title="Top level class for Tsunami Chipset emulation.">Tsunami</a>, <span class="stringliteral">&quot;clearing dir interrupt to cpu %d,&quot;</span>
<a name="l00501"></a>00501                     <span class="stringliteral">&quot;interrupt %d\n&quot;</span>,<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, interrupt);
<a name="l00502"></a>00502 
<a name="l00503"></a>00503            }
<a name="l00504"></a>00504            <a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] = <a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] &amp; <a class="code" href="classTsunamiCChip.html#a40727a00daac594c27fb520e4c2cb396" title="This register contains bits for each PCI interrupt that can occur.">drir</a>;
<a name="l00505"></a>00505         }
<a name="l00506"></a>00506     }
<a name="l00507"></a>00507     <span class="keywordflow">else</span>
<a name="l00508"></a>00508         <a class="code" href="trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classTsunami.html" title="Top level class for Tsunami Chipset emulation.">Tsunami</a>, <span class="stringliteral">&quot;Spurrious clear? interrupt %d\n&quot;</span>, interrupt);
<a name="l00509"></a>00509 }
<a name="l00510"></a>00510 
<a name="l00511"></a>00511 
<a name="l00512"></a>00512 <span class="keywordtype">void</span>
<a name="l00513"></a><a class="code" href="classTsunamiCChip.html#ad56ccfd2370ee9049e3e06e6e16047d6">00513</a> <a class="code" href="classTsunamiCChip.html#ad56ccfd2370ee9049e3e06e6e16047d6" title="Serialize this object to the given output stream.">TsunamiCChip::serialize</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#aea9fbab71662ba06cf536e05edfaaad1">os</a>)
<a name="l00514"></a>00514 {
<a name="l00515"></a>00515     <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(<a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>, <a class="code" href="classTsunami.html#ae29373501013620a6546777691995d6b" title="Max number of CPUs in a Tsunami.">Tsunami::Max_CPUs</a>);
<a name="l00516"></a>00516     <a class="code" href="serialize_8hh.html#a9aa03522128bc19a3bc0294501226f8b">SERIALIZE_ARRAY</a>(<a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>, <a class="code" href="classTsunami.html#ae29373501013620a6546777691995d6b" title="Max number of CPUs in a Tsunami.">Tsunami::Max_CPUs</a>);
<a name="l00517"></a>00517     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classTsunamiCChip.html#a84a6527bd99d8de2f410902911a5f5ad" title="Indicator of which CPUs have an IPI interrupt.">ipint</a>);
<a name="l00518"></a>00518     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classTsunamiCChip.html#a651737ca1bd9fe4c882c1fdbc4702b78" title="Indicator of which CPUs have an RTC interrupt.">itint</a>);
<a name="l00519"></a>00519     <a class="code" href="serialize_8hh.html#a49163149ec656ffecff0e46aee418e29">SERIALIZE_SCALAR</a>(<a class="code" href="classTsunamiCChip.html#a40727a00daac594c27fb520e4c2cb396" title="This register contains bits for each PCI interrupt that can occur.">drir</a>);
<a name="l00520"></a>00520 }
<a name="l00521"></a>00521 
<a name="l00522"></a>00522 <span class="keywordtype">void</span>
<a name="l00523"></a><a class="code" href="classTsunamiCChip.html#a09838da98339c33689f650be494fa2da">00523</a> <a class="code" href="classTsunamiCChip.html#a09838da98339c33689f650be494fa2da" title="Reconstruct the state of this object from a checkpoint.">TsunamiCChip::unserialize</a>(<a class="code" href="classCheckpoint.html">Checkpoint</a> *cp, <span class="keyword">const</span> std::string &amp;section)
<a name="l00524"></a>00524 {
<a name="l00525"></a>00525     <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(<a class="code" href="classTsunamiCChip.html#a37b5a3f3dffe77d3684dcfb040a2e08a" title="The dims are device interrupt mask registers.">dim</a>, <a class="code" href="classTsunami.html#ae29373501013620a6546777691995d6b" title="Max number of CPUs in a Tsunami.">Tsunami::Max_CPUs</a>);
<a name="l00526"></a>00526     <a class="code" href="serialize_8hh.html#a8de12bf68d0f92f7ab8585820607932e">UNSERIALIZE_ARRAY</a>(<a class="code" href="classTsunamiCChip.html#a119b60db87980ec1e3078af2f7f5eedb" title="The dirs are device interrupt registers.">dir</a>, <a class="code" href="classTsunami.html#ae29373501013620a6546777691995d6b" title="Max number of CPUs in a Tsunami.">Tsunami::Max_CPUs</a>);
<a name="l00527"></a>00527     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classTsunamiCChip.html#a84a6527bd99d8de2f410902911a5f5ad" title="Indicator of which CPUs have an IPI interrupt.">ipint</a>);
<a name="l00528"></a>00528     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classTsunamiCChip.html#a651737ca1bd9fe4c882c1fdbc4702b78" title="Indicator of which CPUs have an RTC interrupt.">itint</a>);
<a name="l00529"></a>00529     <a class="code" href="serialize_8hh.html#a13d18ccba3d8bcbcd5aab2e37c380bff">UNSERIALIZE_SCALAR</a>(<a class="code" href="classTsunamiCChip.html#a40727a00daac594c27fb520e4c2cb396" title="This register contains bits for each PCI interrupt that can occur.">drir</a>);
<a name="l00530"></a>00530 }
<a name="l00531"></a>00531 
<a name="l00532"></a>00532 <a class="code" href="classTsunamiCChip.html" title="Tsunami CChip CSR Emulation.">TsunamiCChip</a> *
<a name="l00533"></a>00533 TsunamiCChipParams::create()
<a name="l00534"></a>00534 {
<a name="l00535"></a>00535     <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classTsunamiCChip.html#a224c05f1f6744fca5895a461a2d0e203" title="Initialize the Tsunami CChip by setting all of the device register to 0.">TsunamiCChip</a>(<span class="keyword">this</span>);
<a name="l00536"></a>00536 }
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr size="1"><address style="align: right;"><small>
Generated on Sun Apr 7 2013 18:16:30 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.7.1</small></address>

</body>
</html>
