Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jan 14 21:31:13 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dual_edge_detector_synth_timing_summary_routed.rpt -pb dual_edge_detector_synth_timing_summary_routed.pb -rpx dual_edge_detector_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : dual_edge_detector_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divider/ms_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.566        0.000                      0                   32        0.316        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.566        0.000                      0                   32        0.316        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 2.396ns (44.166%)  route 3.029ns (55.834%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.838     6.434    divider/ms_reg_reg[27]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.558 r  divider/LED_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.429     6.986    divider/LED_OBUF[1]_inst_i_9_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  divider/LED_OBUF[1]_inst_i_5/O
                         net (fo=34, routed)          1.753     8.863    divider/LED_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.987    divider/ms_reg[0]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.537    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.993    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.107 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.221 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.230    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.564 r  divider/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.564    divider/ms_reg_reg[28]_i_1_n_6
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[29]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)        0.062    15.130    divider/ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.564    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.587ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 2.375ns (43.949%)  route 3.029ns (56.051%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.838     6.434    divider/ms_reg_reg[27]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.558 r  divider/LED_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.429     6.986    divider/LED_OBUF[1]_inst_i_9_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  divider/LED_OBUF[1]_inst_i_5/O
                         net (fo=34, routed)          1.753     8.863    divider/LED_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.987    divider/ms_reg[0]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.537    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.993    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.107 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.221 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.230    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.543 r  divider/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.543    divider/ms_reg_reg[28]_i_1_n_4
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[31]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)        0.062    15.130    divider/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.543    
  -------------------------------------------------------------------
                         slack                                  4.587    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.330ns  (logic 2.301ns (43.170%)  route 3.029ns (56.830%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.838     6.434    divider/ms_reg_reg[27]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.558 r  divider/LED_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.429     6.986    divider/LED_OBUF[1]_inst_i_9_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  divider/LED_OBUF[1]_inst_i_5/O
                         net (fo=34, routed)          1.753     8.863    divider/LED_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.987    divider/ms_reg[0]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.537    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.993    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.107 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.221 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.230    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.469 r  divider/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.469    divider/ms_reg_reg[28]_i_1_n_5
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[30]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)        0.062    15.130    divider/ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  4.661    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 2.285ns (42.999%)  route 3.029ns (57.001%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.838     6.434    divider/ms_reg_reg[27]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.558 r  divider/LED_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.429     6.986    divider/LED_OBUF[1]_inst_i_9_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  divider/LED_OBUF[1]_inst_i_5/O
                         net (fo=34, routed)          1.753     8.863    divider/LED_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.987    divider/ms_reg[0]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.537    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.993    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.107 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.221 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.230    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.453 r  divider/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.453    divider/ms_reg_reg[28]_i_1_n_7
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[28]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y25          FDCE (Setup_fdce_C_D)        0.062    15.130    divider/ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 2.282ns (43.040%)  route 3.020ns (56.960%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.838     6.434    divider/ms_reg_reg[27]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.558 r  divider/LED_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.429     6.986    divider/LED_OBUF[1]_inst_i_9_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  divider/LED_OBUF[1]_inst_i_5/O
                         net (fo=34, routed)          1.753     8.863    divider/LED_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.987    divider/ms_reg[0]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.537    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.993    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.107 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.441 r  divider/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.441    divider/ms_reg_reg[24]_i_1_n_6
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[25]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.062    15.166    divider/ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -10.441    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 2.261ns (42.814%)  route 3.020ns (57.186%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.838     6.434    divider/ms_reg_reg[27]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.558 r  divider/LED_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.429     6.986    divider/LED_OBUF[1]_inst_i_9_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  divider/LED_OBUF[1]_inst_i_5/O
                         net (fo=34, routed)          1.753     8.863    divider/LED_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.987    divider/ms_reg[0]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.537    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.993    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.107 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.420 r  divider/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.420    divider/ms_reg_reg[24]_i_1_n_4
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.062    15.166    divider/ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -10.420    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.819ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.188ns  (logic 2.168ns (41.789%)  route 3.020ns (58.211%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.838     6.434    divider/ms_reg_reg[27]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.558 r  divider/LED_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.429     6.986    divider/LED_OBUF[1]_inst_i_9_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  divider/LED_OBUF[1]_inst_i_5/O
                         net (fo=34, routed)          1.753     8.863    divider/LED_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.987    divider/ms_reg[0]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.537    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.993    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.327 r  divider/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.327    divider/ms_reg_reg[20]_i_1_n_6
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    divider/ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.819    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 2.187ns (42.001%)  route 3.020ns (57.999%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.838     6.434    divider/ms_reg_reg[27]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.558 r  divider/LED_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.429     6.986    divider/LED_OBUF[1]_inst_i_9_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  divider/LED_OBUF[1]_inst_i_5/O
                         net (fo=34, routed)          1.753     8.863    divider/LED_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.987    divider/ms_reg[0]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.537    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.993    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.107 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.346 r  divider/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.346    divider/ms_reg_reg[24]_i_1_n_5
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[26]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.062    15.166    divider/ms_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.171ns (41.822%)  route 3.020ns (58.178%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.838     6.434    divider/ms_reg_reg[27]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.558 r  divider/LED_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.429     6.986    divider/LED_OBUF[1]_inst_i_9_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  divider/LED_OBUF[1]_inst_i_5/O
                         net (fo=34, routed)          1.753     8.863    divider/LED_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.987    divider/ms_reg[0]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.537    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.993    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.107 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.107    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.330 r  divider/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.330    divider/ms_reg_reg[24]_i_1_n_7
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502    14.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[24]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X0Y24          FDCE (Setup_fdce_C_D)        0.062    15.166    divider/ms_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.167ns  (logic 2.147ns (41.552%)  route 3.020ns (58.448%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.838     6.434    divider/ms_reg_reg[27]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.558 r  divider/LED_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.429     6.986    divider/LED_OBUF[1]_inst_i_9_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  divider/LED_OBUF[1]_inst_i_5/O
                         net (fo=34, routed)          1.753     8.863    divider/LED_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     8.987 r  divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     8.987    divider/ms_reg[0]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.537 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.537    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.651 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.651    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.765 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.765    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.879 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.879    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.993 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.993    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.306 r  divider/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.306    divider/ms_reg_reg[20]_i_1_n_4
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[23]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDCE (Setup_fdce_C_D)        0.062    15.146    divider/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.306    
  -------------------------------------------------------------------
                         slack                                  4.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.465    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  divider/ms_reg_reg[31]/Q
                         net (fo=2, routed)           0.172     1.778    divider/ms_reg_reg[31]
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  divider/ms_reg[28]_i_2/O
                         net (fo=1, routed)           0.000     1.823    divider/ms_reg[28]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.886 r  divider/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    divider/ms_reg_reg[28]_i_1_n_4
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.977    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[31]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDCE (Hold_fdce_C_D)         0.105     1.570    divider/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  divider/ms_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  divider/ms_reg_reg[11]/Q
                         net (fo=2, routed)           0.172     1.782    divider/ms_reg_reg[11]
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  divider/ms_reg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.827    divider/ms_reg[8]_i_2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  divider/ms_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    divider/ms_reg_reg[8]_i_1_n_4
    SLICE_X0Y20          FDCE                                         r  divider/ms_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.982    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  divider/ms_reg_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.105     1.574    divider/ms_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  divider/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.173     1.780    divider/ms_reg_reg[23]
    SLICE_X0Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  divider/ms_reg[20]_i_2/O
                         net (fo=1, routed)           0.000     1.825    divider/ms_reg[20]_i_2_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.888 r  divider/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    divider/ms_reg_reg[20]_i_1_n_4
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     1.978    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.105     1.571    divider/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.465    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.173     1.779    divider/ms_reg_reg[27]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.045     1.824 r  divider/ms_reg[24]_i_2/O
                         net (fo=1, routed)           0.000     1.824    divider/ms_reg[24]_i_2_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  divider/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    divider/ms_reg_reg[24]_i_1_n_4
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.977    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDCE (Hold_fdce_C_D)         0.105     1.570    divider/ms_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  divider/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.173     1.785    divider/ms_reg_reg[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.045     1.830 r  divider/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.830    divider/ms_reg[0]_i_3_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.893 r  divider/ms_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    divider/ms_reg_reg[0]_i_1_n_4
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    divider/ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  divider/ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.173     1.784    divider/ms_reg_reg[7]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.829 r  divider/ms_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.829    divider/ms_reg[4]_i_2_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  divider/ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    divider/ms_reg_reg[4]_i_1_n_4
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    divider/ms_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  divider/ms_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  divider/ms_reg_reg[15]/Q
                         net (fo=2, routed)           0.173     1.782    divider/ms_reg_reg[15]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  divider/ms_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.827    divider/ms_reg[12]_i_2_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  divider/ms_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    divider/ms_reg_reg[12]_i_1_n_4
    SLICE_X0Y21          FDCE                                         r  divider/ms_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.981    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDCE                                         r  divider/ms_reg_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDCE (Hold_fdce_C_D)         0.105     1.573    divider/ms_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  divider/ms_reg_reg[19]/Q
                         net (fo=2, routed)           0.173     1.782    divider/ms_reg_reg[19]
    SLICE_X0Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  divider/ms_reg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.827    divider/ms_reg[16]_i_2_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  divider/ms_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    divider/ms_reg_reg[16]_i_1_n_4
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.980    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y22          FDCE                                         r  divider/ms_reg_reg[19]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.105     1.573    divider/ms_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.582     1.465    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  divider/ms_reg_reg[28]/Q
                         net (fo=2, routed)           0.184     1.790    divider/ms_reg_reg[28]
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  divider/ms_reg[28]_i_5/O
                         net (fo=1, routed)           0.000     1.835    divider/ms_reg[28]_i_5_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.905 r  divider/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    divider/ms_reg_reg[28]_i_1_n_7
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     1.977    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[28]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDCE (Hold_fdce_C_D)         0.105     1.570    divider/ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 divider/ms_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/ms_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  divider/ms_reg_reg[4]/Q
                         net (fo=2, routed)           0.184     1.795    divider/ms_reg_reg[4]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  divider/ms_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     1.840    divider/ms_reg[4]_i_5_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.910 r  divider/ms_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.910    divider/ms_reg_reg[4]_i_1_n_7
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[4]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDCE (Hold_fdce_C_D)         0.105     1.575    divider/ms_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    divider/ms_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    divider/ms_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    divider/ms_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    divider/ms_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    divider/ms_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    divider/ms_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    divider/ms_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    divider/ms_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    divider/ms_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    divider/ms_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    divider/ms_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    divider/ms_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    divider/ms_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    divider/ms_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    divider/ms_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    divider/ms_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    divider/ms_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    divider/ms_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    divider/ms_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    divider/ms_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    divider/ms_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    divider/ms_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.999ns  (logic 5.080ns (63.510%)  route 2.919ns (36.490%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           0.840     2.291    mealy/btnR_IBUF
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.124     2.415 r  mealy/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.079     4.494    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.999 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.999    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            mealy/FSM_sequential_state_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.852ns  (logic 1.441ns (50.542%)  route 1.410ns (49.458%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          1.410     2.852    mealy/btnC_IBUF
    SLICE_X0Y16          FDCE                                         f  mealy/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            mealy/FSM_sequential_state_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.852ns  (logic 1.441ns (50.542%)  route 1.410ns (49.458%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          1.410     2.852    mealy/btnC_IBUF
    SLICE_X0Y16          FDCE                                         f  mealy/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            mealy/FSM_sequential_state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.409ns  (logic 1.569ns (65.140%)  route 0.840ns (34.860%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=2, routed)           0.840     2.291    mealy/btnR_IBUF
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.118     2.409 r  mealy/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.409    mealy/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X0Y16          FDCE                                         r  mealy/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mealy/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mealy/FSM_sequential_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.659ns  (logic 0.456ns (69.214%)  route 0.203ns (30.786%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  mealy/FSM_sequential_state_reg_reg[1]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  mealy/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.203     0.659    mealy/state_reg[1]
    SLICE_X0Y16          FDCE                                         r  mealy/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mealy/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mealy/FSM_sequential_state_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  mealy/FSM_sequential_state_reg_reg[1]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mealy/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.069     0.210    mealy/state_reg[1]
    SLICE_X0Y16          FDCE                                         r  mealy/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mealy/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mealy/FSM_sequential_state_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  mealy/FSM_sequential_state_reg_reg[0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mealy/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=2, routed)           0.173     0.314    mealy/state_reg[0]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.042     0.356 r  mealy/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    mealy/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X0Y16          FDCE                                         r  mealy/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            mealy/FSM_sequential_state_reg_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.210ns (24.114%)  route 0.659ns (75.886%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.659     0.869    mealy/btnC_IBUF
    SLICE_X0Y16          FDCE                                         f  mealy/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            mealy/FSM_sequential_state_reg_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.869ns  (logic 0.210ns (24.114%)  route 0.659ns (75.886%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.659     0.869    mealy/btnC_IBUF
    SLICE_X0Y16          FDCE                                         f  mealy/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mealy/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.392ns (67.192%)  route 0.680ns (32.808%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  mealy/FSM_sequential_state_reg_reg[0]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mealy/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=2, routed)           0.173     0.314    mealy/state_reg[0]
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.045     0.359 r  mealy/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.507     0.866    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.072 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.072    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider/ms_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.801ns  (logic 4.358ns (49.511%)  route 4.444ns (50.489%))
  Logic Levels:           4  (LUT4=2 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.618     5.139    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  divider/ms_reg_reg[27]/Q
                         net (fo=2, routed)           0.838     6.434    divider/ms_reg_reg[27]
    SLICE_X1Y25          LUT4 (Prop_lut4_I3_O)        0.124     6.558 f  divider/LED_OBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.429     6.986    divider/LED_OBUF[1]_inst_i_9_n_0
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  divider/LED_OBUF[1]_inst_i_5/O
                         net (fo=34, routed)          0.874     7.984    divider/LED_OBUF[1]_inst_i_5_n_0
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.124     8.108 r  divider/LED_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.303    10.411    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.941 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.941    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider/ms_reg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.462ns (59.516%)  route 0.994ns (40.484%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.583     1.466    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  divider/ms_reg_reg[23]/Q
                         net (fo=2, routed)           0.152     1.759    divider/ms_reg_reg[23]
    SLICE_X1Y23          LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  divider/LED_OBUF[1]_inst_i_3/O
                         net (fo=34, routed)          0.207     2.012    divider/LED_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y23          LUT4 (Prop_lut4_I1_O)        0.045     2.057 r  divider/LED_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.635     2.691    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.922 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.922    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 2.431ns (42.041%)  route 3.352ns (57.959%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          3.343     4.784    divider/btnC_IBUF
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.124     4.908 r  divider/ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     4.908    divider/ms_reg[24]_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.440 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.449    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.783 r  divider/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.783    divider/ms_reg_reg[28]_i_1_n_6
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502     4.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.762ns  (logic 2.410ns (41.830%)  route 3.352ns (58.170%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          3.343     4.784    divider/btnC_IBUF
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.124     4.908 r  divider/ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     4.908    divider/ms_reg[24]_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.440 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.449    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.762 r  divider/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.762    divider/ms_reg_reg[28]_i_1_n_4
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502     4.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 2.336ns (41.073%)  route 3.352ns (58.927%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          3.343     4.784    divider/btnC_IBUF
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.124     4.908 r  divider/ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     4.908    divider/ms_reg[24]_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.440 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.449    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.688 r  divider/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.688    divider/ms_reg_reg[28]_i_1_n_5
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502     4.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.672ns  (logic 2.320ns (40.907%)  route 3.352ns (59.093%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          3.343     4.784    divider/btnC_IBUF
    SLICE_X0Y24          LUT6 (Prop_lut6_I5_O)        0.124     4.908 r  divider/ms_reg[24]_i_5/O
                         net (fo=1, routed)           0.000     4.908    divider/ms_reg[24]_i_5_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.440 r  divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     5.449    divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.672 r  divider/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.672    divider/ms_reg_reg[28]_i_1_n_7
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502     4.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y25          FDCE                                         r  divider/ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.587ns  (logic 2.995ns (53.614%)  route 2.591ns (46.386%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          2.396     3.838    divider/btnC_IBUF
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.962 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     4.157    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.683 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.683    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.797    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.911    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.025    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.139 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.139    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.253 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.253    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.587 r  divider/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.587    divider/ms_reg_reg[24]_i_1_n_6
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502     4.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.566ns  (logic 2.974ns (53.439%)  route 2.591ns (46.561%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          2.396     3.838    divider/btnC_IBUF
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.962 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     4.157    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.683 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.683    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.797    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.911    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.025    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.139 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.139    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.253 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.253    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.566 r  divider/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.566    divider/ms_reg_reg[24]_i_1_n_4
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502     4.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.492ns  (logic 2.900ns (52.812%)  route 2.591ns (47.188%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          2.396     3.838    divider/btnC_IBUF
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.962 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     4.157    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.683 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.683    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.797    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.911    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.025    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.139 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.139    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.253 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.253    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.492 r  divider/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.492    divider/ms_reg_reg[24]_i_1_n_5
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502     4.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 2.884ns (52.674%)  route 2.591ns (47.326%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          2.396     3.838    divider/btnC_IBUF
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.962 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     4.157    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.683 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.683    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.797    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.911    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.025    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.139 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.139    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.253 r  divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.253    divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.476 r  divider/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.476    divider/ms_reg_reg[24]_i_1_n_7
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.502     4.843    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  divider/ms_reg_reg[24]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 2.881ns (52.648%)  route 2.591ns (47.352%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          2.396     3.838    divider/btnC_IBUF
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.962 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     4.157    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.683 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.683    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.797    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.911    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.025    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.139 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.139    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.473 r  divider/ms_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.473    divider/ms_reg_reg[20]_i_1_n_6
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.845    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[21]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.452ns  (logic 2.860ns (52.465%)  route 2.591ns (47.535%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          2.396     3.838    divider/btnC_IBUF
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     3.962 r  divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.195     4.157    divider/ms_reg[0]_i_2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.683 r  divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.683    divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.797 r  divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.797    divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.911 r  divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.911    divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.025 r  divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.025    divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.139 r  divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.139    divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.452 r  divider/ms_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.452    divider/ms_reg_reg[20]_i_1_n_4
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504     4.845    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y23          FDCE                                         r  divider/ms_reg_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.210ns (20.071%)  route 0.834ns (79.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.834     1.044    divider/btnC_IBUF
    SLICE_X0Y18          FDCE                                         f  divider/ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.210ns (20.071%)  route 0.834ns (79.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.834     1.044    divider/btnC_IBUF
    SLICE_X0Y18          FDCE                                         f  divider/ms_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.210ns (20.071%)  route 0.834ns (79.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.834     1.044    divider/btnC_IBUF
    SLICE_X0Y18          FDCE                                         f  divider/ms_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.210ns (20.071%)  route 0.834ns (79.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.834     1.044    divider/btnC_IBUF
    SLICE_X0Y18          FDCE                                         f  divider/ms_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.210ns (18.785%)  route 0.906ns (81.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.906     1.115    divider/btnC_IBUF
    SLICE_X0Y19          FDCE                                         f  divider/ms_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.210ns (18.785%)  route 0.906ns (81.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.906     1.115    divider/btnC_IBUF
    SLICE_X0Y19          FDCE                                         f  divider/ms_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.210ns (18.785%)  route 0.906ns (81.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.906     1.115    divider/btnC_IBUF
    SLICE_X0Y19          FDCE                                         f  divider/ms_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.210ns (18.785%)  route 0.906ns (81.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.906     1.115    divider/btnC_IBUF
    SLICE_X0Y19          FDCE                                         f  divider/ms_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.983    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  divider/ms_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.146ns  (logic 0.320ns (27.884%)  route 0.826ns (72.116%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.826     1.036    divider/btnC_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.081 r  divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.081    divider/ms_reg[0]_i_5_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.146 r  divider/ms_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.146    divider/ms_reg_reg[0]_i_1_n_6
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            divider/ms_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.325ns (28.172%)  route 0.827ns (71.828%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=67, routed)          0.827     1.037    divider/btnC_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.082 r  divider/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     1.082    divider/ms_reg[0]_i_6_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.152 r  divider/ms_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.152    divider/ms_reg_reg[0]_i_1_n_7
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.984    divider/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  divider/ms_reg_reg[0]/C





