

================================================================
== Vitis HLS Report for 'padv4_Pipeline_VITIS_LOOP_215_3'
================================================================
* Date:           Mon May  2 01:13:00 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.722 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_215_3  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%iter = alloca i32 1"   --->   Operation 6 'alloca' 'iter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%iter_0_lcssa_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iter_0_lcssa"   --->   Operation 7 'read' 'iter_0_lcssa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %iter_0_lcssa_read, i32 %iter"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%iter_load = load i32 %iter"   --->   Operation 10 'load' 'iter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node sub_ln215)   --->   "%empty = trunc i32 %iter_load"   --->   Operation 11 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.70ns)   --->   "%iter_1 = add i32 %iter_load, i32 1" [ECE418FinalProject/fullCode.c:208]   --->   Operation 13 'add' 'iter_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %iter_1, i32 31" [ECE418FinalProject/fullCode.c:215]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i32 %iter_1" [ECE418FinalProject/fullCode.c:215]   --->   Operation 15 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_and_f7_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 0, i9 %trunc_ln215" [ECE418FinalProject/fullCode.c:215]   --->   Operation 16 'bitconcatenate' 'p_and_f7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node sub_ln215)   --->   "%xor_ln215 = xor i9 %empty, i9 511" [ECE418FinalProject/fullCode.c:215]   --->   Operation 17 'xor' 'xor_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node sub_ln215)   --->   "%p_and_t9_cast = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i8.i9, i8 0, i9 %xor_ln215" [ECE418FinalProject/fullCode.c:215]   --->   Operation 18 'bitconcatenate' 'p_and_t9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.18ns) (out node of the LUT)   --->   "%sub_ln215 = sub i17 0, i17 %p_and_t9_cast" [ECE418FinalProject/fullCode.c:215]   --->   Operation 19 'sub' 'sub_ln215' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.31ns)   --->   "%select_ln215 = select i1 %tmp, i17 %sub_ln215, i17 %p_and_f7_cast" [ECE418FinalProject/fullCode.c:215]   --->   Operation 20 'select' 'select_ln215' <Predicate = true> <Delay = 1.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = trunc i17 %select_ln215" [ECE418FinalProject/fullCode.c:215]   --->   Operation 21 'trunc' 'trunc_ln215_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.70ns)   --->   "%icmp_ln215 = icmp_eq  i10 %trunc_ln215_1, i10 447" [ECE418FinalProject/fullCode.c:215]   --->   Operation 22 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void, void %.preheader.preheader.exitStub" [ECE418FinalProject/fullCode.c:215]   --->   Operation 23 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_42 = trunc i32 %iter_load"   --->   Operation 24 'trunc' 'empty_42' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.14ns)   --->   "%add_ln208_1 = add i16 %empty_42, i16 1" [ECE418FinalProject/fullCode.c:208]   --->   Operation 25 'add' 'add_ln208_1' <Predicate = (!icmp_ln215)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln216_1 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %iter_load, i32 9, i32 15" [ECE418FinalProject/fullCode.c:216]   --->   Operation 26 'partselect' 'trunc_ln216_1' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.03ns)   --->   "%add_ln216 = add i7 %trunc_ln216_1, i7 1" [ECE418FinalProject/fullCode.c:216]   --->   Operation 27 'add' 'add_ln216' <Predicate = (!icmp_ln215)> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln216_2 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln208_1, i32 9, i32 15" [ECE418FinalProject/fullCode.c:216]   --->   Operation 28 'partselect' 'trunc_ln216_2' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.99ns)   --->   "%select_ln216 = select i1 %tmp, i7 %add_ln216, i7 %trunc_ln216_2" [ECE418FinalProject/fullCode.c:216]   --->   Operation 29 'select' 'select_ln216' <Predicate = (!icmp_ln215)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.06>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i7 %select_ln216" [ECE418FinalProject/fullCode.c:216]   --->   Operation 30 'zext' 'zext_ln216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %select_ln216, i9 0" [ECE418FinalProject/fullCode.c:216]   --->   Operation 31 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln216_1 = zext i16 %tmp_s" [ECE418FinalProject/fullCode.c:216]   --->   Operation 32 'zext' 'zext_ln216_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln216_1 = add i17 %zext_ln216_1, i17 %zext_ln216" [ECE418FinalProject/fullCode.c:216]   --->   Operation 33 'add' 'add_ln216_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (4.06ns) (root node of TernaryAdder)   --->   "%add_ln216_2 = add i17 %add_ln216_1, i17 %select_ln215" [ECE418FinalProject/fullCode.c:216]   --->   Operation 34 'add' 'add_ln216_2' <Predicate = true> <Delay = 4.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (1.61ns)   --->   "%store_ln215 = store i32 %iter_1, i32 %iter" [ECE418FinalProject/fullCode.c:215]   --->   Operation 35 'store' 'store_ln215' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln215)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [ECE418FinalProject/fullCode.c:216]   --->   Operation 36 'specloopname' 'specloopname_ln216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln216_2 = zext i17 %add_ln216_2" [ECE418FinalProject/fullCode.c:216]   --->   Operation 37 'zext' 'zext_ln216_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%messageBlocks_addr = getelementptr i5 %messageBlocks, i64 0, i64 %zext_ln216_2" [ECE418FinalProject/fullCode.c:216]   --->   Operation 38 'getelementptr' 'messageBlocks_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln216 = store i5 16, i17 %messageBlocks_addr" [ECE418FinalProject/fullCode.c:216]   --->   Operation 39 'store' 'store_ln216' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 65664> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln215 = br void" [ECE418FinalProject/fullCode.c:215]   --->   Operation 40 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iter_0_lcssa]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ messageBlocks]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iter               (alloca        ) [ 0110]
iter_0_lcssa_read  (read          ) [ 0000]
store_ln0          (store         ) [ 0000]
br_ln0             (br            ) [ 0000]
iter_load          (load          ) [ 0000]
empty              (trunc         ) [ 0000]
specpipeline_ln0   (specpipeline  ) [ 0000]
iter_1             (add           ) [ 0110]
tmp                (bitselect     ) [ 0000]
trunc_ln215        (trunc         ) [ 0000]
p_and_f7_cast      (bitconcatenate) [ 0000]
xor_ln215          (xor           ) [ 0000]
p_and_t9_cast      (bitconcatenate) [ 0000]
sub_ln215          (sub           ) [ 0000]
select_ln215       (select        ) [ 0110]
trunc_ln215_1      (trunc         ) [ 0000]
icmp_ln215         (icmp          ) [ 0110]
br_ln215           (br            ) [ 0000]
empty_42           (trunc         ) [ 0000]
add_ln208_1        (add           ) [ 0000]
trunc_ln216_1      (partselect    ) [ 0000]
add_ln216          (add           ) [ 0000]
trunc_ln216_2      (partselect    ) [ 0000]
select_ln216       (select        ) [ 0110]
zext_ln216         (zext          ) [ 0000]
tmp_s              (bitconcatenate) [ 0000]
zext_ln216_1       (zext          ) [ 0000]
add_ln216_1        (add           ) [ 0000]
add_ln216_2        (add           ) [ 0101]
store_ln215        (store         ) [ 0000]
specloopname_ln216 (specloopname  ) [ 0000]
zext_ln216_2       (zext          ) [ 0000]
messageBlocks_addr (getelementptr ) [ 0000]
store_ln216        (store         ) [ 0000]
br_ln215           (br            ) [ 0000]
ret_ln0            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iter_0_lcssa">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iter_0_lcssa"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="messageBlocks">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="messageBlocks"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i7.i9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="iter_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iter/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="iter_0_lcssa_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iter_0_lcssa_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="messageBlocks_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="17" slack="0"/>
<pin id="68" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="messageBlocks_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln216_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="17" slack="0"/>
<pin id="73" dir="0" index="1" bw="5" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln216/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="iter_load_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iter_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="iter_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln215_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_and_f7_cast_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_f7_cast/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="xor_ln215_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_and_t9_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="9" slack="0"/>
<pin id="126" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_t9_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sub_ln215_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="17" slack="0"/>
<pin id="133" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln215/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln215_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="17" slack="0"/>
<pin id="139" dir="0" index="2" bw="17" slack="0"/>
<pin id="140" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln215/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln215_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="17" slack="0"/>
<pin id="146" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln215_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="10" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_42_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln208_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln216_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="0" index="3" bw="5" slack="0"/>
<pin id="169" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln216_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln216_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln216_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="0" index="3" bw="5" slack="0"/>
<pin id="185" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln216_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln216_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="7" slack="0"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln216/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln216_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="1"/>
<pin id="200" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_s_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="1"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln216_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln216_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln216_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="17" slack="0"/>
<pin id="220" dir="0" index="1" bw="17" slack="1"/>
<pin id="221" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216_2/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln215_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln216_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="17" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216_2/3 "/>
</bind>
</comp>

<comp id="231" class="1005" name="iter_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="238" class="1005" name="iter_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iter_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="select_ln215_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="17" slack="1"/>
<pin id="245" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="select_ln215 "/>
</bind>
</comp>

<comp id="248" class="1005" name="icmp_ln215_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

<comp id="252" class="1005" name="select_ln216_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="1"/>
<pin id="254" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln216 "/>
</bind>
</comp>

<comp id="258" class="1005" name="add_ln216_2_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="17" slack="1"/>
<pin id="260" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln216_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="50" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="52" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="58" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="83" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="90" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="90" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="104" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="86" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="116" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="122" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="96" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="108" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="83" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="83" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="164" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="158" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="195"><net_src comp="96" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="174" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="180" pin="4"/><net_sink comp="190" pin=2"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="198" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="234"><net_src comp="54" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="237"><net_src comp="231" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="241"><net_src comp="90" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="246"><net_src comp="136" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="251"><net_src comp="148" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="190" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="261"><net_src comp="218" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="227" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: messageBlocks | {3 }
 - Input state : 
	Port: padv4_Pipeline_VITIS_LOOP_215_3 : iter_0_lcssa | {1 }
  - Chain level:
	State 1
		iter_load : 1
		empty : 2
		iter_1 : 2
		tmp : 3
		trunc_ln215 : 3
		p_and_f7_cast : 4
		xor_ln215 : 3
		p_and_t9_cast : 3
		sub_ln215 : 4
		select_ln215 : 5
		trunc_ln215_1 : 6
		icmp_ln215 : 7
		br_ln215 : 8
		empty_42 : 2
		add_ln208_1 : 3
		trunc_ln216_1 : 2
		add_ln216 : 3
		trunc_ln216_2 : 4
		select_ln216 : 5
	State 2
		zext_ln216_1 : 1
		add_ln216_1 : 2
		add_ln216_2 : 3
	State 3
		messageBlocks_addr : 1
		store_ln216 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |         iter_1_fu_90         |    0    |    39   |
|          |      add_ln208_1_fu_158      |    0    |    23   |
|    add   |       add_ln216_fu_174       |    0    |    14   |
|          |      add_ln216_1_fu_212      |    0    |    17   |
|          |      add_ln216_2_fu_218      |    0    |    17   |
|----------|------------------------------|---------|---------|
|    sub   |       sub_ln215_fu_130       |    0    |    24   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln215_fu_136     |    0    |    17   |
|          |      select_ln216_fu_190     |    0    |    7    |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln215_fu_148      |    0    |    11   |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln215_fu_116       |    0    |    9    |
|----------|------------------------------|---------|---------|
|   read   | iter_0_lcssa_read_read_fu_58 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          empty_fu_86         |    0    |    0    |
|   trunc  |      trunc_ln215_fu_104      |    0    |    0    |
|          |     trunc_ln215_1_fu_144     |    0    |    0    |
|          |        empty_42_fu_154       |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|           tmp_fu_96          |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     p_and_f7_cast_fu_108     |    0    |    0    |
|bitconcatenate|     p_and_t9_cast_fu_122     |    0    |    0    |
|          |         tmp_s_fu_201         |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|     trunc_ln216_1_fu_164     |    0    |    0    |
|          |     trunc_ln216_2_fu_180     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln216_fu_198      |    0    |    0    |
|   zext   |      zext_ln216_1_fu_208     |    0    |    0    |
|          |      zext_ln216_2_fu_227     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   178   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add_ln216_2_reg_258|   17   |
| icmp_ln215_reg_248 |    1   |
|   iter_1_reg_238   |   32   |
|    iter_reg_231    |   32   |
|select_ln215_reg_243|   17   |
|select_ln216_reg_252|    7   |
+--------------------+--------+
|        Total       |   106  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   178  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   106  |    -   |
+-----------+--------+--------+
|   Total   |   106  |   178  |
+-----------+--------+--------+
