INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-2_RTL/rtl_a9/rtl_a9.ip_user_files/bd/design_1/ipshared/0ef3/src/crcaxis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-2_RTL/rtl_a9/rtl_a9.ip_user_files/bd/design_1/ip/design_1_axis_reg_0_0/sim/design_1_axis_reg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axis_reg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-2_RTL/rtl_a9/rtl_a9.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-2_RTL/rtl_a9/rtl_a9.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sam-admin/git/Training/HLS_Vivado/A9/PART-2_RTL/codes/axistb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axistb
