Generated by Fabric Compiler ( version 2020.3 <build 62942> ) at Tue Dec 22 11:45:29 2020


Cell Usage:
GTP_DDC_E1                    5 uses
GTP_DDRC                      1 use
GTP_DDRPHY                    1 use
GTP_DFF_C                   167 uses
GTP_DFF_CE                  333 uses
GTP_DFF_P                     6 uses
GTP_DFF_PE                   36 uses
GTP_DLL                       2 uses
GTP_GRS                       1 use
GTP_INV                      50 uses
GTP_IOCLKBUF                  2 uses
GTP_IOCLKDIV                  1 use
GTP_IODELAY                  16 uses
GTP_ISERDES                  16 uses
GTP_LUT1                      5 uses
GTP_LUT2                    203 uses
GTP_LUT3                     90 uses
GTP_LUT4                     63 uses
GTP_LUT5                     57 uses
GTP_LUT5CARRY               394 uses
GTP_LUT5M                    57 uses
GTP_MUX2LUT6                  1 use
GTP_OSERDES                  46 uses
GTP_PLL_E1                    1 use
GTP_ROM128X1                 41 uses

I/O ports: 58
GTP_INBUF                   2 uses
GTP_INBUFG                  2 uses
GTP_IOBUF                  16 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                  7 uses
GTP_OUTBUFT                28 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 1033 of 17536 (5.89%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 1033
Total Registers: 542 of 26304 (2.06%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 48 (0.00%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 61 of 240 (25.42%)


Number of unique control sets : 39
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn)      : 3
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_top_rst_n)      : 11
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n)         : 51
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n)      : 46
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n)      : 5
  CLK(axi_clk), CP(~nt_top_rst_n)                  : 108
      CLK(axi_clk), C(~nt_top_rst_n)               : 107
      CLK(axi_clk), P(~nt_top_rst_n)               : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104)   : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done)        : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done)     : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done)     : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244)           : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244)  : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N310)     : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N316)     : 2
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394)          : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394)       : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394)       : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.rst_flag)      : 2
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.rst_flag)   : 1
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.rst_flag)   : 1
  CLK(axi_clk), CP(~nt_top_rst_n), CE(u_test_rd_ctrl.N321)           : 3
      CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_rd_ctrl.N321)  : 2
      CLK(axi_clk), P(~nt_top_rst_n), CE(u_test_rd_ctrl.N321)  : 1
  CLK(axi_clk), CP(~nt_top_rst_n), CE(u_test_wr_ctrl.N313)           : 3
      CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_wr_ctrl.N313)  : 2
      CLK(axi_clk), P(~nt_top_rst_n), CE(u_test_wr_ctrl.N313)  : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl.N23)    : 3
  CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_wr_ctrl.N288)      : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)       : 4
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)    : 3
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77)    : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0])  : 4
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403)     : 4
  CLK(axi_clk), CP(~nt_top_rst_n), CE(u_test_main_ctrl.N61)          : 5
      CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_main_ctrl.N61)       : 4
      CLK(axi_clk), P(~nt_top_rst_n), CE(u_test_main_ctrl.N61)       : 1
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110)       : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3)   : 5
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383)    : 7
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_top_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236)  : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374)     : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos)       : 8
  CLK(u_ipsl_hmic_h_top.pll_pclk), CP(~nt_top_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)       : 11
      CLK(u_ipsl_hmic_h_top.pll_pclk), C(~nt_top_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)    : 10
      CLK(u_ipsl_hmic_h_top.pll_pclk), P(~nt_top_rst_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226)    : 1
  CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_rd_ctrl.N339)      : 13
  CLK(axi_clk), C(~nt_top_rst_n), CE(axi_rvalid)   : 16
  CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_rd_ctrl.N30)       : 16
  CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_wr_ctrl.N359)      : 16
  CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_wr_ctrl.N375)      : 16
  CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_wr_ctrl.N379)      : 16
  CLK(u_ipsl_hmic_h_top.pll_pclk), C(~u_ipsl_hmic_h_top.global_reset_n), CE(u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355)     : 16
  CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_rd_ctrl.N317)      : 28
  CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_wr_ctrl.N349)      : 29
  CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_wr_ctrl.N279)      : 32
  CLK(axi_clk), CP(~nt_top_rst_n), CE(u_test_main_ctrl.prbs_clk_en)        : 59
      CLK(axi_clk), C(~nt_top_rst_n), CE(u_test_main_ctrl.prbs_clk_en)     : 33
      CLK(axi_clk), P(~nt_top_rst_n), CE(u_test_main_ctrl.prbs_clk_en)     : 26


Number of DFF:CE Signals : 35
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N104(from GTP_LUT5:Z)     : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.ddrc_init_done(from GTP_DFF_C:Q)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N244(from GTP_LUT2:Z)    : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N310(from GTP_LUT5:Z)   : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N316(from GTP_LUT5:Z)   : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N394(from GTP_LUT2:Z)   : 2
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.rst_flag(from GTP_INV:Z)      : 2
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_training_ctrl.N23(from GTP_LUT5:Z)  : 3
  u_test_rd_ctrl.N321(from GTP_LUT5M:Z)            : 3
  u_test_wr_ctrl.N313(from GTP_LUT5M:Z)            : 3
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_dll_update_ctrl.N77(from GTP_LUT5:Z)      : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N395[0](from GTP_LUT3:Z)      : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N403(from GTP_LUT3:Z)   : 4
  u_test_wr_ctrl.N288(from GTP_LUT4:Z)             : 4
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N110(from GTP_LUT5:Z)     : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.N3(from GTP_LUT4:Z)       : 5
  u_test_main_ctrl.N61(from GTP_LUT4:Z)            : 5
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.u_ddrc_apb_reset.N383(from GTP_LUT5:Z)      : 7
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N236(from GTP_LUT5:Z)    : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N358(from GTP_LUT4:Z)   : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N368(from GTP_LUT5:Z)   : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N374(from GTP_LUT5:Z)   : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.dll_update_pos(from GTP_LUT2:Z)     : 8
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_reset_ctrl.N226(from GTP_LUT5:Z)    : 11
  u_test_rd_ctrl.N339(from GTP_LUT4:Z)             : 13
  axi_rvalid(from GTP_DDRC:RVALID_0)               : 16
  u_ipsl_hmic_h_top.u_ipsl_hmic_h_phy_top.u_ddrphy_update_ctrl.N355(from GTP_LUT4:Z)   : 16
  u_test_rd_ctrl.N30(from GTP_LUT2:Z)              : 16
  u_test_wr_ctrl.N359(from GTP_LUT5:Z)             : 16
  u_test_wr_ctrl.N375(from GTP_LUT3:Z)             : 16
  u_test_wr_ctrl.N379(from GTP_LUT3:Z)             : 16
  u_test_rd_ctrl.N317(from GTP_LUT3:Z)             : 28
  u_test_wr_ctrl.N349(from GTP_LUT4:Z)             : 29
  u_test_wr_ctrl.N279(from GTP_LUT5:Z)             : 32
  u_test_main_ctrl.prbs_clk_en(from GTP_LUT2:Z)    : 59

Number of DFF:CLK Signals : 2
  u_ipsl_hmic_h_top.pll_pclk(from GTP_PLL_E1:CLKOUT1)    : 178
  axi_clk(from GTP_PLL_E1:CLKOUT2)                 : 364

Number of DFF:CP Signals : 3
  ~u_ipsl_hmic_h_top.u_ipsl_hmic_h_ddrc_top.u_ddrc_reset_ctrl.presetn(from GTP_INV:Z)  : 10
  ~u_ipsl_hmic_h_top.global_reset_n(from GTP_INV:Z)      : 138
  ~nt_top_rst_n(from GTP_INV:Z)                    : 394

Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name               | LUT      | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ipsl_hmic_h_top_test           | 1033     | 542     | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 61     | 1           | 0           | 2            | 0        | 394           | 1            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_test_wr_ctrl               | 324      | 181     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 175           | 1            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_test_rd_ctrl               | 177      | 88      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 121           | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ipsl_hmic_h_top            | 405      | 178     | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 2         | 0        | 54     | 1           | 0           | 2            | 0        | 73            | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pll_50_400               | 0        | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_ddrc_top     | 243      | 25      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 1         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrc_reset_ctrl        | 243      | 25      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrc_apb_reset       | 180      | 10      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_hmic_h_phy_top      | 162      | 153     | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54     | 1           | 0           | 2            | 0        | 66            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_phy_io                 | 0        | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 2       | 5        | 0             | 0         | 1         | 0        | 54     | 1           | 0           | 2            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_update_ctrl     | 96       | 97      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_training_ctrl   | 6        | 8       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_reset_ctrl      | 46       | 36      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_dll_update_ctrl | 13       | 12      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_test_main_ctrl             | 70       | 69      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + I_prbs31_128bit            | 59       | 59      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 pll_refclk_in            20.000       {0 10}         Declared                 0           1  {pll_refclk_in}
 phy_clk                  2.500        {0 1.25}       Generated (pll_refclk_in)
                                                                              21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0}
 pclk                     20.000       {0 10}         Generated (pll_refclk_in)
                                                                             180           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (pll_refclk_in)
                                                                             365           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2}
 axi_clk1                 10.000       {0 5}          Generated (pll_refclk_in)
                                                                               0           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3}
 axi_clk2                 10.000       {0 5}          Generated (pll_refclk_in)
                                                                               0           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT4}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]}
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (phy_clk)      2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 2           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 phy_clk                    400.000 MHz     791.139 MHz          2.500          1.264          1.236
 pclk                        50.000 MHz     156.838 MHz         20.000          6.376         13.624
 axi_clk0                   100.000 MHz     176.087 MHz         10.000          5.679          4.321
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                phy_clk                      1.236       0.000              0             48
 pclk                   pclk                        13.624       0.000              0            352
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         0.300       0.000              0             10
 axi_clk0               axi_clk0                     4.321       0.000              0            751
 pclk                   axi_clk0                     8.943       0.000              0              1
 pclk                   phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     5.195       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                phy_clk                      1.045       0.000              0             48
 pclk                   pclk                         0.654       0.000              0            352
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         3.274       0.000              0             10
 axi_clk0               axi_clk0                     0.588       0.000              0            751
 pclk                   axi_clk0                     0.684       0.000              0              1
 pclk                   phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                    -1.829     -15.239              9              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        18.084       0.000              0            148
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         1.159       0.000              0            148
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                                             0.397       0.000              0             21
 pclk                                                5.750       0.000              0            180
 axi_clk0                                            1.625       0.000              0            365
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                                                   498.293       0.000              0              1
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                                                   498.293       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                                                   498.483       0.000              0              2
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                                                   498.483       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                                                   498.483       0.000              0              1
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 pll_refclk_in                                           0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       2.500         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       4.581         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.102 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.543         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.849 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.530         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.530                          
 clock uncertainty                                      -0.150       6.380                          

 Setup time                                             -0.068       6.312                          

 Data required time                                                  6.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.312                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 pll_refclk_in                                           0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       2.500         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       4.581         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.102 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.543         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.849 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.530         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.530                          
 clock uncertainty                                      -0.150       6.380                          

 Setup time                                             -0.068       6.312                          

 Data required time                                                  6.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.312                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 pll_refclk_in                                           0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       2.500         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       4.581         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       5.102 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       5.543         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       5.849 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       6.530         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       6.530                          
 clock uncertainty                                      -0.150       6.380                          

 Setup time                                             -0.068       6.312                          

 Data required time                                                  6.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.312                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Hold time                                               0.001       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Hold time                                               0.001       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.030
  Launch Clock Delay      :  4.030
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA (GTP_DDC_E1)

                                   tco                   0.464       4.494 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.582       5.076         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   5.076         Logic Levels: 0  
                                                                                   Logic: 0.464ns(44.359%), Route: 0.582ns(55.641%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Hold time                                               0.001       4.031                          

 Data required time                                                  4.031                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.031                          
 Data arrival time                                                  -5.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       5.981         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.242 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.753         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.927 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.480         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/I3 (GTP_LUT4)
                                   td                    0.174       7.654 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.434         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.608 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.049         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[7] (GTP_DDRC)

 Data arrival time                                                   9.049         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      24.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -2.033      22.673                          

 Data required time                                                 22.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.673                          
 Data arrival time                                                  -9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       5.981         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.242 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.753         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.927 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.480         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/I3 (GTP_LUT4)
                                   td                    0.174       7.654 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.434         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/I1 (GTP_LUT2)
                                   td                    0.174       8.608 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.049         u_ipsl_hmic_h_top/ddrc_paddr [7]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PADDR[7] (GTP_DDRPHY)

 Data arrival time                                                   9.049         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      24.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK (GTP_DDRPHY)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -2.033      22.673                          

 Data required time                                                 22.673                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.673                          
 Data arrival time                                                  -9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[0]/Q (GTP_DFF_CE)
                                   net (fanout=45)       0.800       5.981         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [0]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/I2 (GTP_LUT4)
                                   td                    0.261       6.242 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       6.753         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/I3 (GTP_LUT4)
                                   td                    0.174       6.927 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/Z (GTP_LUT4)
                                   net (fanout=6)        0.553       7.480         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/I3 (GTP_LUT4)
                                   td                    0.174       7.654 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/Z (GTP_LUT4)
                                   net (fanout=40)       0.780       8.434         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/I1 (GTP_LUT2)
                                   td                    0.174       8.608 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[10]/Z (GTP_LUT2)
                                   net (fanout=2)        0.441       9.049         u_ipsl_hmic_h_top/ddrc_paddr [10]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PADDR[10] (GTP_DDRC)

 Data arrival time                                                   9.049         Logic Levels: 4  
                                                                                   Logic: 1.108ns(26.425%), Route: 3.085ns(73.575%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      24.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK (GTP_DDRC)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -2.004      22.702                          

 Data required time                                                 22.702                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.702                          
 Data arrival time                                                  -9.049                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.543         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_update_iorst_req_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Hold time                                               0.033       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.543         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Hold time                                               0.033       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.370       5.543         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Hold time                                               0.033       4.889                          

 Data required time                                                  4.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.889                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 pll_refclk_in                                           0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      15.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      17.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      17.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      18.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      18.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      19.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      19.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      21.539         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      22.943 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      23.454         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      23.618 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      24.129         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CE (GTP_DFF_CE)

 Data arrival time                                                  24.129         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      24.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_1/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                 -24.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 pll_refclk_in                                           0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      15.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      17.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      17.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      18.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      18.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      19.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      19.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      21.539         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      22.943 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      23.454         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      23.618 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      24.129         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CE (GTP_DFF_CE)

 Data arrival time                                                  24.129         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      24.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                 -24.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 pll_refclk_in                                           0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      15.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      16.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      17.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      17.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      18.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      18.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      19.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      19.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      21.539         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      22.943 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DLL_UPDATE_REQ (GTP_DDRPHY)
                                   net (fanout=4)        0.511      23.454         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/I4 (GTP_LUT5)
                                   td                    0.164      23.618 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      24.129         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CE (GTP_DFF_PE)

 Data arrival time                                                  24.129         Logic Levels: 1  
                                                                                   Logic: 1.568ns(60.541%), Route: 1.022ns(39.459%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      24.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Setup time                                             -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                 -24.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.539         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.404      27.943 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_REQ (GTP_DDRPHY)
                                   net (fanout=1)        0.370      28.313         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/D (GTP_DFF_C)

 Data arrival time                                                  28.313         Logic Levels: 0  
                                                                                   Logic: 1.404ns(79.143%), Route: 0.370ns(20.857%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      24.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                       0.150      25.006                          

 Hold time                                               0.033      25.039                          

 Data required time                                                 25.039                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.039                          
 Data arrival time                                                 -28.313                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.539         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      27.859 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.300         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/I1 (GTP_LUT2)
                                   td                    0.164      28.464 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      28.464         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N269
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/D (GTP_DFF_C)

 Data arrival time                                                  28.464         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      24.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                       0.150      25.006                          

 Hold time                                               0.023      25.029                          

 Data required time                                                 25.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.029                          
 Data arrival time                                                 -28.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  6.539
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521      22.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441      23.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      23.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681      24.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      24.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      26.539         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)

                                   tco                   1.320      27.859 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_DONE (GTP_DDRPHY)
                                   net (fanout=2)        0.441      28.300         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/I4 (GTP_LUT5)
                                   td                    0.164      28.464 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0_ce_mux[0]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      28.464         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/_N1686
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/D (GTP_DFF_P)

 Data arrival time                                                  28.464         Logic Levels: 1  
                                                                                   Logic: 1.484ns(77.091%), Route: 0.441ns(22.909%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      24.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                       0.150      25.006                          

 Hold time                                               0.023      25.029                          

 Data required time                                                 25.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.029                          
 Data arrival time                                                 -28.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_wr_ctrl/axi_awvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWVALID_0 (GTP_DDRC)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252       4.859         axi_clk          
                                                                           r       u_test_wr_ctrl/axi_awvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_test_wr_ctrl/axi_awvalid/Q (GTP_DFF_C)
                                   net (fanout=9)        0.594       5.778         axi_awvalid      
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/AWVALID_0 (GTP_DDRC)

 Data arrival time                                                   5.778         Logic Levels: 0  
                                                                                   Logic: 0.325ns(35.365%), Route: 0.594ns(64.635%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 pll_refclk_in                                           0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      10.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252      14.859         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0 (GTP_DDRC)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -4.610      10.099                          

 Data required time                                                 10.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.099                          
 Data arrival time                                                  -5.778                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_wr_ctrl/axi_wvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/WVALID_0 (GTP_DDRC)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252       4.859         axi_clk          
                                                                           r       u_test_wr_ctrl/axi_wvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_test_wr_ctrl/axi_wvalid/Q (GTP_DFF_C)
                                   net (fanout=6)        0.553       5.737         axi_wvalid       
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/WVALID_0 (GTP_DDRC)

 Data arrival time                                                   5.737         Logic Levels: 0  
                                                                                   Logic: 0.325ns(37.016%), Route: 0.553ns(62.984%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 pll_refclk_in                                           0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      10.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252      14.859         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0 (GTP_DDRC)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -4.629      10.080                          

 Data required time                                                 10.080                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.080                          
 Data arrival time                                                  -5.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/axi_arvalid/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_0 (GTP_DDRC)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252       4.859         axi_clk          
                                                                           r       u_test_rd_ctrl/axi_arvalid/CLK (GTP_DFF_C)

                                   tco                   0.325       5.184 r       u_test_rd_ctrl/axi_arvalid/Q (GTP_DFF_C)
                                   net (fanout=5)        0.534       5.718         axi_arvalid      
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARVALID_0 (GTP_DDRC)

 Data arrival time                                                   5.718         Logic Levels: 0  
                                                                                   Logic: 0.325ns(37.835%), Route: 0.534ns(62.165%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 pll_refclk_in                                           0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      10.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252      14.859         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0 (GTP_DDRC)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -4.567      10.142                          

 Data required time                                                 10.142                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.142                          
 Data arrival time                                                  -5.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.424                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/axi_araddr[9]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_0[9] (GTP_DDRC)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252       4.859         axi_clk          
                                                                           r       u_test_rd_ctrl/axi_araddr[9]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.176 f       u_test_rd_ctrl/axi_araddr[9]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.546         axi_araddr[9]    
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_0[9] (GTP_DDRC)

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252       4.859         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0 (GTP_DDRC)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                               0.099       4.958                          

 Data required time                                                  4.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.958                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.588                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/axi_araddr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_0[10] (GTP_DDRC)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252       4.859         axi_clk          
                                                                           r       u_test_rd_ctrl/axi_araddr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.176 f       u_test_rd_ctrl/axi_araddr[10]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.546         axi_araddr[10]   
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARADDR_0[10] (GTP_DDRC)

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252       4.859         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0 (GTP_DDRC)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                               0.092       4.951                          

 Data required time                                                  4.951                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.951                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.595                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/axi_arid[1]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARID_0[1] (GTP_DDRC)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.859
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252       4.859         axi_clk          
                                                                           r       u_test_rd_ctrl/axi_arid[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.176 f       u_test_rd_ctrl/axi_arid[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.546         axi_arid[1]      
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ARID_0[1] (GTP_DDRC)

 Data arrival time                                                   5.546         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252       4.859         axi_clk          
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0 (GTP_DDRC)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.000       4.859                          

 Hold time                                               0.089       4.948                          

 Data required time                                                  4.948                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.948                          
 Data arrival time                                                  -5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.598                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : u_test_main_ctrl/ddrc_init_done_d0/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.553       5.734         nt_ddr_init_done 
                                                                           r       u_test_main_ctrl/ddrc_init_done_d0/D (GTP_DFF_C)

 Data arrival time                                                   5.734         Logic Levels: 0  
                                                                                   Logic: 0.325ns(37.016%), Route: 0.553ns(62.984%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 pll_refclk_in                                           0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      10.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      12.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526      12.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252      14.859         axi_clk          
                                                                           r       u_test_main_ctrl/ddrc_init_done_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      14.859                          
 clock uncertainty                                      -0.150      14.709                          

 Setup time                                             -0.032      14.677                          

 Data required time                                                 14.677                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.677                          
 Data arrival time                                                  -5.734                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.943                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : u_test_main_ctrl/ddrc_init_done_d0/D (GTP_DFF_C)
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.859
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.553       5.726         nt_ddr_init_done 
                                                                           f       u_test_main_ctrl/ddrc_init_done_d0/D (GTP_DFF_C)

 Data arrival time                                                   5.726         Logic Levels: 0  
                                                                                   Logic: 0.317ns(36.437%), Route: 0.553ns(63.563%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252       4.859         axi_clk          
                                                                           r       u_test_main_ctrl/ddrc_init_done_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.859                          
 clock uncertainty                                       0.150       5.009                          

 Hold time                                               0.033       5.042                          

 Data required time                                                  5.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.042                          
 Data arrival time                                                  -5.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.684                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/CLK (GTP_DFF_P)

                                   tco                   0.325       5.181 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training/Q (GTP_DFF_P)
                                   net (fanout=3)        0.482       5.663         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/I1 (GTP_LUT2)
                                   td                    0.192       5.855 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/Z (GTP_LUT2)
                                   net (fanout=1)        0.370       6.225         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_RST_ACK (GTP_DDRPHY)

 Data arrival time                                                   6.225         Logic Levels: 1  
                                                                                   Logic: 0.517ns(37.765%), Route: 0.852ns(62.235%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 pll_refclk_in                                           0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       5.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       8.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       9.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       9.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      11.539         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      11.539                          
 clock uncertainty                                      -0.150      11.389                          

 Setup time                                              0.031      11.420                          

 Data required time                                                 11.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.420                          
 Data arrival time                                                  -6.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.195                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.551         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[0] (GTP_DDRPHY)

 Data arrival time                                                   5.551         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 pll_refclk_in                                           0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       5.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       8.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       9.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       9.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      11.539         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      11.539                          
 clock uncertainty                                      -0.150      11.389                          

 Setup time                                             -0.568      10.821                          

 Data required time                                                 10.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.821                          
 Data arrival time                                                  -5.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_PE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/CLK (GTP_DFF_PE)

                                   tco                   0.325       5.181 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/Q (GTP_DFF_PE)
                                   net (fanout=1)        0.370       5.551         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_TYPE[1] (GTP_DDRPHY)

 Data arrival time                                                   5.551         Logic Levels: 0  
                                                                                   Logic: 0.325ns(46.763%), Route: 0.370ns(53.237%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 pll_refclk_in                                           0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       5.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       8.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       8.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       9.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       9.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509      11.539         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000      11.539                          
 clock uncertainty                                      -0.150      11.389                          

 Setup time                                             -0.564      10.825                          

 Data required time                                                 10.825                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.825                          
 Data arrival time                                                  -5.551                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_h[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.543         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_h [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_H[0] (GTP_DDRPHY)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.539         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.539                          
 clock uncertainty                                       0.150       6.689                          

 Hold time                                               0.683       7.372                          

 Data required time                                                  7.372                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.372                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.829                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_h/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.543         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_DIR_H (GTP_DDRPHY)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.539         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.539                          
 clock uncertainty                                       0.150       6.689                          

 Hold time                                               0.681       7.370                          

 Data required time                                                  7.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.370                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.683  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.539
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_val_l[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.543         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_UPDATE_COMP_VAL_L[0] (GTP_DDRPHY)

 Data arrival time                                                   5.543         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2)        0.441       3.043         u_ipsl_hmic_h_top/pll_phy_clk
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       3.349 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=21)       0.681       4.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       4.030 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=2)        2.509       6.539         u_ipsl_hmic_h_top/ddrc_core_clk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN (GTP_DDRPHY)
 clock pessimism                                         0.000       6.539                          
 clock uncertainty                                       0.150       6.689                          

 Hold time                                               0.674       7.363                          

 Data required time                                                  7.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.363                          
 Data arrival time                                                  -5.543                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.820                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.173         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.173 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=138)      1.172       6.345         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/C (GTP_DFF_C)

 Data arrival time                                                   6.345         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.289%), Route: 1.172ns(78.711%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      24.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Recovery time                                          -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                  -6.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.173         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.173 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=138)      1.172       6.345         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/C (GTP_DFF_C)

 Data arrival time                                                   6.345         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.289%), Route: 1.172ns(78.711%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      24.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/update_from_training/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Recovery time                                          -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                  -6.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/CLK (GTP_DFF_C)

                                   tco                   0.317       5.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       5.173         u_ipsl_hmic_h_top/global_reset_n
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/I (GTP_INV)
                                   td                    0.000       5.173 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0/Z (GTP_INV)
                                   net (fanout=138)      1.172       6.345         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/P (GTP_DFF_P)

 Data arrival time                                                   6.345         Logic Levels: 1  
                                                                                   Logic: 0.317ns(21.289%), Route: 1.172ns(78.711%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 pll_refclk_in                                           0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000      20.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870      22.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523      22.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252      24.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.856                          
 clock uncertainty                                      -0.150      24.706                          

 Recovery time                                          -0.277      24.429                          

 Data required time                                                 24.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.429                          
 Data arrival time                                                  -6.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.084                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       5.181         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.181 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       5.804         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/C (GTP_DFF_C)

 Data arrival time                                                   5.804         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/psel/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Removal time                                           -0.211       4.645                          

 Data required time                                                  4.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.645                          
 Data arrival time                                                  -5.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       5.181         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.181 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       5.804         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/C (GTP_DFF_C)

 Data arrival time                                                   5.804         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/ddrc_init_done/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Removal time                                           -0.211       4.645                          

 Data required time                                                  4.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.645                          
 Data arrival time                                                  -5.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.181 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.000       5.181         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/presetn
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/I (GTP_INV)
                                   td                    0.000       5.181 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0/Z (GTP_INV)
                                   net (fanout=10)       0.623       5.804         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N0
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/C (GTP_DFF_CE)

 Data arrival time                                                   5.804         Logic Levels: 1  
                                                                                   Logic: 0.325ns(34.283%), Route: 0.623ns(65.717%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[6]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.856                          
 clock uncertainty                                       0.000       4.856                          

 Removal time                                           -0.211       4.645                          

 Data required time                                                  4.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.645                          
 Data arrival time                                                  -5.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.159                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.523       2.604 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1 (GTP_PLL_E1)
                                   net (fanout=180)      2.252       4.856         u_ipsl_hmic_h_top/pll_pclk
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.173 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/Q (GTP_DFF_CE)
                                   net (fanout=6)        1.053       6.226         nt_ddr_init_done 
                                                                                   ddr_init_done_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.635 f       ddr_init_done_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.635         ddr_init_done    
 ddr_init_done                                                             f       ddr_init_done (port)

 Data arrival time                                                   8.635         Logic Levels: 1  
                                                                                   Logic: 2.726ns(72.135%), Route: 1.053ns(27.865%)
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/err_flag_led/CLK (GTP_DFF_C)
Endpoint    : err_flag (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252       4.859         axi_clk          
                                                                           r       u_test_rd_ctrl/err_flag_led/CLK (GTP_DFF_C)

                                   tco                   0.317       5.176 f       u_test_rd_ctrl/err_flag_led/Q (GTP_DFF_C)
                                   net (fanout=2)        0.941       6.117         nt_err_flag      
                                                                                   err_flag_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.526 f       err_flag_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.526         err_flag         
 err_flag                                                                  f       err_flag (port)  

 Data arrival time                                                   8.526         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : clk_led/CLK (GTP_DFF_P)
Endpoint    : clk_led (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 pll_refclk_in                                           0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.000       0.000         pll_refclk_in    
                                                                                   pll_refclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pll_refclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_pll_refclk_in 
                                                                                   u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.526       2.607 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT2 (GTP_PLL_E1)
                                   net (fanout=365)      2.252       4.859         axi_clk          
                                                                           r       clk_led/CLK (GTP_DFF_P)

                                   tco                   0.317       5.176 f       clk_led/Q (GTP_DFF_P)
                                   net (fanout=2)        0.941       6.117         nt_clk_led       
                                                                                   clk_led_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.526 f       clk_led_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.526         clk_led          
 clk_led                                                                   f       clk_led (port)   

 Data arrival time                                                   8.526         Logic Levels: 1  
                                                                                   Logic: 2.726ns(74.339%), Route: 0.941ns(25.661%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[15] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 pad_dq_ch0[15]                                          0.000       0.000 r       pad_dq_ch0[15] (port)
                                   net (fanout=1)        0.000       0.000         nt_pad_dq_ch0[15]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_36_dut/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_36_dut/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dq_di [15]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iodelay36_dut/DI (GTP_IODELAY)
                                   td                    0.000       2.081 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iodelay36_dut/DO (GTP_IODELAY)
                                   net (fanout=2)        0.441       2.522         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_di
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/DI (GTP_ISERDES)

 Data arrival time                                                   2.522         Logic Levels: 2  
                                                                                   Logic: 1.211ns(48.017%), Route: 1.311ns(51.983%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[14] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 pad_dq_ch0[14]                                          0.000       0.000 r       pad_dq_ch0[14] (port)
                                   net (fanout=1)        0.000       0.000         nt_pad_dq_ch0[14]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_35_dut/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_35_dut/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dq_di [14]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iodelay35_dut/DI (GTP_IODELAY)
                                   td                    0.000       2.081 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iodelay35_dut/DO (GTP_IODELAY)
                                   net (fanout=2)        0.441       2.522         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_di
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/DI (GTP_ISERDES)

 Data arrival time                                                   2.522         Logic Levels: 2  
                                                                                   Logic: 1.211ns(48.017%), Route: 1.311ns(51.983%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[13] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 pad_dq_ch0[13]                                          0.000       0.000 r       pad_dq_ch0[13] (port)
                                   net (fanout=1)        0.000       0.000         nt_pad_dq_ch0[13]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_34_dut/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_34_dut/O (GTP_IOBUF)
                                   net (fanout=1)        0.870       2.081         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dq_di [13]
                                                                                   u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iodelay34_dut/DI (GTP_IODELAY)
                                   td                    0.000       2.081 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iodelay34_dut/DO (GTP_IODELAY)
                                   net (fanout=2)        0.441       2.522         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_di
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/DI (GTP_ISERDES)

 Data arrival time                                                   2.522         Logic Levels: 2  
                                                                                   Logic: 1.211ns(48.017%), Route: 1.311ns(51.983%)
====================================================================================================

{phy_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKA
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK
 5.750       10.000          4.250           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/PCLK
 5.750       10.000          4.250           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/PCLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.625       5.000           3.375           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0
 1.625       5.000           3.375           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/ACLK_0
 4.380       5.000           0.620           High Pulse Width                          cnt[0]/CLK   
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/CLKB
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/CLKB
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/CLKB
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/CLKB
====================================================================================================

{phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.820       2.500           1.680           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN
 0.820       2.500           1.680           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DDRPHY_CLKIN
 1.837       2.500           0.663           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_gdp_ddrc/CORE_DDRC_CORE_CLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.293     500.000         1.707           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/CLKB
 498.293     500.000         1.707           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/CLKB
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/ICLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/ICLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr4_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr5_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr6_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr6_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr7_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr7_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr10_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr10_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr11_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr11_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr12_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/ICLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/ICLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr29_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr29_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr32_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr32_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr33_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr33_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr34_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr34_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr35_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr35_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr36_dut/RCLK
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr36_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr2_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr3_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr9_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr17_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr18_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr19_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr20_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr21_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr22_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr23_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr24_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr25_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr27_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr28_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr31_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr37_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr40_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr41_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr42_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr43_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr44_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr45_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr46_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr47_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr48_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr49_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr51_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr52_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/SERCLK
 499.272     500.000         0.728           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/SERCLK
 499.272     500.000         0.728           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/OCLK
 499.146     500.000         0.854           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr55_dut/OCLK
 499.146     500.000         0.854           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/OCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr56_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr57_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr58_dut/RCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.483     500.000         1.517           High Pulse Width                          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/RCLK
 498.483     500.000         1.517           Low Pulse Width                           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_oddr59_dut/RCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                
+------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/compile/ipsl_hmic_h_top_test_comp.adf       
|            | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/ddr_324_left.fdc                            
| Output     | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/synthesize/ipsl_hmic_h_top_test_syn.adf     
|            | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/synthesize/ipsl_hmic_h_top_test_syn.vm      
|            | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/synthesize/ipsl_hmic_h_top_test.snr         
+------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -ads -selected_syn_tool_opt 2 
Peak memory: 217,686,016 bytes
Total CPU  time to synthesize completion : 6.578 sec
Total real time to synthesize completion : 8.000 sec
