
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.59+0 (git sha1 26b51148a80ea546481cf4f0516be97e4ba251cc, clang++ 17.0.0 -fPIC -O3)

-- Executing script file `synthesis/synthesize_dadda.ys' --

1. Executing Verilog-2005 frontend: multipliers/dadda/full_adder.v
Parsing Verilog input from `multipliers/dadda/full_adder.v' to AST representation.
verilog frontend filename multipliers/dadda/full_adder.v
Generating RTLIL representation for module `\full_adder'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: multipliers/dadda/GenPP.v
Parsing Verilog input from `multipliers/dadda/GenPP.v' to AST representation.
verilog frontend filename multipliers/dadda/GenPP.v
Generating RTLIL representation for module `\GenPPRow0'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:8.1-41.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow1'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:50.1-83.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow2'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:92.1-125.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow3'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:134.1-167.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow4'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:176.1-209.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow5'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:218.1-251.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow6'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:260.1-293.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow7'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:302.1-335.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow8'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:344.1-377.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow9'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:386.1-419.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow10'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:428.1-461.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow11'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:470.1-503.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow12'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:512.1-545.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow13'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:554.1-587.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow14'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:596.1-629.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow15'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:638.1-671.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow16'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:680.1-713.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow17'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:722.1-755.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow18'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:764.1-797.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow19'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:806.1-839.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow20'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:848.1-881.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow21'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:890.1-923.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow22'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:932.1-965.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow23'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:974.1-1007.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow24'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:1016.1-1049.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow25'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:1058.1-1091.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow26'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:1100.1-1133.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow27'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:1142.1-1175.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow28'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:1184.1-1217.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow29'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:1226.1-1259.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow30'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:1268.1-1301.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\GenPPRow31'.
Note: Assuming pure combinatorial block at multipliers/dadda/GenPP.v:1310.1-1343.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: multipliers/dadda/AdderStages.v
Parsing Verilog input from `multipliers/dadda/AdderStages.v' to AST representation.
verilog frontend filename multipliers/dadda/AdderStages.v
Generating RTLIL representation for module `\stage0'.
Generating RTLIL representation for module `\stage1'.
Generating RTLIL representation for module `\stage2'.
Generating RTLIL representation for module `\stage3'.
Generating RTLIL representation for module `\stage4'.
Generating RTLIL representation for module `\stage5'.
Generating RTLIL representation for module `\stage6'.
Generating RTLIL representation for module `\stage7'.
Generating RTLIL representation for module `\stage8'.
Generating RTLIL representation for module `\stage9'.
Generating RTLIL representation for module `\stage10'.
Generating RTLIL representation for module `\stage11'.
Generating RTLIL representation for module `\stage12'.
Generating RTLIL representation for module `\stage13'.
Generating RTLIL representation for module `\stage14'.
Generating RTLIL representation for module `\stage15'.
Generating RTLIL representation for module `\stage16'.
Generating RTLIL representation for module `\stage17'.
Generating RTLIL representation for module `\stage18'.
Generating RTLIL representation for module `\stage19'.
Generating RTLIL representation for module `\stage20'.
Generating RTLIL representation for module `\stage21'.
Generating RTLIL representation for module `\stage22'.
Generating RTLIL representation for module `\stage23'.
Generating RTLIL representation for module `\stage24'.
Generating RTLIL representation for module `\stage25'.
Generating RTLIL representation for module `\stage26'.
Generating RTLIL representation for module `\stage27'.
Generating RTLIL representation for module `\stage28'.
Generating RTLIL representation for module `\stage29'.
Generating RTLIL representation for module `\stage30'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: multipliers/dadda/FinalSum.v
Parsing Verilog input from `multipliers/dadda/FinalSum.v' to AST representation.
verilog frontend filename multipliers/dadda/FinalSum.v
Generating RTLIL representation for module `\FinalSum'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: multipliers/dadda/DaddaMultiplier.v
Parsing Verilog input from `multipliers/dadda/DaddaMultiplier.v' to AST representation.
verilog frontend filename multipliers/dadda/DaddaMultiplier.v
Generating RTLIL representation for module `\DaddaMultiplier'.
Successfully finished Verilog frontend.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \DaddaMultiplier
Used module:     \FinalSum
Used module:     \stage30
Used module:         \full_adder
Used module:     \stage29
Used module:     \stage28
Used module:     \stage27
Used module:     \stage26
Used module:     \stage25
Used module:     \stage24
Used module:     \stage23
Used module:     \stage22
Used module:     \stage21
Used module:     \stage20
Used module:     \stage19
Used module:     \stage18
Used module:     \stage17
Used module:     \stage16
Used module:     \stage15
Used module:     \stage14
Used module:     \stage13
Used module:     \stage12
Used module:     \stage11
Used module:     \stage10
Used module:     \stage9
Used module:     \stage8
Used module:     \stage7
Used module:     \stage6
Used module:     \stage5
Used module:     \stage4
Used module:     \stage3
Used module:     \stage2
Used module:     \stage1
Used module:     \stage0
Used module:     \GenPPRow31
Used module:     \GenPPRow30
Used module:     \GenPPRow29
Used module:     \GenPPRow28
Used module:     \GenPPRow27
Used module:     \GenPPRow26
Used module:     \GenPPRow25
Used module:     \GenPPRow24
Used module:     \GenPPRow23
Used module:     \GenPPRow22
Used module:     \GenPPRow21
Used module:     \GenPPRow20
Used module:     \GenPPRow19
Used module:     \GenPPRow18
Used module:     \GenPPRow17
Used module:     \GenPPRow16
Used module:     \GenPPRow15
Used module:     \GenPPRow14
Used module:     \GenPPRow13
Used module:     \GenPPRow12
Used module:     \GenPPRow11
Used module:     \GenPPRow10
Used module:     \GenPPRow9
Used module:     \GenPPRow8
Used module:     \GenPPRow7
Used module:     \GenPPRow6
Used module:     \GenPPRow5
Used module:     \GenPPRow4
Used module:     \GenPPRow3
Used module:     \GenPPRow2
Used module:     \GenPPRow1
Used module:     \GenPPRow0

6.2. Analyzing design hierarchy..
Top module:  \DaddaMultiplier
Used module:     \FinalSum
Used module:     \stage30
Used module:         \full_adder
Used module:     \stage29
Used module:     \stage28
Used module:     \stage27
Used module:     \stage26
Used module:     \stage25
Used module:     \stage24
Used module:     \stage23
Used module:     \stage22
Used module:     \stage21
Used module:     \stage20
Used module:     \stage19
Used module:     \stage18
Used module:     \stage17
Used module:     \stage16
Used module:     \stage15
Used module:     \stage14
Used module:     \stage13
Used module:     \stage12
Used module:     \stage11
Used module:     \stage10
Used module:     \stage9
Used module:     \stage8
Used module:     \stage7
Used module:     \stage6
Used module:     \stage5
Used module:     \stage4
Used module:     \stage3
Used module:     \stage2
Used module:     \stage1
Used module:     \stage0
Used module:     \GenPPRow31
Used module:     \GenPPRow30
Used module:     \GenPPRow29
Used module:     \GenPPRow28
Used module:     \GenPPRow27
Used module:     \GenPPRow26
Used module:     \GenPPRow25
Used module:     \GenPPRow24
Used module:     \GenPPRow23
Used module:     \GenPPRow22
Used module:     \GenPPRow21
Used module:     \GenPPRow20
Used module:     \GenPPRow19
Used module:     \GenPPRow18
Used module:     \GenPPRow17
Used module:     \GenPPRow16
Used module:     \GenPPRow15
Used module:     \GenPPRow14
Used module:     \GenPPRow13
Used module:     \GenPPRow12
Used module:     \GenPPRow11
Used module:     \GenPPRow10
Used module:     \GenPPRow9
Used module:     \GenPPRow8
Used module:     \GenPPRow7
Used module:     \GenPPRow6
Used module:     \GenPPRow5
Used module:     \GenPPRow4
Used module:     \GenPPRow3
Used module:     \GenPPRow2
Used module:     \GenPPRow1
Used module:     \GenPPRow0
Removed 0 unused modules.
Mapping positional arguments of cell DaddaMultiplier.sum (FinalSum).
Mapping positional arguments of cell DaddaMultiplier.stage30 (stage30).
Mapping positional arguments of cell DaddaMultiplier.stage29 (stage29).
Mapping positional arguments of cell DaddaMultiplier.stage28 (stage28).
Mapping positional arguments of cell DaddaMultiplier.stage27 (stage27).
Mapping positional arguments of cell DaddaMultiplier.stage26 (stage26).
Mapping positional arguments of cell DaddaMultiplier.stage25 (stage25).
Mapping positional arguments of cell DaddaMultiplier.stage24 (stage24).
Mapping positional arguments of cell DaddaMultiplier.stage23 (stage23).
Mapping positional arguments of cell DaddaMultiplier.stage22 (stage22).
Mapping positional arguments of cell DaddaMultiplier.stage21 (stage21).
Mapping positional arguments of cell DaddaMultiplier.stage20 (stage20).
Mapping positional arguments of cell DaddaMultiplier.stage19 (stage19).
Mapping positional arguments of cell DaddaMultiplier.stage18 (stage18).
Mapping positional arguments of cell DaddaMultiplier.stage17 (stage17).
Mapping positional arguments of cell DaddaMultiplier.stage16 (stage16).
Mapping positional arguments of cell DaddaMultiplier.stage15 (stage15).
Mapping positional arguments of cell DaddaMultiplier.stage14 (stage14).
Mapping positional arguments of cell DaddaMultiplier.stage13 (stage13).
Mapping positional arguments of cell DaddaMultiplier.stage12 (stage12).
Mapping positional arguments of cell DaddaMultiplier.stage11 (stage11).
Mapping positional arguments of cell DaddaMultiplier.stage10 (stage10).
Mapping positional arguments of cell DaddaMultiplier.stage9 (stage9).
Mapping positional arguments of cell DaddaMultiplier.stage8 (stage8).
Mapping positional arguments of cell DaddaMultiplier.stage7 (stage7).
Mapping positional arguments of cell DaddaMultiplier.stage6 (stage6).
Mapping positional arguments of cell DaddaMultiplier.stage5 (stage5).
Mapping positional arguments of cell DaddaMultiplier.stage4 (stage4).
Mapping positional arguments of cell DaddaMultiplier.stage3 (stage3).
Mapping positional arguments of cell DaddaMultiplier.stage2 (stage2).
Mapping positional arguments of cell DaddaMultiplier.stage1 (stage1).
Mapping positional arguments of cell DaddaMultiplier.stage0 (stage0).
Mapping positional arguments of cell DaddaMultiplier.row31 (GenPPRow31).
Mapping positional arguments of cell DaddaMultiplier.row30 (GenPPRow30).
Mapping positional arguments of cell DaddaMultiplier.row29 (GenPPRow29).
Mapping positional arguments of cell DaddaMultiplier.row28 (GenPPRow28).
Mapping positional arguments of cell DaddaMultiplier.row27 (GenPPRow27).
Mapping positional arguments of cell DaddaMultiplier.row26 (GenPPRow26).
Mapping positional arguments of cell DaddaMultiplier.row25 (GenPPRow25).
Mapping positional arguments of cell DaddaMultiplier.row24 (GenPPRow24).
Mapping positional arguments of cell DaddaMultiplier.row23 (GenPPRow23).
Mapping positional arguments of cell DaddaMultiplier.row22 (GenPPRow22).
Mapping positional arguments of cell DaddaMultiplier.row21 (GenPPRow21).
Mapping positional arguments of cell DaddaMultiplier.row20 (GenPPRow20).
Mapping positional arguments of cell DaddaMultiplier.row19 (GenPPRow19).
Mapping positional arguments of cell DaddaMultiplier.row18 (GenPPRow18).
Mapping positional arguments of cell DaddaMultiplier.row17 (GenPPRow17).
Mapping positional arguments of cell DaddaMultiplier.row16 (GenPPRow16).
Mapping positional arguments of cell DaddaMultiplier.row15 (GenPPRow15).
Mapping positional arguments of cell DaddaMultiplier.row14 (GenPPRow14).
Mapping positional arguments of cell DaddaMultiplier.row13 (GenPPRow13).
Mapping positional arguments of cell DaddaMultiplier.row12 (GenPPRow12).
Mapping positional arguments of cell DaddaMultiplier.row11 (GenPPRow11).
Mapping positional arguments of cell DaddaMultiplier.row10 (GenPPRow10).
Mapping positional arguments of cell DaddaMultiplier.row9 (GenPPRow9).
Mapping positional arguments of cell DaddaMultiplier.row8 (GenPPRow8).
Mapping positional arguments of cell DaddaMultiplier.row7 (GenPPRow7).
Mapping positional arguments of cell DaddaMultiplier.row6 (GenPPRow6).
Mapping positional arguments of cell DaddaMultiplier.row5 (GenPPRow5).
Mapping positional arguments of cell DaddaMultiplier.row4 (GenPPRow4).
Mapping positional arguments of cell DaddaMultiplier.row3 (GenPPRow3).
Mapping positional arguments of cell DaddaMultiplier.row2 (GenPPRow2).
Mapping positional arguments of cell DaddaMultiplier.row1 (GenPPRow1).
Mapping positional arguments of cell DaddaMultiplier.row0 (GenPPRow0).
Mapping positional arguments of cell stage30.fa2 (full_adder).
Mapping positional arguments of cell stage30.fa1 (full_adder).
Mapping positional arguments of cell stage30.fa0 (full_adder).
Mapping positional arguments of cell stage29.fa4 (full_adder).
Mapping positional arguments of cell stage29.fa3 (full_adder).
Mapping positional arguments of cell stage29.fa2 (full_adder).
Mapping positional arguments of cell stage29.fa1 (full_adder).
Mapping positional arguments of cell stage29.fa0 (full_adder).
Mapping positional arguments of cell stage28.fa6 (full_adder).
Mapping positional arguments of cell stage28.fa5 (full_adder).
Mapping positional arguments of cell stage28.fa4 (full_adder).
Mapping positional arguments of cell stage28.fa3 (full_adder).
Mapping positional arguments of cell stage28.fa2 (full_adder).
Mapping positional arguments of cell stage28.fa1 (full_adder).
Mapping positional arguments of cell stage28.fa0 (full_adder).
Mapping positional arguments of cell stage27.fa8 (full_adder).
Mapping positional arguments of cell stage27.fa7 (full_adder).
Mapping positional arguments of cell stage27.fa6 (full_adder).
Mapping positional arguments of cell stage27.fa5 (full_adder).
Mapping positional arguments of cell stage27.fa4 (full_adder).
Mapping positional arguments of cell stage27.fa3 (full_adder).
Mapping positional arguments of cell stage27.fa2 (full_adder).
Mapping positional arguments of cell stage27.fa1 (full_adder).
Mapping positional arguments of cell stage27.fa0 (full_adder).
Mapping positional arguments of cell stage26.fa10 (full_adder).
Mapping positional arguments of cell stage26.fa9 (full_adder).
Mapping positional arguments of cell stage26.fa8 (full_adder).
Mapping positional arguments of cell stage26.fa7 (full_adder).
Mapping positional arguments of cell stage26.fa6 (full_adder).
Mapping positional arguments of cell stage26.fa5 (full_adder).
Mapping positional arguments of cell stage26.fa4 (full_adder).
Mapping positional arguments of cell stage26.fa3 (full_adder).
Mapping positional arguments of cell stage26.fa2 (full_adder).
Mapping positional arguments of cell stage26.fa1 (full_adder).
Mapping positional arguments of cell stage26.fa0 (full_adder).
Mapping positional arguments of cell stage25.fa12 (full_adder).
Mapping positional arguments of cell stage25.fa11 (full_adder).
Mapping positional arguments of cell stage25.fa10 (full_adder).
Mapping positional arguments of cell stage25.fa9 (full_adder).
Mapping positional arguments of cell stage25.fa8 (full_adder).
Mapping positional arguments of cell stage25.fa7 (full_adder).
Mapping positional arguments of cell stage25.fa6 (full_adder).
Mapping positional arguments of cell stage25.fa5 (full_adder).
Mapping positional arguments of cell stage25.fa4 (full_adder).
Mapping positional arguments of cell stage25.fa3 (full_adder).
Mapping positional arguments of cell stage25.fa2 (full_adder).
Mapping positional arguments of cell stage25.fa1 (full_adder).
Mapping positional arguments of cell stage25.fa0 (full_adder).
Mapping positional arguments of cell stage24.fa14 (full_adder).
Mapping positional arguments of cell stage24.fa13 (full_adder).
Mapping positional arguments of cell stage24.fa12 (full_adder).
Mapping positional arguments of cell stage24.fa11 (full_adder).
Mapping positional arguments of cell stage24.fa10 (full_adder).
Mapping positional arguments of cell stage24.fa9 (full_adder).
Mapping positional arguments of cell stage24.fa8 (full_adder).
Mapping positional arguments of cell stage24.fa7 (full_adder).
Mapping positional arguments of cell stage24.fa6 (full_adder).
Mapping positional arguments of cell stage24.fa5 (full_adder).
Mapping positional arguments of cell stage24.fa4 (full_adder).
Mapping positional arguments of cell stage24.fa3 (full_adder).
Mapping positional arguments of cell stage24.fa2 (full_adder).
Mapping positional arguments of cell stage24.fa1 (full_adder).
Mapping positional arguments of cell stage24.fa0 (full_adder).
Mapping positional arguments of cell stage23.fa16 (full_adder).
Mapping positional arguments of cell stage23.fa15 (full_adder).
Mapping positional arguments of cell stage23.fa14 (full_adder).
Mapping positional arguments of cell stage23.fa13 (full_adder).
Mapping positional arguments of cell stage23.fa12 (full_adder).
Mapping positional arguments of cell stage23.fa11 (full_adder).
Mapping positional arguments of cell stage23.fa10 (full_adder).
Mapping positional arguments of cell stage23.fa9 (full_adder).
Mapping positional arguments of cell stage23.fa8 (full_adder).
Mapping positional arguments of cell stage23.fa7 (full_adder).
Mapping positional arguments of cell stage23.fa6 (full_adder).
Mapping positional arguments of cell stage23.fa5 (full_adder).
Mapping positional arguments of cell stage23.fa4 (full_adder).
Mapping positional arguments of cell stage23.fa3 (full_adder).
Mapping positional arguments of cell stage23.fa2 (full_adder).
Mapping positional arguments of cell stage23.fa1 (full_adder).
Mapping positional arguments of cell stage23.fa0 (full_adder).
Mapping positional arguments of cell stage22.fa18 (full_adder).
Mapping positional arguments of cell stage22.fa17 (full_adder).
Mapping positional arguments of cell stage22.fa16 (full_adder).
Mapping positional arguments of cell stage22.fa15 (full_adder).
Mapping positional arguments of cell stage22.fa14 (full_adder).
Mapping positional arguments of cell stage22.fa13 (full_adder).
Mapping positional arguments of cell stage22.fa12 (full_adder).
Mapping positional arguments of cell stage22.fa11 (full_adder).
Mapping positional arguments of cell stage22.fa10 (full_adder).
Mapping positional arguments of cell stage22.fa9 (full_adder).
Mapping positional arguments of cell stage22.fa8 (full_adder).
Mapping positional arguments of cell stage22.fa7 (full_adder).
Mapping positional arguments of cell stage22.fa6 (full_adder).
Mapping positional arguments of cell stage22.fa5 (full_adder).
Mapping positional arguments of cell stage22.fa4 (full_adder).
Mapping positional arguments of cell stage22.fa3 (full_adder).
Mapping positional arguments of cell stage22.fa2 (full_adder).
Mapping positional arguments of cell stage22.fa1 (full_adder).
Mapping positional arguments of cell stage22.fa0 (full_adder).
Mapping positional arguments of cell stage21.fa20 (full_adder).
Mapping positional arguments of cell stage21.fa19 (full_adder).
Mapping positional arguments of cell stage21.fa18 (full_adder).
Mapping positional arguments of cell stage21.fa17 (full_adder).
Mapping positional arguments of cell stage21.fa16 (full_adder).
Mapping positional arguments of cell stage21.fa15 (full_adder).
Mapping positional arguments of cell stage21.fa14 (full_adder).
Mapping positional arguments of cell stage21.fa13 (full_adder).
Mapping positional arguments of cell stage21.fa12 (full_adder).
Mapping positional arguments of cell stage21.fa11 (full_adder).
Mapping positional arguments of cell stage21.fa10 (full_adder).
Mapping positional arguments of cell stage21.fa9 (full_adder).
Mapping positional arguments of cell stage21.fa8 (full_adder).
Mapping positional arguments of cell stage21.fa7 (full_adder).
Mapping positional arguments of cell stage21.fa6 (full_adder).
Mapping positional arguments of cell stage21.fa5 (full_adder).
Mapping positional arguments of cell stage21.fa4 (full_adder).
Mapping positional arguments of cell stage21.fa3 (full_adder).
Mapping positional arguments of cell stage21.fa2 (full_adder).
Mapping positional arguments of cell stage21.fa1 (full_adder).
Mapping positional arguments of cell stage21.fa0 (full_adder).
Mapping positional arguments of cell stage20.fa22 (full_adder).
Mapping positional arguments of cell stage20.fa21 (full_adder).
Mapping positional arguments of cell stage20.fa20 (full_adder).
Mapping positional arguments of cell stage20.fa19 (full_adder).
Mapping positional arguments of cell stage20.fa18 (full_adder).
Mapping positional arguments of cell stage20.fa17 (full_adder).
Mapping positional arguments of cell stage20.fa16 (full_adder).
Mapping positional arguments of cell stage20.fa15 (full_adder).
Mapping positional arguments of cell stage20.fa14 (full_adder).
Mapping positional arguments of cell stage20.fa13 (full_adder).
Mapping positional arguments of cell stage20.fa12 (full_adder).
Mapping positional arguments of cell stage20.fa11 (full_adder).
Mapping positional arguments of cell stage20.fa10 (full_adder).
Mapping positional arguments of cell stage20.fa9 (full_adder).
Mapping positional arguments of cell stage20.fa8 (full_adder).
Mapping positional arguments of cell stage20.fa7 (full_adder).
Mapping positional arguments of cell stage20.fa6 (full_adder).
Mapping positional arguments of cell stage20.fa5 (full_adder).
Mapping positional arguments of cell stage20.fa4 (full_adder).
Mapping positional arguments of cell stage20.fa3 (full_adder).
Mapping positional arguments of cell stage20.fa2 (full_adder).
Mapping positional arguments of cell stage20.fa1 (full_adder).
Mapping positional arguments of cell stage20.fa0 (full_adder).
Mapping positional arguments of cell stage19.fa24 (full_adder).
Mapping positional arguments of cell stage19.fa23 (full_adder).
Mapping positional arguments of cell stage19.fa22 (full_adder).
Mapping positional arguments of cell stage19.fa21 (full_adder).
Mapping positional arguments of cell stage19.fa20 (full_adder).
Mapping positional arguments of cell stage19.fa19 (full_adder).
Mapping positional arguments of cell stage19.fa18 (full_adder).
Mapping positional arguments of cell stage19.fa17 (full_adder).
Mapping positional arguments of cell stage19.fa16 (full_adder).
Mapping positional arguments of cell stage19.fa15 (full_adder).
Mapping positional arguments of cell stage19.fa14 (full_adder).
Mapping positional arguments of cell stage19.fa13 (full_adder).
Mapping positional arguments of cell stage19.fa12 (full_adder).
Mapping positional arguments of cell stage19.fa11 (full_adder).
Mapping positional arguments of cell stage19.fa10 (full_adder).
Mapping positional arguments of cell stage19.fa9 (full_adder).
Mapping positional arguments of cell stage19.fa8 (full_adder).
Mapping positional arguments of cell stage19.fa7 (full_adder).
Mapping positional arguments of cell stage19.fa6 (full_adder).
Mapping positional arguments of cell stage19.fa5 (full_adder).
Mapping positional arguments of cell stage19.fa4 (full_adder).
Mapping positional arguments of cell stage19.fa3 (full_adder).
Mapping positional arguments of cell stage19.fa2 (full_adder).
Mapping positional arguments of cell stage19.fa1 (full_adder).
Mapping positional arguments of cell stage19.fa0 (full_adder).
Mapping positional arguments of cell stage18.fa26 (full_adder).
Mapping positional arguments of cell stage18.fa25 (full_adder).
Mapping positional arguments of cell stage18.fa24 (full_adder).
Mapping positional arguments of cell stage18.fa23 (full_adder).
Mapping positional arguments of cell stage18.fa22 (full_adder).
Mapping positional arguments of cell stage18.fa21 (full_adder).
Mapping positional arguments of cell stage18.fa20 (full_adder).
Mapping positional arguments of cell stage18.fa19 (full_adder).
Mapping positional arguments of cell stage18.fa18 (full_adder).
Mapping positional arguments of cell stage18.fa17 (full_adder).
Mapping positional arguments of cell stage18.fa16 (full_adder).
Mapping positional arguments of cell stage18.fa15 (full_adder).
Mapping positional arguments of cell stage18.fa14 (full_adder).
Mapping positional arguments of cell stage18.fa13 (full_adder).
Mapping positional arguments of cell stage18.fa12 (full_adder).
Mapping positional arguments of cell stage18.fa11 (full_adder).
Mapping positional arguments of cell stage18.fa10 (full_adder).
Mapping positional arguments of cell stage18.fa9 (full_adder).
Mapping positional arguments of cell stage18.fa8 (full_adder).
Mapping positional arguments of cell stage18.fa7 (full_adder).
Mapping positional arguments of cell stage18.fa6 (full_adder).
Mapping positional arguments of cell stage18.fa5 (full_adder).
Mapping positional arguments of cell stage18.fa4 (full_adder).
Mapping positional arguments of cell stage18.fa3 (full_adder).
Mapping positional arguments of cell stage18.fa2 (full_adder).
Mapping positional arguments of cell stage18.fa1 (full_adder).
Mapping positional arguments of cell stage18.fa0 (full_adder).
Mapping positional arguments of cell stage17.fa28 (full_adder).
Mapping positional arguments of cell stage17.fa27 (full_adder).
Mapping positional arguments of cell stage17.fa26 (full_adder).
Mapping positional arguments of cell stage17.fa25 (full_adder).
Mapping positional arguments of cell stage17.fa24 (full_adder).
Mapping positional arguments of cell stage17.fa23 (full_adder).
Mapping positional arguments of cell stage17.fa22 (full_adder).
Mapping positional arguments of cell stage17.fa21 (full_adder).
Mapping positional arguments of cell stage17.fa20 (full_adder).
Mapping positional arguments of cell stage17.fa19 (full_adder).
Mapping positional arguments of cell stage17.fa18 (full_adder).
Mapping positional arguments of cell stage17.fa17 (full_adder).
Mapping positional arguments of cell stage17.fa16 (full_adder).
Mapping positional arguments of cell stage17.fa15 (full_adder).
Mapping positional arguments of cell stage17.fa14 (full_adder).
Mapping positional arguments of cell stage17.fa13 (full_adder).
Mapping positional arguments of cell stage17.fa12 (full_adder).
Mapping positional arguments of cell stage17.fa11 (full_adder).
Mapping positional arguments of cell stage17.fa10 (full_adder).
Mapping positional arguments of cell stage17.fa9 (full_adder).
Mapping positional arguments of cell stage17.fa8 (full_adder).
Mapping positional arguments of cell stage17.fa7 (full_adder).
Mapping positional arguments of cell stage17.fa6 (full_adder).
Mapping positional arguments of cell stage17.fa5 (full_adder).
Mapping positional arguments of cell stage17.fa4 (full_adder).
Mapping positional arguments of cell stage17.fa3 (full_adder).
Mapping positional arguments of cell stage17.fa2 (full_adder).
Mapping positional arguments of cell stage17.fa1 (full_adder).
Mapping positional arguments of cell stage17.fa0 (full_adder).
Mapping positional arguments of cell stage16.fa30 (full_adder).
Mapping positional arguments of cell stage16.fa29 (full_adder).
Mapping positional arguments of cell stage16.fa28 (full_adder).
Mapping positional arguments of cell stage16.fa27 (full_adder).
Mapping positional arguments of cell stage16.fa26 (full_adder).
Mapping positional arguments of cell stage16.fa25 (full_adder).
Mapping positional arguments of cell stage16.fa24 (full_adder).
Mapping positional arguments of cell stage16.fa23 (full_adder).
Mapping positional arguments of cell stage16.fa22 (full_adder).
Mapping positional arguments of cell stage16.fa21 (full_adder).
Mapping positional arguments of cell stage16.fa20 (full_adder).
Mapping positional arguments of cell stage16.fa19 (full_adder).
Mapping positional arguments of cell stage16.fa18 (full_adder).
Mapping positional arguments of cell stage16.fa17 (full_adder).
Mapping positional arguments of cell stage16.fa16 (full_adder).
Mapping positional arguments of cell stage16.fa15 (full_adder).
Mapping positional arguments of cell stage16.fa14 (full_adder).
Mapping positional arguments of cell stage16.fa13 (full_adder).
Mapping positional arguments of cell stage16.fa12 (full_adder).
Mapping positional arguments of cell stage16.fa11 (full_adder).
Mapping positional arguments of cell stage16.fa10 (full_adder).
Mapping positional arguments of cell stage16.fa9 (full_adder).
Mapping positional arguments of cell stage16.fa8 (full_adder).
Mapping positional arguments of cell stage16.fa7 (full_adder).
Mapping positional arguments of cell stage16.fa6 (full_adder).
Mapping positional arguments of cell stage16.fa5 (full_adder).
Mapping positional arguments of cell stage16.fa4 (full_adder).
Mapping positional arguments of cell stage16.fa3 (full_adder).
Mapping positional arguments of cell stage16.fa2 (full_adder).
Mapping positional arguments of cell stage16.fa1 (full_adder).
Mapping positional arguments of cell stage16.fa0 (full_adder).
Mapping positional arguments of cell stage15.fa32 (full_adder).
Mapping positional arguments of cell stage15.fa31 (full_adder).
Mapping positional arguments of cell stage15.fa30 (full_adder).
Mapping positional arguments of cell stage15.fa29 (full_adder).
Mapping positional arguments of cell stage15.fa28 (full_adder).
Mapping positional arguments of cell stage15.fa27 (full_adder).
Mapping positional arguments of cell stage15.fa26 (full_adder).
Mapping positional arguments of cell stage15.fa25 (full_adder).
Mapping positional arguments of cell stage15.fa24 (full_adder).
Mapping positional arguments of cell stage15.fa23 (full_adder).
Mapping positional arguments of cell stage15.fa22 (full_adder).
Mapping positional arguments of cell stage15.fa21 (full_adder).
Mapping positional arguments of cell stage15.fa20 (full_adder).
Mapping positional arguments of cell stage15.fa19 (full_adder).
Mapping positional arguments of cell stage15.fa18 (full_adder).
Mapping positional arguments of cell stage15.fa17 (full_adder).
Mapping positional arguments of cell stage15.fa16 (full_adder).
Mapping positional arguments of cell stage15.fa15 (full_adder).
Mapping positional arguments of cell stage15.fa14 (full_adder).
Mapping positional arguments of cell stage15.fa13 (full_adder).
Mapping positional arguments of cell stage15.fa12 (full_adder).
Mapping positional arguments of cell stage15.fa11 (full_adder).
Mapping positional arguments of cell stage15.fa10 (full_adder).
Mapping positional arguments of cell stage15.fa9 (full_adder).
Mapping positional arguments of cell stage15.fa8 (full_adder).
Mapping positional arguments of cell stage15.fa7 (full_adder).
Mapping positional arguments of cell stage15.fa6 (full_adder).
Mapping positional arguments of cell stage15.fa5 (full_adder).
Mapping positional arguments of cell stage15.fa4 (full_adder).
Mapping positional arguments of cell stage15.fa3 (full_adder).
Mapping positional arguments of cell stage15.fa2 (full_adder).
Mapping positional arguments of cell stage15.fa1 (full_adder).
Mapping positional arguments of cell stage15.fa0 (full_adder).
Mapping positional arguments of cell stage14.fa34 (full_adder).
Mapping positional arguments of cell stage14.fa33 (full_adder).
Mapping positional arguments of cell stage14.fa32 (full_adder).
Mapping positional arguments of cell stage14.fa31 (full_adder).
Mapping positional arguments of cell stage14.fa30 (full_adder).
Mapping positional arguments of cell stage14.fa29 (full_adder).
Mapping positional arguments of cell stage14.fa28 (full_adder).
Mapping positional arguments of cell stage14.fa27 (full_adder).
Mapping positional arguments of cell stage14.fa26 (full_adder).
Mapping positional arguments of cell stage14.fa25 (full_adder).
Mapping positional arguments of cell stage14.fa24 (full_adder).
Mapping positional arguments of cell stage14.fa23 (full_adder).
Mapping positional arguments of cell stage14.fa22 (full_adder).
Mapping positional arguments of cell stage14.fa21 (full_adder).
Mapping positional arguments of cell stage14.fa20 (full_adder).
Mapping positional arguments of cell stage14.fa19 (full_adder).
Mapping positional arguments of cell stage14.fa18 (full_adder).
Mapping positional arguments of cell stage14.fa17 (full_adder).
Mapping positional arguments of cell stage14.fa16 (full_adder).
Mapping positional arguments of cell stage14.fa15 (full_adder).
Mapping positional arguments of cell stage14.fa14 (full_adder).
Mapping positional arguments of cell stage14.fa13 (full_adder).
Mapping positional arguments of cell stage14.fa12 (full_adder).
Mapping positional arguments of cell stage14.fa11 (full_adder).
Mapping positional arguments of cell stage14.fa10 (full_adder).
Mapping positional arguments of cell stage14.fa9 (full_adder).
Mapping positional arguments of cell stage14.fa8 (full_adder).
Mapping positional arguments of cell stage14.fa7 (full_adder).
Mapping positional arguments of cell stage14.fa6 (full_adder).
Mapping positional arguments of cell stage14.fa5 (full_adder).
Mapping positional arguments of cell stage14.fa4 (full_adder).
Mapping positional arguments of cell stage14.fa3 (full_adder).
Mapping positional arguments of cell stage14.fa2 (full_adder).
Mapping positional arguments of cell stage14.fa1 (full_adder).
Mapping positional arguments of cell stage14.fa0 (full_adder).
Mapping positional arguments of cell stage13.fa36 (full_adder).
Mapping positional arguments of cell stage13.fa35 (full_adder).
Mapping positional arguments of cell stage13.fa34 (full_adder).
Mapping positional arguments of cell stage13.fa33 (full_adder).
Mapping positional arguments of cell stage13.fa32 (full_adder).
Mapping positional arguments of cell stage13.fa31 (full_adder).
Mapping positional arguments of cell stage13.fa30 (full_adder).
Mapping positional arguments of cell stage13.fa29 (full_adder).
Mapping positional arguments of cell stage13.fa28 (full_adder).
Mapping positional arguments of cell stage13.fa27 (full_adder).
Mapping positional arguments of cell stage13.fa26 (full_adder).
Mapping positional arguments of cell stage13.fa25 (full_adder).
Mapping positional arguments of cell stage13.fa24 (full_adder).
Mapping positional arguments of cell stage13.fa23 (full_adder).
Mapping positional arguments of cell stage13.fa22 (full_adder).
Mapping positional arguments of cell stage13.fa21 (full_adder).
Mapping positional arguments of cell stage13.fa20 (full_adder).
Mapping positional arguments of cell stage13.fa19 (full_adder).
Mapping positional arguments of cell stage13.fa18 (full_adder).
Mapping positional arguments of cell stage13.fa17 (full_adder).
Mapping positional arguments of cell stage13.fa16 (full_adder).
Mapping positional arguments of cell stage13.fa15 (full_adder).
Mapping positional arguments of cell stage13.fa14 (full_adder).
Mapping positional arguments of cell stage13.fa13 (full_adder).
Mapping positional arguments of cell stage13.fa12 (full_adder).
Mapping positional arguments of cell stage13.fa11 (full_adder).
Mapping positional arguments of cell stage13.fa10 (full_adder).
Mapping positional arguments of cell stage13.fa9 (full_adder).
Mapping positional arguments of cell stage13.fa8 (full_adder).
Mapping positional arguments of cell stage13.fa7 (full_adder).
Mapping positional arguments of cell stage13.fa6 (full_adder).
Mapping positional arguments of cell stage13.fa5 (full_adder).
Mapping positional arguments of cell stage13.fa4 (full_adder).
Mapping positional arguments of cell stage13.fa3 (full_adder).
Mapping positional arguments of cell stage13.fa2 (full_adder).
Mapping positional arguments of cell stage13.fa1 (full_adder).
Mapping positional arguments of cell stage13.fa0 (full_adder).
Mapping positional arguments of cell stage12.fa38 (full_adder).
Mapping positional arguments of cell stage12.fa37 (full_adder).
Mapping positional arguments of cell stage12.fa36 (full_adder).
Mapping positional arguments of cell stage12.fa35 (full_adder).
Mapping positional arguments of cell stage12.fa34 (full_adder).
Mapping positional arguments of cell stage12.fa33 (full_adder).
Mapping positional arguments of cell stage12.fa32 (full_adder).
Mapping positional arguments of cell stage12.fa31 (full_adder).
Mapping positional arguments of cell stage12.fa30 (full_adder).
Mapping positional arguments of cell stage12.fa29 (full_adder).
Mapping positional arguments of cell stage12.fa28 (full_adder).
Mapping positional arguments of cell stage12.fa27 (full_adder).
Mapping positional arguments of cell stage12.fa26 (full_adder).
Mapping positional arguments of cell stage12.fa25 (full_adder).
Mapping positional arguments of cell stage12.fa24 (full_adder).
Mapping positional arguments of cell stage12.fa23 (full_adder).
Mapping positional arguments of cell stage12.fa22 (full_adder).
Mapping positional arguments of cell stage12.fa21 (full_adder).
Mapping positional arguments of cell stage12.fa20 (full_adder).
Mapping positional arguments of cell stage12.fa19 (full_adder).
Mapping positional arguments of cell stage12.fa18 (full_adder).
Mapping positional arguments of cell stage12.fa17 (full_adder).
Mapping positional arguments of cell stage12.fa16 (full_adder).
Mapping positional arguments of cell stage12.fa15 (full_adder).
Mapping positional arguments of cell stage12.fa14 (full_adder).
Mapping positional arguments of cell stage12.fa13 (full_adder).
Mapping positional arguments of cell stage12.fa12 (full_adder).
Mapping positional arguments of cell stage12.fa11 (full_adder).
Mapping positional arguments of cell stage12.fa10 (full_adder).
Mapping positional arguments of cell stage12.fa9 (full_adder).
Mapping positional arguments of cell stage12.fa8 (full_adder).
Mapping positional arguments of cell stage12.fa7 (full_adder).
Mapping positional arguments of cell stage12.fa6 (full_adder).
Mapping positional arguments of cell stage12.fa5 (full_adder).
Mapping positional arguments of cell stage12.fa4 (full_adder).
Mapping positional arguments of cell stage12.fa3 (full_adder).
Mapping positional arguments of cell stage12.fa2 (full_adder).
Mapping positional arguments of cell stage12.fa1 (full_adder).
Mapping positional arguments of cell stage12.fa0 (full_adder).
Mapping positional arguments of cell stage11.fa40 (full_adder).
Mapping positional arguments of cell stage11.fa39 (full_adder).
Mapping positional arguments of cell stage11.fa38 (full_adder).
Mapping positional arguments of cell stage11.fa37 (full_adder).
Mapping positional arguments of cell stage11.fa36 (full_adder).
Mapping positional arguments of cell stage11.fa35 (full_adder).
Mapping positional arguments of cell stage11.fa34 (full_adder).
Mapping positional arguments of cell stage11.fa33 (full_adder).
Mapping positional arguments of cell stage11.fa32 (full_adder).
Mapping positional arguments of cell stage11.fa31 (full_adder).
Mapping positional arguments of cell stage11.fa30 (full_adder).
Mapping positional arguments of cell stage11.fa29 (full_adder).
Mapping positional arguments of cell stage11.fa28 (full_adder).
Mapping positional arguments of cell stage11.fa27 (full_adder).
Mapping positional arguments of cell stage11.fa26 (full_adder).
Mapping positional arguments of cell stage11.fa25 (full_adder).
Mapping positional arguments of cell stage11.fa24 (full_adder).
Mapping positional arguments of cell stage11.fa23 (full_adder).
Mapping positional arguments of cell stage11.fa22 (full_adder).
Mapping positional arguments of cell stage11.fa21 (full_adder).
Mapping positional arguments of cell stage11.fa20 (full_adder).
Mapping positional arguments of cell stage11.fa19 (full_adder).
Mapping positional arguments of cell stage11.fa18 (full_adder).
Mapping positional arguments of cell stage11.fa17 (full_adder).
Mapping positional arguments of cell stage11.fa16 (full_adder).
Mapping positional arguments of cell stage11.fa15 (full_adder).
Mapping positional arguments of cell stage11.fa14 (full_adder).
Mapping positional arguments of cell stage11.fa13 (full_adder).
Mapping positional arguments of cell stage11.fa12 (full_adder).
Mapping positional arguments of cell stage11.fa11 (full_adder).
Mapping positional arguments of cell stage11.fa10 (full_adder).
Mapping positional arguments of cell stage11.fa9 (full_adder).
Mapping positional arguments of cell stage11.fa8 (full_adder).
Mapping positional arguments of cell stage11.fa7 (full_adder).
Mapping positional arguments of cell stage11.fa6 (full_adder).
Mapping positional arguments of cell stage11.fa5 (full_adder).
Mapping positional arguments of cell stage11.fa4 (full_adder).
Mapping positional arguments of cell stage11.fa3 (full_adder).
Mapping positional arguments of cell stage11.fa2 (full_adder).
Mapping positional arguments of cell stage11.fa1 (full_adder).
Mapping positional arguments of cell stage11.fa0 (full_adder).
Mapping positional arguments of cell stage10.fa42 (full_adder).
Mapping positional arguments of cell stage10.fa41 (full_adder).
Mapping positional arguments of cell stage10.fa40 (full_adder).
Mapping positional arguments of cell stage10.fa39 (full_adder).
Mapping positional arguments of cell stage10.fa38 (full_adder).
Mapping positional arguments of cell stage10.fa37 (full_adder).
Mapping positional arguments of cell stage10.fa36 (full_adder).
Mapping positional arguments of cell stage10.fa35 (full_adder).
Mapping positional arguments of cell stage10.fa34 (full_adder).
Mapping positional arguments of cell stage10.fa33 (full_adder).
Mapping positional arguments of cell stage10.fa32 (full_adder).
Mapping positional arguments of cell stage10.fa31 (full_adder).
Mapping positional arguments of cell stage10.fa30 (full_adder).
Mapping positional arguments of cell stage10.fa29 (full_adder).
Mapping positional arguments of cell stage10.fa28 (full_adder).
Mapping positional arguments of cell stage10.fa27 (full_adder).
Mapping positional arguments of cell stage10.fa26 (full_adder).
Mapping positional arguments of cell stage10.fa25 (full_adder).
Mapping positional arguments of cell stage10.fa24 (full_adder).
Mapping positional arguments of cell stage10.fa23 (full_adder).
Mapping positional arguments of cell stage10.fa22 (full_adder).
Mapping positional arguments of cell stage10.fa21 (full_adder).
Mapping positional arguments of cell stage10.fa20 (full_adder).
Mapping positional arguments of cell stage10.fa19 (full_adder).
Mapping positional arguments of cell stage10.fa18 (full_adder).
Mapping positional arguments of cell stage10.fa17 (full_adder).
Mapping positional arguments of cell stage10.fa16 (full_adder).
Mapping positional arguments of cell stage10.fa15 (full_adder).
Mapping positional arguments of cell stage10.fa14 (full_adder).
Mapping positional arguments of cell stage10.fa13 (full_adder).
Mapping positional arguments of cell stage10.fa12 (full_adder).
Mapping positional arguments of cell stage10.fa11 (full_adder).
Mapping positional arguments of cell stage10.fa10 (full_adder).
Mapping positional arguments of cell stage10.fa9 (full_adder).
Mapping positional arguments of cell stage10.fa8 (full_adder).
Mapping positional arguments of cell stage10.fa7 (full_adder).
Mapping positional arguments of cell stage10.fa6 (full_adder).
Mapping positional arguments of cell stage10.fa5 (full_adder).
Mapping positional arguments of cell stage10.fa4 (full_adder).
Mapping positional arguments of cell stage10.fa3 (full_adder).
Mapping positional arguments of cell stage10.fa2 (full_adder).
Mapping positional arguments of cell stage10.fa1 (full_adder).
Mapping positional arguments of cell stage10.fa0 (full_adder).
Mapping positional arguments of cell stage9.fa44 (full_adder).
Mapping positional arguments of cell stage9.fa43 (full_adder).
Mapping positional arguments of cell stage9.fa42 (full_adder).
Mapping positional arguments of cell stage9.fa41 (full_adder).
Mapping positional arguments of cell stage9.fa40 (full_adder).
Mapping positional arguments of cell stage9.fa39 (full_adder).
Mapping positional arguments of cell stage9.fa38 (full_adder).
Mapping positional arguments of cell stage9.fa37 (full_adder).
Mapping positional arguments of cell stage9.fa36 (full_adder).
Mapping positional arguments of cell stage9.fa35 (full_adder).
Mapping positional arguments of cell stage9.fa34 (full_adder).
Mapping positional arguments of cell stage9.fa33 (full_adder).
Mapping positional arguments of cell stage9.fa32 (full_adder).
Mapping positional arguments of cell stage9.fa31 (full_adder).
Mapping positional arguments of cell stage9.fa30 (full_adder).
Mapping positional arguments of cell stage9.fa29 (full_adder).
Mapping positional arguments of cell stage9.fa28 (full_adder).
Mapping positional arguments of cell stage9.fa27 (full_adder).
Mapping positional arguments of cell stage9.fa26 (full_adder).
Mapping positional arguments of cell stage9.fa25 (full_adder).
Mapping positional arguments of cell stage9.fa24 (full_adder).
Mapping positional arguments of cell stage9.fa23 (full_adder).
Mapping positional arguments of cell stage9.fa22 (full_adder).
Mapping positional arguments of cell stage9.fa21 (full_adder).
Mapping positional arguments of cell stage9.fa20 (full_adder).
Mapping positional arguments of cell stage9.fa19 (full_adder).
Mapping positional arguments of cell stage9.fa18 (full_adder).
Mapping positional arguments of cell stage9.fa17 (full_adder).
Mapping positional arguments of cell stage9.fa16 (full_adder).
Mapping positional arguments of cell stage9.fa15 (full_adder).
Mapping positional arguments of cell stage9.fa14 (full_adder).
Mapping positional arguments of cell stage9.fa13 (full_adder).
Mapping positional arguments of cell stage9.fa12 (full_adder).
Mapping positional arguments of cell stage9.fa11 (full_adder).
Mapping positional arguments of cell stage9.fa10 (full_adder).
Mapping positional arguments of cell stage9.fa9 (full_adder).
Mapping positional arguments of cell stage9.fa8 (full_adder).
Mapping positional arguments of cell stage9.fa7 (full_adder).
Mapping positional arguments of cell stage9.fa6 (full_adder).
Mapping positional arguments of cell stage9.fa5 (full_adder).
Mapping positional arguments of cell stage9.fa4 (full_adder).
Mapping positional arguments of cell stage9.fa3 (full_adder).
Mapping positional arguments of cell stage9.fa2 (full_adder).
Mapping positional arguments of cell stage9.fa1 (full_adder).
Mapping positional arguments of cell stage9.fa0 (full_adder).
Mapping positional arguments of cell stage8.fa46 (full_adder).
Mapping positional arguments of cell stage8.fa45 (full_adder).
Mapping positional arguments of cell stage8.fa44 (full_adder).
Mapping positional arguments of cell stage8.fa43 (full_adder).
Mapping positional arguments of cell stage8.fa42 (full_adder).
Mapping positional arguments of cell stage8.fa41 (full_adder).
Mapping positional arguments of cell stage8.fa40 (full_adder).
Mapping positional arguments of cell stage8.fa39 (full_adder).
Mapping positional arguments of cell stage8.fa38 (full_adder).
Mapping positional arguments of cell stage8.fa37 (full_adder).
Mapping positional arguments of cell stage8.fa36 (full_adder).
Mapping positional arguments of cell stage8.fa35 (full_adder).
Mapping positional arguments of cell stage8.fa34 (full_adder).
Mapping positional arguments of cell stage8.fa33 (full_adder).
Mapping positional arguments of cell stage8.fa32 (full_adder).
Mapping positional arguments of cell stage8.fa31 (full_adder).
Mapping positional arguments of cell stage8.fa30 (full_adder).
Mapping positional arguments of cell stage8.fa29 (full_adder).
Mapping positional arguments of cell stage8.fa28 (full_adder).
Mapping positional arguments of cell stage8.fa27 (full_adder).
Mapping positional arguments of cell stage8.fa26 (full_adder).
Mapping positional arguments of cell stage8.fa25 (full_adder).
Mapping positional arguments of cell stage8.fa24 (full_adder).
Mapping positional arguments of cell stage8.fa23 (full_adder).
Mapping positional arguments of cell stage8.fa22 (full_adder).
Mapping positional arguments of cell stage8.fa21 (full_adder).
Mapping positional arguments of cell stage8.fa20 (full_adder).
Mapping positional arguments of cell stage8.fa19 (full_adder).
Mapping positional arguments of cell stage8.fa18 (full_adder).
Mapping positional arguments of cell stage8.fa17 (full_adder).
Mapping positional arguments of cell stage8.fa16 (full_adder).
Mapping positional arguments of cell stage8.fa15 (full_adder).
Mapping positional arguments of cell stage8.fa14 (full_adder).
Mapping positional arguments of cell stage8.fa13 (full_adder).
Mapping positional arguments of cell stage8.fa12 (full_adder).
Mapping positional arguments of cell stage8.fa11 (full_adder).
Mapping positional arguments of cell stage8.fa10 (full_adder).
Mapping positional arguments of cell stage8.fa9 (full_adder).
Mapping positional arguments of cell stage8.fa8 (full_adder).
Mapping positional arguments of cell stage8.fa7 (full_adder).
Mapping positional arguments of cell stage8.fa6 (full_adder).
Mapping positional arguments of cell stage8.fa5 (full_adder).
Mapping positional arguments of cell stage8.fa4 (full_adder).
Mapping positional arguments of cell stage8.fa3 (full_adder).
Mapping positional arguments of cell stage8.fa2 (full_adder).
Mapping positional arguments of cell stage8.fa1 (full_adder).
Mapping positional arguments of cell stage8.fa0 (full_adder).
Mapping positional arguments of cell stage7.fa48 (full_adder).
Mapping positional arguments of cell stage7.fa47 (full_adder).
Mapping positional arguments of cell stage7.fa46 (full_adder).
Mapping positional arguments of cell stage7.fa45 (full_adder).
Mapping positional arguments of cell stage7.fa44 (full_adder).
Mapping positional arguments of cell stage7.fa43 (full_adder).
Mapping positional arguments of cell stage7.fa42 (full_adder).
Mapping positional arguments of cell stage7.fa41 (full_adder).
Mapping positional arguments of cell stage7.fa40 (full_adder).
Mapping positional arguments of cell stage7.fa39 (full_adder).
Mapping positional arguments of cell stage7.fa38 (full_adder).
Mapping positional arguments of cell stage7.fa37 (full_adder).
Mapping positional arguments of cell stage7.fa36 (full_adder).
Mapping positional arguments of cell stage7.fa35 (full_adder).
Mapping positional arguments of cell stage7.fa34 (full_adder).
Mapping positional arguments of cell stage7.fa33 (full_adder).
Mapping positional arguments of cell stage7.fa32 (full_adder).
Mapping positional arguments of cell stage7.fa31 (full_adder).
Mapping positional arguments of cell stage7.fa30 (full_adder).
Mapping positional arguments of cell stage7.fa29 (full_adder).
Mapping positional arguments of cell stage7.fa28 (full_adder).
Mapping positional arguments of cell stage7.fa27 (full_adder).
Mapping positional arguments of cell stage7.fa26 (full_adder).
Mapping positional arguments of cell stage7.fa25 (full_adder).
Mapping positional arguments of cell stage7.fa24 (full_adder).
Mapping positional arguments of cell stage7.fa23 (full_adder).
Mapping positional arguments of cell stage7.fa22 (full_adder).
Mapping positional arguments of cell stage7.fa21 (full_adder).
Mapping positional arguments of cell stage7.fa20 (full_adder).
Mapping positional arguments of cell stage7.fa19 (full_adder).
Mapping positional arguments of cell stage7.fa18 (full_adder).
Mapping positional arguments of cell stage7.fa17 (full_adder).
Mapping positional arguments of cell stage7.fa16 (full_adder).
Mapping positional arguments of cell stage7.fa15 (full_adder).
Mapping positional arguments of cell stage7.fa14 (full_adder).
Mapping positional arguments of cell stage7.fa13 (full_adder).
Mapping positional arguments of cell stage7.fa12 (full_adder).
Mapping positional arguments of cell stage7.fa11 (full_adder).
Mapping positional arguments of cell stage7.fa10 (full_adder).
Mapping positional arguments of cell stage7.fa9 (full_adder).
Mapping positional arguments of cell stage7.fa8 (full_adder).
Mapping positional arguments of cell stage7.fa7 (full_adder).
Mapping positional arguments of cell stage7.fa6 (full_adder).
Mapping positional arguments of cell stage7.fa5 (full_adder).
Mapping positional arguments of cell stage7.fa4 (full_adder).
Mapping positional arguments of cell stage7.fa3 (full_adder).
Mapping positional arguments of cell stage7.fa2 (full_adder).
Mapping positional arguments of cell stage7.fa1 (full_adder).
Mapping positional arguments of cell stage7.fa0 (full_adder).
Mapping positional arguments of cell stage6.fa50 (full_adder).
Mapping positional arguments of cell stage6.fa49 (full_adder).
Mapping positional arguments of cell stage6.fa48 (full_adder).
Mapping positional arguments of cell stage6.fa47 (full_adder).
Mapping positional arguments of cell stage6.fa46 (full_adder).
Mapping positional arguments of cell stage6.fa45 (full_adder).
Mapping positional arguments of cell stage6.fa44 (full_adder).
Mapping positional arguments of cell stage6.fa43 (full_adder).
Mapping positional arguments of cell stage6.fa42 (full_adder).
Mapping positional arguments of cell stage6.fa41 (full_adder).
Mapping positional arguments of cell stage6.fa40 (full_adder).
Mapping positional arguments of cell stage6.fa39 (full_adder).
Mapping positional arguments of cell stage6.fa38 (full_adder).
Mapping positional arguments of cell stage6.fa37 (full_adder).
Mapping positional arguments of cell stage6.fa36 (full_adder).
Mapping positional arguments of cell stage6.fa35 (full_adder).
Mapping positional arguments of cell stage6.fa34 (full_adder).
Mapping positional arguments of cell stage6.fa33 (full_adder).
Mapping positional arguments of cell stage6.fa32 (full_adder).
Mapping positional arguments of cell stage6.fa31 (full_adder).
Mapping positional arguments of cell stage6.fa30 (full_adder).
Mapping positional arguments of cell stage6.fa29 (full_adder).
Mapping positional arguments of cell stage6.fa28 (full_adder).
Mapping positional arguments of cell stage6.fa27 (full_adder).
Mapping positional arguments of cell stage6.fa26 (full_adder).
Mapping positional arguments of cell stage6.fa25 (full_adder).
Mapping positional arguments of cell stage6.fa24 (full_adder).
Mapping positional arguments of cell stage6.fa23 (full_adder).
Mapping positional arguments of cell stage6.fa22 (full_adder).
Mapping positional arguments of cell stage6.fa21 (full_adder).
Mapping positional arguments of cell stage6.fa20 (full_adder).
Mapping positional arguments of cell stage6.fa19 (full_adder).
Mapping positional arguments of cell stage6.fa18 (full_adder).
Mapping positional arguments of cell stage6.fa17 (full_adder).
Mapping positional arguments of cell stage6.fa16 (full_adder).
Mapping positional arguments of cell stage6.fa15 (full_adder).
Mapping positional arguments of cell stage6.fa14 (full_adder).
Mapping positional arguments of cell stage6.fa13 (full_adder).
Mapping positional arguments of cell stage6.fa12 (full_adder).
Mapping positional arguments of cell stage6.fa11 (full_adder).
Mapping positional arguments of cell stage6.fa10 (full_adder).
Mapping positional arguments of cell stage6.fa9 (full_adder).
Mapping positional arguments of cell stage6.fa8 (full_adder).
Mapping positional arguments of cell stage6.fa7 (full_adder).
Mapping positional arguments of cell stage6.fa6 (full_adder).
Mapping positional arguments of cell stage6.fa5 (full_adder).
Mapping positional arguments of cell stage6.fa4 (full_adder).
Mapping positional arguments of cell stage6.fa3 (full_adder).
Mapping positional arguments of cell stage6.fa2 (full_adder).
Mapping positional arguments of cell stage6.fa1 (full_adder).
Mapping positional arguments of cell stage6.fa0 (full_adder).
Mapping positional arguments of cell stage5.fa52 (full_adder).
Mapping positional arguments of cell stage5.fa51 (full_adder).
Mapping positional arguments of cell stage5.fa50 (full_adder).
Mapping positional arguments of cell stage5.fa49 (full_adder).
Mapping positional arguments of cell stage5.fa48 (full_adder).
Mapping positional arguments of cell stage5.fa47 (full_adder).
Mapping positional arguments of cell stage5.fa46 (full_adder).
Mapping positional arguments of cell stage5.fa45 (full_adder).
Mapping positional arguments of cell stage5.fa44 (full_adder).
Mapping positional arguments of cell stage5.fa43 (full_adder).
Mapping positional arguments of cell stage5.fa42 (full_adder).
Mapping positional arguments of cell stage5.fa41 (full_adder).
Mapping positional arguments of cell stage5.fa40 (full_adder).
Mapping positional arguments of cell stage5.fa39 (full_adder).
Mapping positional arguments of cell stage5.fa38 (full_adder).
Mapping positional arguments of cell stage5.fa37 (full_adder).
Mapping positional arguments of cell stage5.fa36 (full_adder).
Mapping positional arguments of cell stage5.fa35 (full_adder).
Mapping positional arguments of cell stage5.fa34 (full_adder).
Mapping positional arguments of cell stage5.fa33 (full_adder).
Mapping positional arguments of cell stage5.fa32 (full_adder).
Mapping positional arguments of cell stage5.fa31 (full_adder).
Mapping positional arguments of cell stage5.fa30 (full_adder).
Mapping positional arguments of cell stage5.fa29 (full_adder).
Mapping positional arguments of cell stage5.fa28 (full_adder).
Mapping positional arguments of cell stage5.fa27 (full_adder).
Mapping positional arguments of cell stage5.fa26 (full_adder).
Mapping positional arguments of cell stage5.fa25 (full_adder).
Mapping positional arguments of cell stage5.fa24 (full_adder).
Mapping positional arguments of cell stage5.fa23 (full_adder).
Mapping positional arguments of cell stage5.fa22 (full_adder).
Mapping positional arguments of cell stage5.fa21 (full_adder).
Mapping positional arguments of cell stage5.fa20 (full_adder).
Mapping positional arguments of cell stage5.fa19 (full_adder).
Mapping positional arguments of cell stage5.fa18 (full_adder).
Mapping positional arguments of cell stage5.fa17 (full_adder).
Mapping positional arguments of cell stage5.fa16 (full_adder).
Mapping positional arguments of cell stage5.fa15 (full_adder).
Mapping positional arguments of cell stage5.fa14 (full_adder).
Mapping positional arguments of cell stage5.fa13 (full_adder).
Mapping positional arguments of cell stage5.fa12 (full_adder).
Mapping positional arguments of cell stage5.fa11 (full_adder).
Mapping positional arguments of cell stage5.fa10 (full_adder).
Mapping positional arguments of cell stage5.fa9 (full_adder).
Mapping positional arguments of cell stage5.fa8 (full_adder).
Mapping positional arguments of cell stage5.fa7 (full_adder).
Mapping positional arguments of cell stage5.fa6 (full_adder).
Mapping positional arguments of cell stage5.fa5 (full_adder).
Mapping positional arguments of cell stage5.fa4 (full_adder).
Mapping positional arguments of cell stage5.fa3 (full_adder).
Mapping positional arguments of cell stage5.fa2 (full_adder).
Mapping positional arguments of cell stage5.fa1 (full_adder).
Mapping positional arguments of cell stage5.fa0 (full_adder).
Mapping positional arguments of cell stage4.fa54 (full_adder).
Mapping positional arguments of cell stage4.fa53 (full_adder).
Mapping positional arguments of cell stage4.fa52 (full_adder).
Mapping positional arguments of cell stage4.fa51 (full_adder).
Mapping positional arguments of cell stage4.fa50 (full_adder).
Mapping positional arguments of cell stage4.fa49 (full_adder).
Mapping positional arguments of cell stage4.fa48 (full_adder).
Mapping positional arguments of cell stage4.fa47 (full_adder).
Mapping positional arguments of cell stage4.fa46 (full_adder).
Mapping positional arguments of cell stage4.fa45 (full_adder).
Mapping positional arguments of cell stage4.fa44 (full_adder).
Mapping positional arguments of cell stage4.fa43 (full_adder).
Mapping positional arguments of cell stage4.fa42 (full_adder).
Mapping positional arguments of cell stage4.fa41 (full_adder).
Mapping positional arguments of cell stage4.fa40 (full_adder).
Mapping positional arguments of cell stage4.fa39 (full_adder).
Mapping positional arguments of cell stage4.fa38 (full_adder).
Mapping positional arguments of cell stage4.fa37 (full_adder).
Mapping positional arguments of cell stage4.fa36 (full_adder).
Mapping positional arguments of cell stage4.fa35 (full_adder).
Mapping positional arguments of cell stage4.fa34 (full_adder).
Mapping positional arguments of cell stage4.fa33 (full_adder).
Mapping positional arguments of cell stage4.fa32 (full_adder).
Mapping positional arguments of cell stage4.fa31 (full_adder).
Mapping positional arguments of cell stage4.fa30 (full_adder).
Mapping positional arguments of cell stage4.fa29 (full_adder).
Mapping positional arguments of cell stage4.fa28 (full_adder).
Mapping positional arguments of cell stage4.fa27 (full_adder).
Mapping positional arguments of cell stage4.fa26 (full_adder).
Mapping positional arguments of cell stage4.fa25 (full_adder).
Mapping positional arguments of cell stage4.fa24 (full_adder).
Mapping positional arguments of cell stage4.fa23 (full_adder).
Mapping positional arguments of cell stage4.fa22 (full_adder).
Mapping positional arguments of cell stage4.fa21 (full_adder).
Mapping positional arguments of cell stage4.fa20 (full_adder).
Mapping positional arguments of cell stage4.fa19 (full_adder).
Mapping positional arguments of cell stage4.fa18 (full_adder).
Mapping positional arguments of cell stage4.fa17 (full_adder).
Mapping positional arguments of cell stage4.fa16 (full_adder).
Mapping positional arguments of cell stage4.fa15 (full_adder).
Mapping positional arguments of cell stage4.fa14 (full_adder).
Mapping positional arguments of cell stage4.fa13 (full_adder).
Mapping positional arguments of cell stage4.fa12 (full_adder).
Mapping positional arguments of cell stage4.fa11 (full_adder).
Mapping positional arguments of cell stage4.fa10 (full_adder).
Mapping positional arguments of cell stage4.fa9 (full_adder).
Mapping positional arguments of cell stage4.fa8 (full_adder).
Mapping positional arguments of cell stage4.fa7 (full_adder).
Mapping positional arguments of cell stage4.fa6 (full_adder).
Mapping positional arguments of cell stage4.fa5 (full_adder).
Mapping positional arguments of cell stage4.fa4 (full_adder).
Mapping positional arguments of cell stage4.fa3 (full_adder).
Mapping positional arguments of cell stage4.fa2 (full_adder).
Mapping positional arguments of cell stage4.fa1 (full_adder).
Mapping positional arguments of cell stage4.fa0 (full_adder).
Mapping positional arguments of cell stage3.fa56 (full_adder).
Mapping positional arguments of cell stage3.fa55 (full_adder).
Mapping positional arguments of cell stage3.fa54 (full_adder).
Mapping positional arguments of cell stage3.fa53 (full_adder).
Mapping positional arguments of cell stage3.fa52 (full_adder).
Mapping positional arguments of cell stage3.fa51 (full_adder).
Mapping positional arguments of cell stage3.fa50 (full_adder).
Mapping positional arguments of cell stage3.fa49 (full_adder).
Mapping positional arguments of cell stage3.fa48 (full_adder).
Mapping positional arguments of cell stage3.fa47 (full_adder).
Mapping positional arguments of cell stage3.fa46 (full_adder).
Mapping positional arguments of cell stage3.fa45 (full_adder).
Mapping positional arguments of cell stage3.fa44 (full_adder).
Mapping positional arguments of cell stage3.fa43 (full_adder).
Mapping positional arguments of cell stage3.fa42 (full_adder).
Mapping positional arguments of cell stage3.fa41 (full_adder).
Mapping positional arguments of cell stage3.fa40 (full_adder).
Mapping positional arguments of cell stage3.fa39 (full_adder).
Mapping positional arguments of cell stage3.fa38 (full_adder).
Mapping positional arguments of cell stage3.fa37 (full_adder).
Mapping positional arguments of cell stage3.fa36 (full_adder).
Mapping positional arguments of cell stage3.fa35 (full_adder).
Mapping positional arguments of cell stage3.fa34 (full_adder).
Mapping positional arguments of cell stage3.fa33 (full_adder).
Mapping positional arguments of cell stage3.fa32 (full_adder).
Mapping positional arguments of cell stage3.fa31 (full_adder).
Mapping positional arguments of cell stage3.fa30 (full_adder).
Mapping positional arguments of cell stage3.fa29 (full_adder).
Mapping positional arguments of cell stage3.fa28 (full_adder).
Mapping positional arguments of cell stage3.fa27 (full_adder).
Mapping positional arguments of cell stage3.fa26 (full_adder).
Mapping positional arguments of cell stage3.fa25 (full_adder).
Mapping positional arguments of cell stage3.fa24 (full_adder).
Mapping positional arguments of cell stage3.fa23 (full_adder).
Mapping positional arguments of cell stage3.fa22 (full_adder).
Mapping positional arguments of cell stage3.fa21 (full_adder).
Mapping positional arguments of cell stage3.fa20 (full_adder).
Mapping positional arguments of cell stage3.fa19 (full_adder).
Mapping positional arguments of cell stage3.fa18 (full_adder).
Mapping positional arguments of cell stage3.fa17 (full_adder).
Mapping positional arguments of cell stage3.fa16 (full_adder).
Mapping positional arguments of cell stage3.fa15 (full_adder).
Mapping positional arguments of cell stage3.fa14 (full_adder).
Mapping positional arguments of cell stage3.fa13 (full_adder).
Mapping positional arguments of cell stage3.fa12 (full_adder).
Mapping positional arguments of cell stage3.fa11 (full_adder).
Mapping positional arguments of cell stage3.fa10 (full_adder).
Mapping positional arguments of cell stage3.fa9 (full_adder).
Mapping positional arguments of cell stage3.fa8 (full_adder).
Mapping positional arguments of cell stage3.fa7 (full_adder).
Mapping positional arguments of cell stage3.fa6 (full_adder).
Mapping positional arguments of cell stage3.fa5 (full_adder).
Mapping positional arguments of cell stage3.fa4 (full_adder).
Mapping positional arguments of cell stage3.fa3 (full_adder).
Mapping positional arguments of cell stage3.fa2 (full_adder).
Mapping positional arguments of cell stage3.fa1 (full_adder).
Mapping positional arguments of cell stage3.fa0 (full_adder).
Mapping positional arguments of cell stage2.fa58 (full_adder).
Mapping positional arguments of cell stage2.fa57 (full_adder).
Mapping positional arguments of cell stage2.fa56 (full_adder).
Mapping positional arguments of cell stage2.fa55 (full_adder).
Mapping positional arguments of cell stage2.fa54 (full_adder).
Mapping positional arguments of cell stage2.fa53 (full_adder).
Mapping positional arguments of cell stage2.fa52 (full_adder).
Mapping positional arguments of cell stage2.fa51 (full_adder).
Mapping positional arguments of cell stage2.fa50 (full_adder).
Mapping positional arguments of cell stage2.fa49 (full_adder).
Mapping positional arguments of cell stage2.fa48 (full_adder).
Mapping positional arguments of cell stage2.fa47 (full_adder).
Mapping positional arguments of cell stage2.fa46 (full_adder).
Mapping positional arguments of cell stage2.fa45 (full_adder).
Mapping positional arguments of cell stage2.fa44 (full_adder).
Mapping positional arguments of cell stage2.fa43 (full_adder).
Mapping positional arguments of cell stage2.fa42 (full_adder).
Mapping positional arguments of cell stage2.fa41 (full_adder).
Mapping positional arguments of cell stage2.fa40 (full_adder).
Mapping positional arguments of cell stage2.fa39 (full_adder).
Mapping positional arguments of cell stage2.fa38 (full_adder).
Mapping positional arguments of cell stage2.fa37 (full_adder).
Mapping positional arguments of cell stage2.fa36 (full_adder).
Mapping positional arguments of cell stage2.fa35 (full_adder).
Mapping positional arguments of cell stage2.fa34 (full_adder).
Mapping positional arguments of cell stage2.fa33 (full_adder).
Mapping positional arguments of cell stage2.fa32 (full_adder).
Mapping positional arguments of cell stage2.fa31 (full_adder).
Mapping positional arguments of cell stage2.fa30 (full_adder).
Mapping positional arguments of cell stage2.fa29 (full_adder).
Mapping positional arguments of cell stage2.fa28 (full_adder).
Mapping positional arguments of cell stage2.fa27 (full_adder).
Mapping positional arguments of cell stage2.fa26 (full_adder).
Mapping positional arguments of cell stage2.fa25 (full_adder).
Mapping positional arguments of cell stage2.fa24 (full_adder).
Mapping positional arguments of cell stage2.fa23 (full_adder).
Mapping positional arguments of cell stage2.fa22 (full_adder).
Mapping positional arguments of cell stage2.fa21 (full_adder).
Mapping positional arguments of cell stage2.fa20 (full_adder).
Mapping positional arguments of cell stage2.fa19 (full_adder).
Mapping positional arguments of cell stage2.fa18 (full_adder).
Mapping positional arguments of cell stage2.fa17 (full_adder).
Mapping positional arguments of cell stage2.fa16 (full_adder).
Mapping positional arguments of cell stage2.fa15 (full_adder).
Mapping positional arguments of cell stage2.fa14 (full_adder).
Mapping positional arguments of cell stage2.fa13 (full_adder).
Mapping positional arguments of cell stage2.fa12 (full_adder).
Mapping positional arguments of cell stage2.fa11 (full_adder).
Mapping positional arguments of cell stage2.fa10 (full_adder).
Mapping positional arguments of cell stage2.fa9 (full_adder).
Mapping positional arguments of cell stage2.fa8 (full_adder).
Mapping positional arguments of cell stage2.fa7 (full_adder).
Mapping positional arguments of cell stage2.fa6 (full_adder).
Mapping positional arguments of cell stage2.fa5 (full_adder).
Mapping positional arguments of cell stage2.fa4 (full_adder).
Mapping positional arguments of cell stage2.fa3 (full_adder).
Mapping positional arguments of cell stage2.fa2 (full_adder).
Mapping positional arguments of cell stage2.fa1 (full_adder).
Mapping positional arguments of cell stage2.fa0 (full_adder).
Mapping positional arguments of cell stage1.fa60 (full_adder).
Mapping positional arguments of cell stage1.fa59 (full_adder).
Mapping positional arguments of cell stage1.fa58 (full_adder).
Mapping positional arguments of cell stage1.fa57 (full_adder).
Mapping positional arguments of cell stage1.fa56 (full_adder).
Mapping positional arguments of cell stage1.fa55 (full_adder).
Mapping positional arguments of cell stage1.fa54 (full_adder).
Mapping positional arguments of cell stage1.fa53 (full_adder).
Mapping positional arguments of cell stage1.fa52 (full_adder).
Mapping positional arguments of cell stage1.fa51 (full_adder).
Mapping positional arguments of cell stage1.fa50 (full_adder).
Mapping positional arguments of cell stage1.fa49 (full_adder).
Mapping positional arguments of cell stage1.fa48 (full_adder).
Mapping positional arguments of cell stage1.fa47 (full_adder).
Mapping positional arguments of cell stage1.fa46 (full_adder).
Mapping positional arguments of cell stage1.fa45 (full_adder).
Mapping positional arguments of cell stage1.fa44 (full_adder).
Mapping positional arguments of cell stage1.fa43 (full_adder).
Mapping positional arguments of cell stage1.fa42 (full_adder).
Mapping positional arguments of cell stage1.fa41 (full_adder).
Mapping positional arguments of cell stage1.fa40 (full_adder).
Mapping positional arguments of cell stage1.fa39 (full_adder).
Mapping positional arguments of cell stage1.fa38 (full_adder).
Mapping positional arguments of cell stage1.fa37 (full_adder).
Mapping positional arguments of cell stage1.fa36 (full_adder).
Mapping positional arguments of cell stage1.fa35 (full_adder).
Mapping positional arguments of cell stage1.fa34 (full_adder).
Mapping positional arguments of cell stage1.fa33 (full_adder).
Mapping positional arguments of cell stage1.fa32 (full_adder).
Mapping positional arguments of cell stage1.fa31 (full_adder).
Mapping positional arguments of cell stage1.fa30 (full_adder).
Mapping positional arguments of cell stage1.fa29 (full_adder).
Mapping positional arguments of cell stage1.fa28 (full_adder).
Mapping positional arguments of cell stage1.fa27 (full_adder).
Mapping positional arguments of cell stage1.fa26 (full_adder).
Mapping positional arguments of cell stage1.fa25 (full_adder).
Mapping positional arguments of cell stage1.fa24 (full_adder).
Mapping positional arguments of cell stage1.fa23 (full_adder).
Mapping positional arguments of cell stage1.fa22 (full_adder).
Mapping positional arguments of cell stage1.fa21 (full_adder).
Mapping positional arguments of cell stage1.fa20 (full_adder).
Mapping positional arguments of cell stage1.fa19 (full_adder).
Mapping positional arguments of cell stage1.fa18 (full_adder).
Mapping positional arguments of cell stage1.fa17 (full_adder).
Mapping positional arguments of cell stage1.fa16 (full_adder).
Mapping positional arguments of cell stage1.fa15 (full_adder).
Mapping positional arguments of cell stage1.fa14 (full_adder).
Mapping positional arguments of cell stage1.fa13 (full_adder).
Mapping positional arguments of cell stage1.fa12 (full_adder).
Mapping positional arguments of cell stage1.fa11 (full_adder).
Mapping positional arguments of cell stage1.fa10 (full_adder).
Mapping positional arguments of cell stage1.fa9 (full_adder).
Mapping positional arguments of cell stage1.fa8 (full_adder).
Mapping positional arguments of cell stage1.fa7 (full_adder).
Mapping positional arguments of cell stage1.fa6 (full_adder).
Mapping positional arguments of cell stage1.fa5 (full_adder).
Mapping positional arguments of cell stage1.fa4 (full_adder).
Mapping positional arguments of cell stage1.fa3 (full_adder).
Mapping positional arguments of cell stage1.fa2 (full_adder).
Mapping positional arguments of cell stage1.fa1 (full_adder).
Mapping positional arguments of cell stage1.fa0 (full_adder).
Mapping positional arguments of cell stage0.fa61 (full_adder).
Mapping positional arguments of cell stage0.fa60 (full_adder).
Mapping positional arguments of cell stage0.fa59 (full_adder).
Mapping positional arguments of cell stage0.fa58 (full_adder).
Mapping positional arguments of cell stage0.fa57 (full_adder).
Mapping positional arguments of cell stage0.fa56 (full_adder).
Mapping positional arguments of cell stage0.fa55 (full_adder).
Mapping positional arguments of cell stage0.fa54 (full_adder).
Mapping positional arguments of cell stage0.fa53 (full_adder).
Mapping positional arguments of cell stage0.fa52 (full_adder).
Mapping positional arguments of cell stage0.fa51 (full_adder).
Mapping positional arguments of cell stage0.fa50 (full_adder).
Mapping positional arguments of cell stage0.fa49 (full_adder).
Mapping positional arguments of cell stage0.fa48 (full_adder).
Mapping positional arguments of cell stage0.fa47 (full_adder).
Mapping positional arguments of cell stage0.fa46 (full_adder).
Mapping positional arguments of cell stage0.fa45 (full_adder).
Mapping positional arguments of cell stage0.fa44 (full_adder).
Mapping positional arguments of cell stage0.fa43 (full_adder).
Mapping positional arguments of cell stage0.fa42 (full_adder).
Mapping positional arguments of cell stage0.fa41 (full_adder).
Mapping positional arguments of cell stage0.fa40 (full_adder).
Mapping positional arguments of cell stage0.fa39 (full_adder).
Mapping positional arguments of cell stage0.fa38 (full_adder).
Mapping positional arguments of cell stage0.fa37 (full_adder).
Mapping positional arguments of cell stage0.fa36 (full_adder).
Mapping positional arguments of cell stage0.fa35 (full_adder).
Mapping positional arguments of cell stage0.fa34 (full_adder).
Mapping positional arguments of cell stage0.fa33 (full_adder).
Mapping positional arguments of cell stage0.fa32 (full_adder).
Mapping positional arguments of cell stage0.fa31 (full_adder).
Mapping positional arguments of cell stage0.fa30 (full_adder).
Mapping positional arguments of cell stage0.fa29 (full_adder).
Mapping positional arguments of cell stage0.fa28 (full_adder).
Mapping positional arguments of cell stage0.fa27 (full_adder).
Mapping positional arguments of cell stage0.fa26 (full_adder).
Mapping positional arguments of cell stage0.fa25 (full_adder).
Mapping positional arguments of cell stage0.fa24 (full_adder).
Mapping positional arguments of cell stage0.fa23 (full_adder).
Mapping positional arguments of cell stage0.fa22 (full_adder).
Mapping positional arguments of cell stage0.fa21 (full_adder).
Mapping positional arguments of cell stage0.fa20 (full_adder).
Mapping positional arguments of cell stage0.fa19 (full_adder).
Mapping positional arguments of cell stage0.fa18 (full_adder).
Mapping positional arguments of cell stage0.fa17 (full_adder).
Mapping positional arguments of cell stage0.fa16 (full_adder).
Mapping positional arguments of cell stage0.fa15 (full_adder).
Mapping positional arguments of cell stage0.fa14 (full_adder).
Mapping positional arguments of cell stage0.fa13 (full_adder).
Mapping positional arguments of cell stage0.fa12 (full_adder).
Mapping positional arguments of cell stage0.fa11 (full_adder).
Mapping positional arguments of cell stage0.fa10 (full_adder).
Mapping positional arguments of cell stage0.fa9 (full_adder).
Mapping positional arguments of cell stage0.fa8 (full_adder).
Mapping positional arguments of cell stage0.fa7 (full_adder).
Mapping positional arguments of cell stage0.fa6 (full_adder).
Mapping positional arguments of cell stage0.fa5 (full_adder).
Mapping positional arguments of cell stage0.fa4 (full_adder).
Mapping positional arguments of cell stage0.fa3 (full_adder).
Mapping positional arguments of cell stage0.fa2 (full_adder).
Mapping positional arguments of cell stage0.fa1 (full_adder).
Mapping positional arguments of cell stage0.fa0 (full_adder).

7. Executing PROC pass (convert processes to netlists).

7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1088 assignments to connections.

7.4. Executing PROC_INIT pass (extract init attributes).

7.5. Executing PROC_ARST pass (detect async resets in processes).

7.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FinalSum.$proc$multipliers/dadda/FinalSum.v:7$1064'.
Creating decoders for process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
Creating decoders for process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
Creating decoders for process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
Creating decoders for process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
Creating decoders for process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
Creating decoders for process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
Creating decoders for process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
Creating decoders for process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
Creating decoders for process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
Creating decoders for process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
Creating decoders for process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
Creating decoders for process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
Creating decoders for process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
Creating decoders for process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
Creating decoders for process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
Creating decoders for process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
Creating decoders for process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
Creating decoders for process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
Creating decoders for process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
Creating decoders for process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
Creating decoders for process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
Creating decoders for process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
Creating decoders for process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
Creating decoders for process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
Creating decoders for process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
Creating decoders for process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
Creating decoders for process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
Creating decoders for process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
Creating decoders for process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
Creating decoders for process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
Creating decoders for process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
Creating decoders for process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.

7.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FinalSum.\ans' from process `\FinalSum.$proc$multipliers/dadda/FinalSum.v:7$1064'.
No latch inferred for signal `\GenPPRow31.\a0b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a1b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a2b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a3b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a4b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a5b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a6b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a7b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a8b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a9b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a10b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a11b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a12b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a13b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a14b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a15b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a16b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a17b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a18b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a19b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a20b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a21b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a22b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a23b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a24b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a25b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a26b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a27b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a28b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a29b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a30b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow31.\a31b31' from process `\GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
No latch inferred for signal `\GenPPRow30.\a0b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a1b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a2b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a3b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a4b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a5b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a6b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a7b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a8b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a9b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a10b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a11b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a12b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a13b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a14b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a15b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a16b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a17b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a18b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a19b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a20b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a21b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a22b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a23b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a24b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a25b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a26b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a27b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a28b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a29b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a30b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow30.\a31b30' from process `\GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
No latch inferred for signal `\GenPPRow29.\a0b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a1b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a2b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a3b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a4b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a5b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a6b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a7b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a8b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a9b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a10b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a11b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a12b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a13b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a14b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a15b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a16b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a17b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a18b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a19b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a20b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a21b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a22b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a23b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a24b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a25b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a26b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a27b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a28b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a29b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a30b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow29.\a31b29' from process `\GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
No latch inferred for signal `\GenPPRow28.\a0b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a1b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a2b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a3b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a4b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a5b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a6b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a7b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a8b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a9b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a10b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a11b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a12b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a13b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a14b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a15b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a16b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a17b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a18b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a19b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a20b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a21b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a22b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a23b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a24b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a25b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a26b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a27b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a28b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a29b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a30b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow28.\a31b28' from process `\GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
No latch inferred for signal `\GenPPRow27.\a0b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a1b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a2b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a3b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a4b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a5b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a6b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a7b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a8b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a9b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a10b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a11b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a12b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a13b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a14b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a15b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a16b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a17b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a18b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a19b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a20b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a21b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a22b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a23b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a24b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a25b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a26b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a27b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a28b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a29b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a30b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow27.\a31b27' from process `\GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
No latch inferred for signal `\GenPPRow26.\a0b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a1b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a2b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a3b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a4b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a5b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a6b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a7b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a8b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a9b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a10b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a11b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a12b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a13b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a14b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a15b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a16b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a17b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a18b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a19b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a20b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a21b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a22b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a23b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a24b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a25b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a26b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a27b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a28b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a29b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a30b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow26.\a31b26' from process `\GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
No latch inferred for signal `\GenPPRow25.\a0b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a1b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a2b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a3b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a4b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a5b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a6b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a7b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a8b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a9b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a10b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a11b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a12b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a13b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a14b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a15b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a16b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a17b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a18b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a19b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a20b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a21b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a22b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a23b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a24b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a25b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a26b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a27b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a28b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a29b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a30b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow25.\a31b25' from process `\GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
No latch inferred for signal `\GenPPRow24.\a0b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a1b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a2b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a3b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a4b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a5b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a6b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a7b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a8b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a9b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a10b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a11b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a12b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a13b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a14b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a15b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a16b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a17b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a18b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a19b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a20b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a21b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a22b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a23b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a24b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a25b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a26b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a27b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a28b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a29b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a30b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow24.\a31b24' from process `\GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
No latch inferred for signal `\GenPPRow23.\a0b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a1b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a2b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a3b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a4b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a5b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a6b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a7b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a8b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a9b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a10b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a11b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a12b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a13b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a14b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a15b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a16b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a17b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a18b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a19b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a20b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a21b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a22b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a23b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a24b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a25b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a26b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a27b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a28b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a29b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a30b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow23.\a31b23' from process `\GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
No latch inferred for signal `\GenPPRow22.\a0b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a1b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a2b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a3b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a4b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a5b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a6b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a7b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a8b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a9b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a10b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a11b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a12b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a13b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a14b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a15b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a16b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a17b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a18b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a19b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a20b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a21b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a22b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a23b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a24b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a25b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a26b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a27b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a28b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a29b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a30b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow22.\a31b22' from process `\GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
No latch inferred for signal `\GenPPRow21.\a0b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a1b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a2b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a3b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a4b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a5b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a6b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a7b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a8b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a9b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a10b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a11b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a12b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a13b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a14b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a15b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a16b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a17b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a18b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a19b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a20b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a21b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a22b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a23b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a24b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a25b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a26b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a27b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a28b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a29b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a30b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow21.\a31b21' from process `\GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
No latch inferred for signal `\GenPPRow20.\a0b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a1b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a2b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a3b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a4b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a5b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a6b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a7b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a8b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a9b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a10b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a11b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a12b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a13b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a14b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a15b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a16b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a17b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a18b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a19b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a20b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a21b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a22b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a23b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a24b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a25b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a26b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a27b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a28b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a29b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a30b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow20.\a31b20' from process `\GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
No latch inferred for signal `\GenPPRow19.\a0b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a1b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a2b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a3b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a4b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a5b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a6b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a7b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a8b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a9b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a10b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a11b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a12b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a13b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a14b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a15b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a16b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a17b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a18b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a19b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a20b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a21b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a22b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a23b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a24b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a25b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a26b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a27b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a28b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a29b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a30b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow19.\a31b19' from process `\GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
No latch inferred for signal `\GenPPRow18.\a0b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a1b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a2b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a3b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a4b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a5b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a6b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a7b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a8b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a9b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a10b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a11b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a12b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a13b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a14b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a15b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a16b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a17b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a18b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a19b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a20b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a21b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a22b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a23b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a24b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a25b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a26b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a27b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a28b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a29b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a30b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow18.\a31b18' from process `\GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
No latch inferred for signal `\GenPPRow17.\a0b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a1b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a2b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a3b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a4b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a5b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a6b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a7b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a8b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a9b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a10b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a11b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a12b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a13b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a14b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a15b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a16b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a17b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a18b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a19b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a20b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a21b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a22b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a23b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a24b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a25b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a26b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a27b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a28b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a29b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a30b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow17.\a31b17' from process `\GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
No latch inferred for signal `\GenPPRow16.\a0b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a1b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a2b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a3b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a4b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a5b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a6b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a7b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a8b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a9b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a10b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a11b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a12b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a13b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a14b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a15b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a16b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a17b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a18b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a19b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a20b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a21b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a22b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a23b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a24b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a25b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a26b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a27b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a28b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a29b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a30b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow16.\a31b16' from process `\GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
No latch inferred for signal `\GenPPRow15.\a0b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a1b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a2b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a3b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a4b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a5b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a6b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a7b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a8b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a9b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a10b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a11b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a12b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a13b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a14b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a15b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a16b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a17b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a18b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a19b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a20b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a21b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a22b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a23b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a24b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a25b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a26b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a27b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a28b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a29b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a30b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow15.\a31b15' from process `\GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
No latch inferred for signal `\GenPPRow14.\a0b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a1b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a2b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a3b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a4b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a5b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a6b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a7b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a8b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a9b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a10b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a11b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a12b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a13b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a14b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a15b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a16b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a17b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a18b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a19b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a20b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a21b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a22b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a23b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a24b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a25b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a26b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a27b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a28b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a29b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a30b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow14.\a31b14' from process `\GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
No latch inferred for signal `\GenPPRow13.\a0b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a1b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a2b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a3b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a4b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a5b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a6b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a7b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a8b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a9b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a10b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a11b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a12b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a13b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a14b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a15b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a16b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a17b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a18b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a19b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a20b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a21b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a22b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a23b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a24b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a25b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a26b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a27b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a28b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a29b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a30b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow13.\a31b13' from process `\GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
No latch inferred for signal `\GenPPRow12.\a0b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a1b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a2b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a3b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a4b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a5b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a6b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a7b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a8b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a9b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a10b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a11b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a12b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a13b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a14b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a15b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a16b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a17b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a18b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a19b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a20b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a21b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a22b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a23b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a24b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a25b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a26b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a27b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a28b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a29b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a30b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow12.\a31b12' from process `\GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
No latch inferred for signal `\GenPPRow11.\a0b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a1b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a2b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a3b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a4b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a5b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a6b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a7b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a8b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a9b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a10b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a11b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a12b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a13b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a14b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a15b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a16b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a17b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a18b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a19b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a20b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a21b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a22b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a23b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a24b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a25b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a26b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a27b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a28b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a29b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a30b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow11.\a31b11' from process `\GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
No latch inferred for signal `\GenPPRow10.\a0b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a1b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a2b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a3b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a4b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a5b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a6b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a7b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a8b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a9b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a10b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a11b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a12b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a13b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a14b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a15b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a16b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a17b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a18b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a19b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a20b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a21b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a22b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a23b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a24b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a25b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a26b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a27b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a28b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a29b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a30b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow10.\a31b10' from process `\GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
No latch inferred for signal `\GenPPRow9.\a0b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a1b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a2b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a3b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a4b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a5b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a6b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a7b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a8b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a9b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a10b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a11b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a12b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a13b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a14b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a15b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a16b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a17b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a18b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a19b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a20b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a21b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a22b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a23b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a24b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a25b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a26b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a27b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a28b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a29b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a30b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow9.\a31b9' from process `\GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
No latch inferred for signal `\GenPPRow8.\a0b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a1b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a2b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a3b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a4b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a5b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a6b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a7b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a8b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a9b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a10b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a11b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a12b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a13b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a14b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a15b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a16b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a17b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a18b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a19b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a20b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a21b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a22b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a23b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a24b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a25b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a26b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a27b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a28b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a29b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a30b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow8.\a31b8' from process `\GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
No latch inferred for signal `\GenPPRow7.\a0b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a1b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a2b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a3b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a4b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a5b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a6b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a7b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a8b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a9b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a10b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a11b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a12b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a13b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a14b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a15b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a16b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a17b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a18b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a19b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a20b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a21b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a22b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a23b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a24b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a25b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a26b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a27b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a28b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a29b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a30b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow7.\a31b7' from process `\GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
No latch inferred for signal `\GenPPRow6.\a0b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a1b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a2b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a3b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a4b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a5b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a6b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a7b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a8b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a9b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a10b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a11b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a12b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a13b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a14b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a15b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a16b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a17b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a18b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a19b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a20b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a21b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a22b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a23b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a24b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a25b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a26b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a27b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a28b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a29b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a30b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow6.\a31b6' from process `\GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
No latch inferred for signal `\GenPPRow5.\a0b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a1b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a2b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a3b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a4b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a5b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a6b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a7b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a8b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a9b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a10b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a11b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a12b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a13b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a14b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a15b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a16b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a17b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a18b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a19b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a20b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a21b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a22b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a23b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a24b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a25b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a26b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a27b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a28b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a29b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a30b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow5.\a31b5' from process `\GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
No latch inferred for signal `\GenPPRow4.\a0b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a1b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a2b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a3b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a4b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a5b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a6b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a7b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a8b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a9b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a10b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a11b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a12b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a13b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a14b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a15b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a16b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a17b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a18b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a19b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a20b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a21b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a22b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a23b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a24b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a25b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a26b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a27b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a28b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a29b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a30b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow4.\a31b4' from process `\GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
No latch inferred for signal `\GenPPRow3.\a0b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a1b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a2b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a3b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a4b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a5b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a6b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a7b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a8b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a9b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a10b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a11b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a12b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a13b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a14b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a15b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a16b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a17b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a18b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a19b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a20b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a21b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a22b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a23b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a24b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a25b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a26b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a27b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a28b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a29b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a30b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow3.\a31b3' from process `\GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
No latch inferred for signal `\GenPPRow2.\a0b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a1b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a2b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a3b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a4b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a5b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a6b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a7b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a8b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a9b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a10b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a11b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a12b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a13b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a14b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a15b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a16b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a17b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a18b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a19b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a20b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a21b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a22b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a23b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a24b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a25b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a26b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a27b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a28b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a29b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a30b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow2.\a31b2' from process `\GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
No latch inferred for signal `\GenPPRow1.\a0b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a1b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a2b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a3b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a4b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a5b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a6b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a7b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a8b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a9b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a10b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a11b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a12b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a13b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a14b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a15b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a16b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a17b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a18b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a19b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a20b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a21b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a22b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a23b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a24b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a25b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a26b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a27b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a28b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a29b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a30b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow1.\a31b1' from process `\GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
No latch inferred for signal `\GenPPRow0.\a0b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a1b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a2b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a3b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a4b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a5b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a6b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a7b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a8b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a9b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a10b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a11b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a12b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a13b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a14b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a15b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a16b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a17b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a18b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a19b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a20b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a21b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a22b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a23b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a24b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a25b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a26b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a27b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a28b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a29b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a30b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
No latch inferred for signal `\GenPPRow0.\a31b0' from process `\GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.

7.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `FinalSum.$proc$multipliers/dadda/FinalSum.v:7$1064'.
Removing empty process `GenPPRow31.$proc$multipliers/dadda/GenPP.v:1310$1031'.
Removing empty process `GenPPRow30.$proc$multipliers/dadda/GenPP.v:1268$998'.
Removing empty process `GenPPRow29.$proc$multipliers/dadda/GenPP.v:1226$965'.
Removing empty process `GenPPRow28.$proc$multipliers/dadda/GenPP.v:1184$932'.
Removing empty process `GenPPRow27.$proc$multipliers/dadda/GenPP.v:1142$899'.
Removing empty process `GenPPRow26.$proc$multipliers/dadda/GenPP.v:1100$866'.
Removing empty process `GenPPRow25.$proc$multipliers/dadda/GenPP.v:1058$833'.
Removing empty process `GenPPRow24.$proc$multipliers/dadda/GenPP.v:1016$800'.
Removing empty process `GenPPRow23.$proc$multipliers/dadda/GenPP.v:974$767'.
Removing empty process `GenPPRow22.$proc$multipliers/dadda/GenPP.v:932$734'.
Removing empty process `GenPPRow21.$proc$multipliers/dadda/GenPP.v:890$701'.
Removing empty process `GenPPRow20.$proc$multipliers/dadda/GenPP.v:848$668'.
Removing empty process `GenPPRow19.$proc$multipliers/dadda/GenPP.v:806$635'.
Removing empty process `GenPPRow18.$proc$multipliers/dadda/GenPP.v:764$602'.
Removing empty process `GenPPRow17.$proc$multipliers/dadda/GenPP.v:722$569'.
Removing empty process `GenPPRow16.$proc$multipliers/dadda/GenPP.v:680$536'.
Removing empty process `GenPPRow15.$proc$multipliers/dadda/GenPP.v:638$503'.
Removing empty process `GenPPRow14.$proc$multipliers/dadda/GenPP.v:596$470'.
Removing empty process `GenPPRow13.$proc$multipliers/dadda/GenPP.v:554$437'.
Removing empty process `GenPPRow12.$proc$multipliers/dadda/GenPP.v:512$404'.
Removing empty process `GenPPRow11.$proc$multipliers/dadda/GenPP.v:470$371'.
Removing empty process `GenPPRow10.$proc$multipliers/dadda/GenPP.v:428$338'.
Removing empty process `GenPPRow9.$proc$multipliers/dadda/GenPP.v:386$305'.
Removing empty process `GenPPRow8.$proc$multipliers/dadda/GenPP.v:344$272'.
Removing empty process `GenPPRow7.$proc$multipliers/dadda/GenPP.v:302$239'.
Removing empty process `GenPPRow6.$proc$multipliers/dadda/GenPP.v:260$206'.
Removing empty process `GenPPRow5.$proc$multipliers/dadda/GenPP.v:218$173'.
Removing empty process `GenPPRow4.$proc$multipliers/dadda/GenPP.v:176$140'.
Removing empty process `GenPPRow3.$proc$multipliers/dadda/GenPP.v:134$107'.
Removing empty process `GenPPRow2.$proc$multipliers/dadda/GenPP.v:92$74'.
Removing empty process `GenPPRow1.$proc$multipliers/dadda/GenPP.v:50$41'.
Removing empty process `GenPPRow0.$proc$multipliers/dadda/GenPP.v:8$8'.
Cleaned up 0 empty switches.

7.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module DaddaMultiplier.
Optimizing module FinalSum.
Optimizing module stage30.
Optimizing module stage29.
Optimizing module stage28.
Optimizing module stage27.
Optimizing module stage26.
Optimizing module stage25.
Optimizing module stage24.
Optimizing module stage23.
Optimizing module stage22.
Optimizing module stage21.
Optimizing module stage20.
Optimizing module stage19.
Optimizing module stage18.
Optimizing module stage17.
Optimizing module stage16.
Optimizing module stage15.
Optimizing module stage14.
Optimizing module stage13.
Optimizing module stage12.
Optimizing module stage11.
Optimizing module stage10.
Optimizing module stage9.
Optimizing module stage8.
Optimizing module stage7.
Optimizing module stage6.
Optimizing module stage5.
Optimizing module stage4.
Optimizing module stage3.
Optimizing module stage2.
Optimizing module stage1.
Optimizing module stage0.
Optimizing module GenPPRow31.
Optimizing module GenPPRow30.
Optimizing module GenPPRow29.
Optimizing module GenPPRow28.
Optimizing module GenPPRow27.
Optimizing module GenPPRow26.
Optimizing module GenPPRow25.
Optimizing module GenPPRow24.
Optimizing module GenPPRow23.
Optimizing module GenPPRow22.
Optimizing module GenPPRow21.
Optimizing module GenPPRow20.
Optimizing module GenPPRow19.
Optimizing module GenPPRow18.
Optimizing module GenPPRow17.
Optimizing module GenPPRow16.
Optimizing module GenPPRow15.
Optimizing module GenPPRow14.
Optimizing module GenPPRow13.
Optimizing module GenPPRow12.
Optimizing module GenPPRow11.
Optimizing module GenPPRow10.
Optimizing module GenPPRow9.
Optimizing module GenPPRow8.
Optimizing module GenPPRow7.
Optimizing module GenPPRow6.
Optimizing module GenPPRow5.
Optimizing module GenPPRow4.
Optimizing module GenPPRow3.
Optimizing module GenPPRow2.
Optimizing module GenPPRow1.
Optimizing module GenPPRow0.
Optimizing module full_adder.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DaddaMultiplier.
Optimizing module FinalSum.
Optimizing module stage30.
Optimizing module stage29.
Optimizing module stage28.
Optimizing module stage27.
Optimizing module stage26.
Optimizing module stage25.
Optimizing module stage24.
Optimizing module stage23.
Optimizing module stage22.
Optimizing module stage21.
Optimizing module stage20.
Optimizing module stage19.
Optimizing module stage18.
Optimizing module stage17.
Optimizing module stage16.
Optimizing module stage15.
Optimizing module stage14.
Optimizing module stage13.
Optimizing module stage12.
Optimizing module stage11.
Optimizing module stage10.
Optimizing module stage9.
Optimizing module stage8.
Optimizing module stage7.
Optimizing module stage6.
Optimizing module stage5.
Optimizing module stage4.
Optimizing module stage3.
Optimizing module stage2.
Optimizing module stage1.
Optimizing module stage0.
Optimizing module GenPPRow31.
Optimizing module GenPPRow30.
Optimizing module GenPPRow29.
Optimizing module GenPPRow28.
Optimizing module GenPPRow27.
Optimizing module GenPPRow26.
Optimizing module GenPPRow25.
Optimizing module GenPPRow24.
Optimizing module GenPPRow23.
Optimizing module GenPPRow22.
Optimizing module GenPPRow21.
Optimizing module GenPPRow20.
Optimizing module GenPPRow19.
Optimizing module GenPPRow18.
Optimizing module GenPPRow17.
Optimizing module GenPPRow16.
Optimizing module GenPPRow15.
Optimizing module GenPPRow14.
Optimizing module GenPPRow13.
Optimizing module GenPPRow12.
Optimizing module GenPPRow11.
Optimizing module GenPPRow10.
Optimizing module GenPPRow9.
Optimizing module GenPPRow8.
Optimizing module GenPPRow7.
Optimizing module GenPPRow6.
Optimizing module GenPPRow5.
Optimizing module GenPPRow4.
Optimizing module GenPPRow3.
Optimizing module GenPPRow2.
Optimizing module GenPPRow1.
Optimizing module GenPPRow0.
Optimizing module full_adder.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DaddaMultiplier'.
Finding identical cells in module `\FinalSum'.
Finding identical cells in module `\stage30'.
Finding identical cells in module `\stage29'.
Finding identical cells in module `\stage28'.
Finding identical cells in module `\stage27'.
Finding identical cells in module `\stage26'.
Finding identical cells in module `\stage25'.
Finding identical cells in module `\stage24'.
Finding identical cells in module `\stage23'.
Finding identical cells in module `\stage22'.
Finding identical cells in module `\stage21'.
Finding identical cells in module `\stage20'.
Finding identical cells in module `\stage19'.
Finding identical cells in module `\stage18'.
Finding identical cells in module `\stage17'.
Finding identical cells in module `\stage16'.
Finding identical cells in module `\stage15'.
Finding identical cells in module `\stage14'.
Finding identical cells in module `\stage13'.
Finding identical cells in module `\stage12'.
Finding identical cells in module `\stage11'.
Finding identical cells in module `\stage10'.
Finding identical cells in module `\stage9'.
Finding identical cells in module `\stage8'.
Finding identical cells in module `\stage7'.
Finding identical cells in module `\stage6'.
Finding identical cells in module `\stage5'.
Finding identical cells in module `\stage4'.
Finding identical cells in module `\stage3'.
Finding identical cells in module `\stage2'.
Finding identical cells in module `\stage1'.
Finding identical cells in module `\stage0'.
Finding identical cells in module `\GenPPRow31'.
Finding identical cells in module `\GenPPRow30'.
Finding identical cells in module `\GenPPRow29'.
Finding identical cells in module `\GenPPRow28'.
Finding identical cells in module `\GenPPRow27'.
Finding identical cells in module `\GenPPRow26'.
Finding identical cells in module `\GenPPRow25'.
Finding identical cells in module `\GenPPRow24'.
Finding identical cells in module `\GenPPRow23'.
Finding identical cells in module `\GenPPRow22'.
Finding identical cells in module `\GenPPRow21'.
Finding identical cells in module `\GenPPRow20'.
Finding identical cells in module `\GenPPRow19'.
Finding identical cells in module `\GenPPRow18'.
Finding identical cells in module `\GenPPRow17'.
Finding identical cells in module `\GenPPRow16'.
Finding identical cells in module `\GenPPRow15'.
Finding identical cells in module `\GenPPRow14'.
Finding identical cells in module `\GenPPRow13'.
Finding identical cells in module `\GenPPRow12'.
Finding identical cells in module `\GenPPRow11'.
Finding identical cells in module `\GenPPRow10'.
Finding identical cells in module `\GenPPRow9'.
Finding identical cells in module `\GenPPRow8'.
Finding identical cells in module `\GenPPRow7'.
Finding identical cells in module `\GenPPRow6'.
Finding identical cells in module `\GenPPRow5'.
Finding identical cells in module `\GenPPRow4'.
Finding identical cells in module `\GenPPRow3'.
Finding identical cells in module `\GenPPRow2'.
Finding identical cells in module `\GenPPRow1'.
Finding identical cells in module `\GenPPRow0'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DaddaMultiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FinalSum..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage30..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage29..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage28..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage27..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage26..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow30..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow29..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow28..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow27..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow26..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DaddaMultiplier.
  Optimizing cells in module \FinalSum.
  Optimizing cells in module \stage30.
  Optimizing cells in module \stage29.
  Optimizing cells in module \stage28.
  Optimizing cells in module \stage27.
  Optimizing cells in module \stage26.
  Optimizing cells in module \stage25.
  Optimizing cells in module \stage24.
  Optimizing cells in module \stage23.
  Optimizing cells in module \stage22.
  Optimizing cells in module \stage21.
  Optimizing cells in module \stage20.
  Optimizing cells in module \stage19.
  Optimizing cells in module \stage18.
  Optimizing cells in module \stage17.
  Optimizing cells in module \stage16.
  Optimizing cells in module \stage15.
  Optimizing cells in module \stage14.
  Optimizing cells in module \stage13.
  Optimizing cells in module \stage12.
  Optimizing cells in module \stage11.
  Optimizing cells in module \stage10.
  Optimizing cells in module \stage9.
  Optimizing cells in module \stage8.
  Optimizing cells in module \stage7.
  Optimizing cells in module \stage6.
  Optimizing cells in module \stage5.
  Optimizing cells in module \stage4.
  Optimizing cells in module \stage3.
  Optimizing cells in module \stage2.
  Optimizing cells in module \stage1.
  Optimizing cells in module \stage0.
  Optimizing cells in module \GenPPRow31.
  Optimizing cells in module \GenPPRow30.
  Optimizing cells in module \GenPPRow29.
  Optimizing cells in module \GenPPRow28.
  Optimizing cells in module \GenPPRow27.
  Optimizing cells in module \GenPPRow26.
  Optimizing cells in module \GenPPRow25.
  Optimizing cells in module \GenPPRow24.
  Optimizing cells in module \GenPPRow23.
  Optimizing cells in module \GenPPRow22.
  Optimizing cells in module \GenPPRow21.
  Optimizing cells in module \GenPPRow20.
  Optimizing cells in module \GenPPRow19.
  Optimizing cells in module \GenPPRow18.
  Optimizing cells in module \GenPPRow17.
  Optimizing cells in module \GenPPRow16.
  Optimizing cells in module \GenPPRow15.
  Optimizing cells in module \GenPPRow14.
  Optimizing cells in module \GenPPRow13.
  Optimizing cells in module \GenPPRow12.
  Optimizing cells in module \GenPPRow11.
  Optimizing cells in module \GenPPRow10.
  Optimizing cells in module \GenPPRow9.
  Optimizing cells in module \GenPPRow8.
  Optimizing cells in module \GenPPRow7.
  Optimizing cells in module \GenPPRow6.
  Optimizing cells in module \GenPPRow5.
  Optimizing cells in module \GenPPRow4.
  Optimizing cells in module \GenPPRow3.
  Optimizing cells in module \GenPPRow2.
  Optimizing cells in module \GenPPRow1.
  Optimizing cells in module \GenPPRow0.
  Optimizing cells in module \full_adder.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DaddaMultiplier'.
Finding identical cells in module `\FinalSum'.
Finding identical cells in module `\stage30'.
Finding identical cells in module `\stage29'.
Finding identical cells in module `\stage28'.
Finding identical cells in module `\stage27'.
Finding identical cells in module `\stage26'.
Finding identical cells in module `\stage25'.
Finding identical cells in module `\stage24'.
Finding identical cells in module `\stage23'.
Finding identical cells in module `\stage22'.
Finding identical cells in module `\stage21'.
Finding identical cells in module `\stage20'.
Finding identical cells in module `\stage19'.
Finding identical cells in module `\stage18'.
Finding identical cells in module `\stage17'.
Finding identical cells in module `\stage16'.
Finding identical cells in module `\stage15'.
Finding identical cells in module `\stage14'.
Finding identical cells in module `\stage13'.
Finding identical cells in module `\stage12'.
Finding identical cells in module `\stage11'.
Finding identical cells in module `\stage10'.
Finding identical cells in module `\stage9'.
Finding identical cells in module `\stage8'.
Finding identical cells in module `\stage7'.
Finding identical cells in module `\stage6'.
Finding identical cells in module `\stage5'.
Finding identical cells in module `\stage4'.
Finding identical cells in module `\stage3'.
Finding identical cells in module `\stage2'.
Finding identical cells in module `\stage1'.
Finding identical cells in module `\stage0'.
Finding identical cells in module `\GenPPRow31'.
Finding identical cells in module `\GenPPRow30'.
Finding identical cells in module `\GenPPRow29'.
Finding identical cells in module `\GenPPRow28'.
Finding identical cells in module `\GenPPRow27'.
Finding identical cells in module `\GenPPRow26'.
Finding identical cells in module `\GenPPRow25'.
Finding identical cells in module `\GenPPRow24'.
Finding identical cells in module `\GenPPRow23'.
Finding identical cells in module `\GenPPRow22'.
Finding identical cells in module `\GenPPRow21'.
Finding identical cells in module `\GenPPRow20'.
Finding identical cells in module `\GenPPRow19'.
Finding identical cells in module `\GenPPRow18'.
Finding identical cells in module `\GenPPRow17'.
Finding identical cells in module `\GenPPRow16'.
Finding identical cells in module `\GenPPRow15'.
Finding identical cells in module `\GenPPRow14'.
Finding identical cells in module `\GenPPRow13'.
Finding identical cells in module `\GenPPRow12'.
Finding identical cells in module `\GenPPRow11'.
Finding identical cells in module `\GenPPRow10'.
Finding identical cells in module `\GenPPRow9'.
Finding identical cells in module `\GenPPRow8'.
Finding identical cells in module `\GenPPRow7'.
Finding identical cells in module `\GenPPRow6'.
Finding identical cells in module `\GenPPRow5'.
Finding identical cells in module `\GenPPRow4'.
Finding identical cells in module `\GenPPRow3'.
Finding identical cells in module `\GenPPRow2'.
Finding identical cells in module `\GenPPRow1'.
Finding identical cells in module `\GenPPRow0'.
Finding identical cells in module `\full_adder'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DaddaMultiplier..
Finding unused cells or wires in module \FinalSum..
Finding unused cells or wires in module \stage30..
Finding unused cells or wires in module \stage29..
Finding unused cells or wires in module \stage28..
Finding unused cells or wires in module \stage27..
Finding unused cells or wires in module \stage26..
Finding unused cells or wires in module \stage25..
Finding unused cells or wires in module \stage24..
Finding unused cells or wires in module \stage23..
Finding unused cells or wires in module \stage22..
Finding unused cells or wires in module \stage21..
Finding unused cells or wires in module \stage20..
Finding unused cells or wires in module \stage19..
Finding unused cells or wires in module \stage18..
Finding unused cells or wires in module \stage17..
Finding unused cells or wires in module \stage16..
Finding unused cells or wires in module \stage15..
Finding unused cells or wires in module \stage14..
Finding unused cells or wires in module \stage13..
Finding unused cells or wires in module \stage12..
Finding unused cells or wires in module \stage11..
Finding unused cells or wires in module \stage10..
Finding unused cells or wires in module \stage9..
Finding unused cells or wires in module \stage8..
Finding unused cells or wires in module \stage7..
Finding unused cells or wires in module \stage6..
Finding unused cells or wires in module \stage5..
Finding unused cells or wires in module \stage4..
Finding unused cells or wires in module \stage3..
Finding unused cells or wires in module \stage2..
Finding unused cells or wires in module \stage1..
Finding unused cells or wires in module \stage0..
Finding unused cells or wires in module \GenPPRow31..
Finding unused cells or wires in module \GenPPRow30..
Finding unused cells or wires in module \GenPPRow29..
Finding unused cells or wires in module \GenPPRow28..
Finding unused cells or wires in module \GenPPRow27..
Finding unused cells or wires in module \GenPPRow26..
Finding unused cells or wires in module \GenPPRow25..
Finding unused cells or wires in module \GenPPRow24..
Finding unused cells or wires in module \GenPPRow23..
Finding unused cells or wires in module \GenPPRow22..
Finding unused cells or wires in module \GenPPRow21..
Finding unused cells or wires in module \GenPPRow20..
Finding unused cells or wires in module \GenPPRow19..
Finding unused cells or wires in module \GenPPRow18..
Finding unused cells or wires in module \GenPPRow17..
Finding unused cells or wires in module \GenPPRow16..
Finding unused cells or wires in module \GenPPRow15..
Finding unused cells or wires in module \GenPPRow14..
Finding unused cells or wires in module \GenPPRow13..
Finding unused cells or wires in module \GenPPRow12..
Finding unused cells or wires in module \GenPPRow11..
Finding unused cells or wires in module \GenPPRow10..
Finding unused cells or wires in module \GenPPRow9..
Finding unused cells or wires in module \GenPPRow8..
Finding unused cells or wires in module \GenPPRow7..
Finding unused cells or wires in module \GenPPRow6..
Finding unused cells or wires in module \GenPPRow5..
Finding unused cells or wires in module \GenPPRow4..
Finding unused cells or wires in module \GenPPRow3..
Finding unused cells or wires in module \GenPPRow2..
Finding unused cells or wires in module \GenPPRow1..
Finding unused cells or wires in module \GenPPRow0..
Finding unused cells or wires in module \full_adder..
Removed 0 unused cells and 2051 unused wires.
<suppressed ~34 debug messages>

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DaddaMultiplier.
Optimizing module FinalSum.
Optimizing module GenPPRow0.
Optimizing module GenPPRow1.
Optimizing module GenPPRow10.
Optimizing module GenPPRow11.
Optimizing module GenPPRow12.
Optimizing module GenPPRow13.
Optimizing module GenPPRow14.
Optimizing module GenPPRow15.
Optimizing module GenPPRow16.
Optimizing module GenPPRow17.
Optimizing module GenPPRow18.
Optimizing module GenPPRow19.
Optimizing module GenPPRow2.
Optimizing module GenPPRow20.
Optimizing module GenPPRow21.
Optimizing module GenPPRow22.
Optimizing module GenPPRow23.
Optimizing module GenPPRow24.
Optimizing module GenPPRow25.
Optimizing module GenPPRow26.
Optimizing module GenPPRow27.
Optimizing module GenPPRow28.
Optimizing module GenPPRow29.
Optimizing module GenPPRow3.
Optimizing module GenPPRow30.
Optimizing module GenPPRow31.
Optimizing module GenPPRow4.
Optimizing module GenPPRow5.
Optimizing module GenPPRow6.
Optimizing module GenPPRow7.
Optimizing module GenPPRow8.
Optimizing module GenPPRow9.
Optimizing module full_adder.
Optimizing module stage0.
Optimizing module stage1.
Optimizing module stage10.
Optimizing module stage11.
Optimizing module stage12.
Optimizing module stage13.
Optimizing module stage14.
Optimizing module stage15.
Optimizing module stage16.
Optimizing module stage17.
Optimizing module stage18.
Optimizing module stage19.
Optimizing module stage2.
Optimizing module stage20.
Optimizing module stage21.
Optimizing module stage22.
Optimizing module stage23.
Optimizing module stage24.
Optimizing module stage25.
Optimizing module stage26.
Optimizing module stage27.
Optimizing module stage28.
Optimizing module stage29.
Optimizing module stage3.
Optimizing module stage30.
Optimizing module stage4.
Optimizing module stage5.
Optimizing module stage6.
Optimizing module stage7.
Optimizing module stage8.
Optimizing module stage9.

8.9. Rerunning OPT passes. (Maybe there is more to do..)

8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DaddaMultiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FinalSum..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow26..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow27..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow28..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow29..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow30..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage26..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage27..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage28..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage29..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage30..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DaddaMultiplier.
  Optimizing cells in module \FinalSum.
  Optimizing cells in module \GenPPRow0.
  Optimizing cells in module \GenPPRow1.
  Optimizing cells in module \GenPPRow10.
  Optimizing cells in module \GenPPRow11.
  Optimizing cells in module \GenPPRow12.
  Optimizing cells in module \GenPPRow13.
  Optimizing cells in module \GenPPRow14.
  Optimizing cells in module \GenPPRow15.
  Optimizing cells in module \GenPPRow16.
  Optimizing cells in module \GenPPRow17.
  Optimizing cells in module \GenPPRow18.
  Optimizing cells in module \GenPPRow19.
  Optimizing cells in module \GenPPRow2.
  Optimizing cells in module \GenPPRow20.
  Optimizing cells in module \GenPPRow21.
  Optimizing cells in module \GenPPRow22.
  Optimizing cells in module \GenPPRow23.
  Optimizing cells in module \GenPPRow24.
  Optimizing cells in module \GenPPRow25.
  Optimizing cells in module \GenPPRow26.
  Optimizing cells in module \GenPPRow27.
  Optimizing cells in module \GenPPRow28.
  Optimizing cells in module \GenPPRow29.
  Optimizing cells in module \GenPPRow3.
  Optimizing cells in module \GenPPRow30.
  Optimizing cells in module \GenPPRow31.
  Optimizing cells in module \GenPPRow4.
  Optimizing cells in module \GenPPRow5.
  Optimizing cells in module \GenPPRow6.
  Optimizing cells in module \GenPPRow7.
  Optimizing cells in module \GenPPRow8.
  Optimizing cells in module \GenPPRow9.
  Optimizing cells in module \full_adder.
  Optimizing cells in module \stage0.
  Optimizing cells in module \stage1.
  Optimizing cells in module \stage10.
  Optimizing cells in module \stage11.
  Optimizing cells in module \stage12.
  Optimizing cells in module \stage13.
  Optimizing cells in module \stage14.
  Optimizing cells in module \stage15.
  Optimizing cells in module \stage16.
  Optimizing cells in module \stage17.
  Optimizing cells in module \stage18.
  Optimizing cells in module \stage19.
  Optimizing cells in module \stage2.
  Optimizing cells in module \stage20.
  Optimizing cells in module \stage21.
  Optimizing cells in module \stage22.
  Optimizing cells in module \stage23.
  Optimizing cells in module \stage24.
  Optimizing cells in module \stage25.
  Optimizing cells in module \stage26.
  Optimizing cells in module \stage27.
  Optimizing cells in module \stage28.
  Optimizing cells in module \stage29.
  Optimizing cells in module \stage3.
  Optimizing cells in module \stage30.
  Optimizing cells in module \stage4.
  Optimizing cells in module \stage5.
  Optimizing cells in module \stage6.
  Optimizing cells in module \stage7.
  Optimizing cells in module \stage8.
  Optimizing cells in module \stage9.
Performed a total of 0 changes.

8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DaddaMultiplier'.
Finding identical cells in module `\FinalSum'.
Finding identical cells in module `\GenPPRow0'.
Finding identical cells in module `\GenPPRow1'.
Finding identical cells in module `\GenPPRow10'.
Finding identical cells in module `\GenPPRow11'.
Finding identical cells in module `\GenPPRow12'.
Finding identical cells in module `\GenPPRow13'.
Finding identical cells in module `\GenPPRow14'.
Finding identical cells in module `\GenPPRow15'.
Finding identical cells in module `\GenPPRow16'.
Finding identical cells in module `\GenPPRow17'.
Finding identical cells in module `\GenPPRow18'.
Finding identical cells in module `\GenPPRow19'.
Finding identical cells in module `\GenPPRow2'.
Finding identical cells in module `\GenPPRow20'.
Finding identical cells in module `\GenPPRow21'.
Finding identical cells in module `\GenPPRow22'.
Finding identical cells in module `\GenPPRow23'.
Finding identical cells in module `\GenPPRow24'.
Finding identical cells in module `\GenPPRow25'.
Finding identical cells in module `\GenPPRow26'.
Finding identical cells in module `\GenPPRow27'.
Finding identical cells in module `\GenPPRow28'.
Finding identical cells in module `\GenPPRow29'.
Finding identical cells in module `\GenPPRow3'.
Finding identical cells in module `\GenPPRow30'.
Finding identical cells in module `\GenPPRow31'.
Finding identical cells in module `\GenPPRow4'.
Finding identical cells in module `\GenPPRow5'.
Finding identical cells in module `\GenPPRow6'.
Finding identical cells in module `\GenPPRow7'.
Finding identical cells in module `\GenPPRow8'.
Finding identical cells in module `\GenPPRow9'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\stage0'.
Finding identical cells in module `\stage1'.
Finding identical cells in module `\stage10'.
Finding identical cells in module `\stage11'.
Finding identical cells in module `\stage12'.
Finding identical cells in module `\stage13'.
Finding identical cells in module `\stage14'.
Finding identical cells in module `\stage15'.
Finding identical cells in module `\stage16'.
Finding identical cells in module `\stage17'.
Finding identical cells in module `\stage18'.
Finding identical cells in module `\stage19'.
Finding identical cells in module `\stage2'.
Finding identical cells in module `\stage20'.
Finding identical cells in module `\stage21'.
Finding identical cells in module `\stage22'.
Finding identical cells in module `\stage23'.
Finding identical cells in module `\stage24'.
Finding identical cells in module `\stage25'.
Finding identical cells in module `\stage26'.
Finding identical cells in module `\stage27'.
Finding identical cells in module `\stage28'.
Finding identical cells in module `\stage29'.
Finding identical cells in module `\stage3'.
Finding identical cells in module `\stage30'.
Finding identical cells in module `\stage4'.
Finding identical cells in module `\stage5'.
Finding identical cells in module `\stage6'.
Finding identical cells in module `\stage7'.
Finding identical cells in module `\stage8'.
Finding identical cells in module `\stage9'.
Removed a total of 0 cells.

8.13. Executing OPT_DFF pass (perform DFF optimizations).

8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DaddaMultiplier..
Finding unused cells or wires in module \FinalSum..
Finding unused cells or wires in module \GenPPRow0..
Finding unused cells or wires in module \GenPPRow1..
Finding unused cells or wires in module \GenPPRow10..
Finding unused cells or wires in module \GenPPRow11..
Finding unused cells or wires in module \GenPPRow12..
Finding unused cells or wires in module \GenPPRow13..
Finding unused cells or wires in module \GenPPRow14..
Finding unused cells or wires in module \GenPPRow15..
Finding unused cells or wires in module \GenPPRow16..
Finding unused cells or wires in module \GenPPRow17..
Finding unused cells or wires in module \GenPPRow18..
Finding unused cells or wires in module \GenPPRow19..
Finding unused cells or wires in module \GenPPRow2..
Finding unused cells or wires in module \GenPPRow20..
Finding unused cells or wires in module \GenPPRow21..
Finding unused cells or wires in module \GenPPRow22..
Finding unused cells or wires in module \GenPPRow23..
Finding unused cells or wires in module \GenPPRow24..
Finding unused cells or wires in module \GenPPRow25..
Finding unused cells or wires in module \GenPPRow26..
Finding unused cells or wires in module \GenPPRow27..
Finding unused cells or wires in module \GenPPRow28..
Finding unused cells or wires in module \GenPPRow29..
Finding unused cells or wires in module \GenPPRow3..
Finding unused cells or wires in module \GenPPRow30..
Finding unused cells or wires in module \GenPPRow31..
Finding unused cells or wires in module \GenPPRow4..
Finding unused cells or wires in module \GenPPRow5..
Finding unused cells or wires in module \GenPPRow6..
Finding unused cells or wires in module \GenPPRow7..
Finding unused cells or wires in module \GenPPRow8..
Finding unused cells or wires in module \GenPPRow9..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \stage0..
Finding unused cells or wires in module \stage1..
Finding unused cells or wires in module \stage10..
Finding unused cells or wires in module \stage11..
Finding unused cells or wires in module \stage12..
Finding unused cells or wires in module \stage13..
Finding unused cells or wires in module \stage14..
Finding unused cells or wires in module \stage15..
Finding unused cells or wires in module \stage16..
Finding unused cells or wires in module \stage17..
Finding unused cells or wires in module \stage18..
Finding unused cells or wires in module \stage19..
Finding unused cells or wires in module \stage2..
Finding unused cells or wires in module \stage20..
Finding unused cells or wires in module \stage21..
Finding unused cells or wires in module \stage22..
Finding unused cells or wires in module \stage23..
Finding unused cells or wires in module \stage24..
Finding unused cells or wires in module \stage25..
Finding unused cells or wires in module \stage26..
Finding unused cells or wires in module \stage27..
Finding unused cells or wires in module \stage28..
Finding unused cells or wires in module \stage29..
Finding unused cells or wires in module \stage3..
Finding unused cells or wires in module \stage30..
Finding unused cells or wires in module \stage4..
Finding unused cells or wires in module \stage5..
Finding unused cells or wires in module \stage6..
Finding unused cells or wires in module \stage7..
Finding unused cells or wires in module \stage8..
Finding unused cells or wires in module \stage9..

8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module DaddaMultiplier.
Optimizing module FinalSum.
Optimizing module GenPPRow0.
Optimizing module GenPPRow1.
Optimizing module GenPPRow10.
Optimizing module GenPPRow11.
Optimizing module GenPPRow12.
Optimizing module GenPPRow13.
Optimizing module GenPPRow14.
Optimizing module GenPPRow15.
Optimizing module GenPPRow16.
Optimizing module GenPPRow17.
Optimizing module GenPPRow18.
Optimizing module GenPPRow19.
Optimizing module GenPPRow2.
Optimizing module GenPPRow20.
Optimizing module GenPPRow21.
Optimizing module GenPPRow22.
Optimizing module GenPPRow23.
Optimizing module GenPPRow24.
Optimizing module GenPPRow25.
Optimizing module GenPPRow26.
Optimizing module GenPPRow27.
Optimizing module GenPPRow28.
Optimizing module GenPPRow29.
Optimizing module GenPPRow3.
Optimizing module GenPPRow30.
Optimizing module GenPPRow31.
Optimizing module GenPPRow4.
Optimizing module GenPPRow5.
Optimizing module GenPPRow6.
Optimizing module GenPPRow7.
Optimizing module GenPPRow8.
Optimizing module GenPPRow9.
Optimizing module full_adder.
Optimizing module stage0.
Optimizing module stage1.
Optimizing module stage10.
Optimizing module stage11.
Optimizing module stage12.
Optimizing module stage13.
Optimizing module stage14.
Optimizing module stage15.
Optimizing module stage16.
Optimizing module stage17.
Optimizing module stage18.
Optimizing module stage19.
Optimizing module stage2.
Optimizing module stage20.
Optimizing module stage21.
Optimizing module stage22.
Optimizing module stage23.
Optimizing module stage24.
Optimizing module stage25.
Optimizing module stage26.
Optimizing module stage27.
Optimizing module stage28.
Optimizing module stage29.
Optimizing module stage3.
Optimizing module stage30.
Optimizing module stage4.
Optimizing module stage5.
Optimizing module stage6.
Optimizing module stage7.
Optimizing module stage8.
Optimizing module stage9.

8.16. Finished fast OPT passes. (There is nothing left to do.)

9. Executing FSM pass (extract and optimize FSM).

9.1. Executing FSM_DETECT pass (finding FSMs in design).

9.2. Executing FSM_EXTRACT pass (extracting FSM from design).

9.3. Executing FSM_OPT pass (simple optimizations of FSMs).

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DaddaMultiplier..
Finding unused cells or wires in module \FinalSum..
Finding unused cells or wires in module \GenPPRow0..
Finding unused cells or wires in module \GenPPRow1..
Finding unused cells or wires in module \GenPPRow10..
Finding unused cells or wires in module \GenPPRow11..
Finding unused cells or wires in module \GenPPRow12..
Finding unused cells or wires in module \GenPPRow13..
Finding unused cells or wires in module \GenPPRow14..
Finding unused cells or wires in module \GenPPRow15..
Finding unused cells or wires in module \GenPPRow16..
Finding unused cells or wires in module \GenPPRow17..
Finding unused cells or wires in module \GenPPRow18..
Finding unused cells or wires in module \GenPPRow19..
Finding unused cells or wires in module \GenPPRow2..
Finding unused cells or wires in module \GenPPRow20..
Finding unused cells or wires in module \GenPPRow21..
Finding unused cells or wires in module \GenPPRow22..
Finding unused cells or wires in module \GenPPRow23..
Finding unused cells or wires in module \GenPPRow24..
Finding unused cells or wires in module \GenPPRow25..
Finding unused cells or wires in module \GenPPRow26..
Finding unused cells or wires in module \GenPPRow27..
Finding unused cells or wires in module \GenPPRow28..
Finding unused cells or wires in module \GenPPRow29..
Finding unused cells or wires in module \GenPPRow3..
Finding unused cells or wires in module \GenPPRow30..
Finding unused cells or wires in module \GenPPRow31..
Finding unused cells or wires in module \GenPPRow4..
Finding unused cells or wires in module \GenPPRow5..
Finding unused cells or wires in module \GenPPRow6..
Finding unused cells or wires in module \GenPPRow7..
Finding unused cells or wires in module \GenPPRow8..
Finding unused cells or wires in module \GenPPRow9..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \stage0..
Finding unused cells or wires in module \stage1..
Finding unused cells or wires in module \stage10..
Finding unused cells or wires in module \stage11..
Finding unused cells or wires in module \stage12..
Finding unused cells or wires in module \stage13..
Finding unused cells or wires in module \stage14..
Finding unused cells or wires in module \stage15..
Finding unused cells or wires in module \stage16..
Finding unused cells or wires in module \stage17..
Finding unused cells or wires in module \stage18..
Finding unused cells or wires in module \stage19..
Finding unused cells or wires in module \stage2..
Finding unused cells or wires in module \stage20..
Finding unused cells or wires in module \stage21..
Finding unused cells or wires in module \stage22..
Finding unused cells or wires in module \stage23..
Finding unused cells or wires in module \stage24..
Finding unused cells or wires in module \stage25..
Finding unused cells or wires in module \stage26..
Finding unused cells or wires in module \stage27..
Finding unused cells or wires in module \stage28..
Finding unused cells or wires in module \stage29..
Finding unused cells or wires in module \stage3..
Finding unused cells or wires in module \stage30..
Finding unused cells or wires in module \stage4..
Finding unused cells or wires in module \stage5..
Finding unused cells or wires in module \stage6..
Finding unused cells or wires in module \stage7..
Finding unused cells or wires in module \stage8..
Finding unused cells or wires in module \stage9..

9.5. Executing FSM_OPT pass (simple optimizations of FSMs).

9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DaddaMultiplier.
Optimizing module FinalSum.
Optimizing module GenPPRow0.
Optimizing module GenPPRow1.
Optimizing module GenPPRow10.
Optimizing module GenPPRow11.
Optimizing module GenPPRow12.
Optimizing module GenPPRow13.
Optimizing module GenPPRow14.
Optimizing module GenPPRow15.
Optimizing module GenPPRow16.
Optimizing module GenPPRow17.
Optimizing module GenPPRow18.
Optimizing module GenPPRow19.
Optimizing module GenPPRow2.
Optimizing module GenPPRow20.
Optimizing module GenPPRow21.
Optimizing module GenPPRow22.
Optimizing module GenPPRow23.
Optimizing module GenPPRow24.
Optimizing module GenPPRow25.
Optimizing module GenPPRow26.
Optimizing module GenPPRow27.
Optimizing module GenPPRow28.
Optimizing module GenPPRow29.
Optimizing module GenPPRow3.
Optimizing module GenPPRow30.
Optimizing module GenPPRow31.
Optimizing module GenPPRow4.
Optimizing module GenPPRow5.
Optimizing module GenPPRow6.
Optimizing module GenPPRow7.
Optimizing module GenPPRow8.
Optimizing module GenPPRow9.
Optimizing module full_adder.
Optimizing module stage0.
Optimizing module stage1.
Optimizing module stage10.
Optimizing module stage11.
Optimizing module stage12.
Optimizing module stage13.
Optimizing module stage14.
Optimizing module stage15.
Optimizing module stage16.
Optimizing module stage17.
Optimizing module stage18.
Optimizing module stage19.
Optimizing module stage2.
Optimizing module stage20.
Optimizing module stage21.
Optimizing module stage22.
Optimizing module stage23.
Optimizing module stage24.
Optimizing module stage25.
Optimizing module stage26.
Optimizing module stage27.
Optimizing module stage28.
Optimizing module stage29.
Optimizing module stage3.
Optimizing module stage30.
Optimizing module stage4.
Optimizing module stage5.
Optimizing module stage6.
Optimizing module stage7.
Optimizing module stage8.
Optimizing module stage9.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DaddaMultiplier'.
Finding identical cells in module `\FinalSum'.
Finding identical cells in module `\GenPPRow0'.
Finding identical cells in module `\GenPPRow1'.
Finding identical cells in module `\GenPPRow10'.
Finding identical cells in module `\GenPPRow11'.
Finding identical cells in module `\GenPPRow12'.
Finding identical cells in module `\GenPPRow13'.
Finding identical cells in module `\GenPPRow14'.
Finding identical cells in module `\GenPPRow15'.
Finding identical cells in module `\GenPPRow16'.
Finding identical cells in module `\GenPPRow17'.
Finding identical cells in module `\GenPPRow18'.
Finding identical cells in module `\GenPPRow19'.
Finding identical cells in module `\GenPPRow2'.
Finding identical cells in module `\GenPPRow20'.
Finding identical cells in module `\GenPPRow21'.
Finding identical cells in module `\GenPPRow22'.
Finding identical cells in module `\GenPPRow23'.
Finding identical cells in module `\GenPPRow24'.
Finding identical cells in module `\GenPPRow25'.
Finding identical cells in module `\GenPPRow26'.
Finding identical cells in module `\GenPPRow27'.
Finding identical cells in module `\GenPPRow28'.
Finding identical cells in module `\GenPPRow29'.
Finding identical cells in module `\GenPPRow3'.
Finding identical cells in module `\GenPPRow30'.
Finding identical cells in module `\GenPPRow31'.
Finding identical cells in module `\GenPPRow4'.
Finding identical cells in module `\GenPPRow5'.
Finding identical cells in module `\GenPPRow6'.
Finding identical cells in module `\GenPPRow7'.
Finding identical cells in module `\GenPPRow8'.
Finding identical cells in module `\GenPPRow9'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\stage0'.
Finding identical cells in module `\stage1'.
Finding identical cells in module `\stage10'.
Finding identical cells in module `\stage11'.
Finding identical cells in module `\stage12'.
Finding identical cells in module `\stage13'.
Finding identical cells in module `\stage14'.
Finding identical cells in module `\stage15'.
Finding identical cells in module `\stage16'.
Finding identical cells in module `\stage17'.
Finding identical cells in module `\stage18'.
Finding identical cells in module `\stage19'.
Finding identical cells in module `\stage2'.
Finding identical cells in module `\stage20'.
Finding identical cells in module `\stage21'.
Finding identical cells in module `\stage22'.
Finding identical cells in module `\stage23'.
Finding identical cells in module `\stage24'.
Finding identical cells in module `\stage25'.
Finding identical cells in module `\stage26'.
Finding identical cells in module `\stage27'.
Finding identical cells in module `\stage28'.
Finding identical cells in module `\stage29'.
Finding identical cells in module `\stage3'.
Finding identical cells in module `\stage30'.
Finding identical cells in module `\stage4'.
Finding identical cells in module `\stage5'.
Finding identical cells in module `\stage6'.
Finding identical cells in module `\stage7'.
Finding identical cells in module `\stage8'.
Finding identical cells in module `\stage9'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DaddaMultiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FinalSum..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow26..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow27..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow28..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow29..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow30..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage26..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage27..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage28..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage29..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage30..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DaddaMultiplier.
  Optimizing cells in module \FinalSum.
  Optimizing cells in module \GenPPRow0.
  Optimizing cells in module \GenPPRow1.
  Optimizing cells in module \GenPPRow10.
  Optimizing cells in module \GenPPRow11.
  Optimizing cells in module \GenPPRow12.
  Optimizing cells in module \GenPPRow13.
  Optimizing cells in module \GenPPRow14.
  Optimizing cells in module \GenPPRow15.
  Optimizing cells in module \GenPPRow16.
  Optimizing cells in module \GenPPRow17.
  Optimizing cells in module \GenPPRow18.
  Optimizing cells in module \GenPPRow19.
  Optimizing cells in module \GenPPRow2.
  Optimizing cells in module \GenPPRow20.
  Optimizing cells in module \GenPPRow21.
  Optimizing cells in module \GenPPRow22.
  Optimizing cells in module \GenPPRow23.
  Optimizing cells in module \GenPPRow24.
  Optimizing cells in module \GenPPRow25.
  Optimizing cells in module \GenPPRow26.
  Optimizing cells in module \GenPPRow27.
  Optimizing cells in module \GenPPRow28.
  Optimizing cells in module \GenPPRow29.
  Optimizing cells in module \GenPPRow3.
  Optimizing cells in module \GenPPRow30.
  Optimizing cells in module \GenPPRow31.
  Optimizing cells in module \GenPPRow4.
  Optimizing cells in module \GenPPRow5.
  Optimizing cells in module \GenPPRow6.
  Optimizing cells in module \GenPPRow7.
  Optimizing cells in module \GenPPRow8.
  Optimizing cells in module \GenPPRow9.
  Optimizing cells in module \full_adder.
  Optimizing cells in module \stage0.
  Optimizing cells in module \stage1.
  Optimizing cells in module \stage10.
  Optimizing cells in module \stage11.
  Optimizing cells in module \stage12.
  Optimizing cells in module \stage13.
  Optimizing cells in module \stage14.
  Optimizing cells in module \stage15.
  Optimizing cells in module \stage16.
  Optimizing cells in module \stage17.
  Optimizing cells in module \stage18.
  Optimizing cells in module \stage19.
  Optimizing cells in module \stage2.
  Optimizing cells in module \stage20.
  Optimizing cells in module \stage21.
  Optimizing cells in module \stage22.
  Optimizing cells in module \stage23.
  Optimizing cells in module \stage24.
  Optimizing cells in module \stage25.
  Optimizing cells in module \stage26.
  Optimizing cells in module \stage27.
  Optimizing cells in module \stage28.
  Optimizing cells in module \stage29.
  Optimizing cells in module \stage3.
  Optimizing cells in module \stage30.
  Optimizing cells in module \stage4.
  Optimizing cells in module \stage5.
  Optimizing cells in module \stage6.
  Optimizing cells in module \stage7.
  Optimizing cells in module \stage8.
  Optimizing cells in module \stage9.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DaddaMultiplier'.
Finding identical cells in module `\FinalSum'.
Finding identical cells in module `\GenPPRow0'.
Finding identical cells in module `\GenPPRow1'.
Finding identical cells in module `\GenPPRow10'.
Finding identical cells in module `\GenPPRow11'.
Finding identical cells in module `\GenPPRow12'.
Finding identical cells in module `\GenPPRow13'.
Finding identical cells in module `\GenPPRow14'.
Finding identical cells in module `\GenPPRow15'.
Finding identical cells in module `\GenPPRow16'.
Finding identical cells in module `\GenPPRow17'.
Finding identical cells in module `\GenPPRow18'.
Finding identical cells in module `\GenPPRow19'.
Finding identical cells in module `\GenPPRow2'.
Finding identical cells in module `\GenPPRow20'.
Finding identical cells in module `\GenPPRow21'.
Finding identical cells in module `\GenPPRow22'.
Finding identical cells in module `\GenPPRow23'.
Finding identical cells in module `\GenPPRow24'.
Finding identical cells in module `\GenPPRow25'.
Finding identical cells in module `\GenPPRow26'.
Finding identical cells in module `\GenPPRow27'.
Finding identical cells in module `\GenPPRow28'.
Finding identical cells in module `\GenPPRow29'.
Finding identical cells in module `\GenPPRow3'.
Finding identical cells in module `\GenPPRow30'.
Finding identical cells in module `\GenPPRow31'.
Finding identical cells in module `\GenPPRow4'.
Finding identical cells in module `\GenPPRow5'.
Finding identical cells in module `\GenPPRow6'.
Finding identical cells in module `\GenPPRow7'.
Finding identical cells in module `\GenPPRow8'.
Finding identical cells in module `\GenPPRow9'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\stage0'.
Finding identical cells in module `\stage1'.
Finding identical cells in module `\stage10'.
Finding identical cells in module `\stage11'.
Finding identical cells in module `\stage12'.
Finding identical cells in module `\stage13'.
Finding identical cells in module `\stage14'.
Finding identical cells in module `\stage15'.
Finding identical cells in module `\stage16'.
Finding identical cells in module `\stage17'.
Finding identical cells in module `\stage18'.
Finding identical cells in module `\stage19'.
Finding identical cells in module `\stage2'.
Finding identical cells in module `\stage20'.
Finding identical cells in module `\stage21'.
Finding identical cells in module `\stage22'.
Finding identical cells in module `\stage23'.
Finding identical cells in module `\stage24'.
Finding identical cells in module `\stage25'.
Finding identical cells in module `\stage26'.
Finding identical cells in module `\stage27'.
Finding identical cells in module `\stage28'.
Finding identical cells in module `\stage29'.
Finding identical cells in module `\stage3'.
Finding identical cells in module `\stage30'.
Finding identical cells in module `\stage4'.
Finding identical cells in module `\stage5'.
Finding identical cells in module `\stage6'.
Finding identical cells in module `\stage7'.
Finding identical cells in module `\stage8'.
Finding identical cells in module `\stage9'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DaddaMultiplier..
Finding unused cells or wires in module \FinalSum..
Finding unused cells or wires in module \GenPPRow0..
Finding unused cells or wires in module \GenPPRow1..
Finding unused cells or wires in module \GenPPRow10..
Finding unused cells or wires in module \GenPPRow11..
Finding unused cells or wires in module \GenPPRow12..
Finding unused cells or wires in module \GenPPRow13..
Finding unused cells or wires in module \GenPPRow14..
Finding unused cells or wires in module \GenPPRow15..
Finding unused cells or wires in module \GenPPRow16..
Finding unused cells or wires in module \GenPPRow17..
Finding unused cells or wires in module \GenPPRow18..
Finding unused cells or wires in module \GenPPRow19..
Finding unused cells or wires in module \GenPPRow2..
Finding unused cells or wires in module \GenPPRow20..
Finding unused cells or wires in module \GenPPRow21..
Finding unused cells or wires in module \GenPPRow22..
Finding unused cells or wires in module \GenPPRow23..
Finding unused cells or wires in module \GenPPRow24..
Finding unused cells or wires in module \GenPPRow25..
Finding unused cells or wires in module \GenPPRow26..
Finding unused cells or wires in module \GenPPRow27..
Finding unused cells or wires in module \GenPPRow28..
Finding unused cells or wires in module \GenPPRow29..
Finding unused cells or wires in module \GenPPRow3..
Finding unused cells or wires in module \GenPPRow30..
Finding unused cells or wires in module \GenPPRow31..
Finding unused cells or wires in module \GenPPRow4..
Finding unused cells or wires in module \GenPPRow5..
Finding unused cells or wires in module \GenPPRow6..
Finding unused cells or wires in module \GenPPRow7..
Finding unused cells or wires in module \GenPPRow8..
Finding unused cells or wires in module \GenPPRow9..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \stage0..
Finding unused cells or wires in module \stage1..
Finding unused cells or wires in module \stage10..
Finding unused cells or wires in module \stage11..
Finding unused cells or wires in module \stage12..
Finding unused cells or wires in module \stage13..
Finding unused cells or wires in module \stage14..
Finding unused cells or wires in module \stage15..
Finding unused cells or wires in module \stage16..
Finding unused cells or wires in module \stage17..
Finding unused cells or wires in module \stage18..
Finding unused cells or wires in module \stage19..
Finding unused cells or wires in module \stage2..
Finding unused cells or wires in module \stage20..
Finding unused cells or wires in module \stage21..
Finding unused cells or wires in module \stage22..
Finding unused cells or wires in module \stage23..
Finding unused cells or wires in module \stage24..
Finding unused cells or wires in module \stage25..
Finding unused cells or wires in module \stage26..
Finding unused cells or wires in module \stage27..
Finding unused cells or wires in module \stage28..
Finding unused cells or wires in module \stage29..
Finding unused cells or wires in module \stage3..
Finding unused cells or wires in module \stage30..
Finding unused cells or wires in module \stage4..
Finding unused cells or wires in module \stage5..
Finding unused cells or wires in module \stage6..
Finding unused cells or wires in module \stage7..
Finding unused cells or wires in module \stage8..
Finding unused cells or wires in module \stage9..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DaddaMultiplier.
Optimizing module FinalSum.
Optimizing module GenPPRow0.
Optimizing module GenPPRow1.
Optimizing module GenPPRow10.
Optimizing module GenPPRow11.
Optimizing module GenPPRow12.
Optimizing module GenPPRow13.
Optimizing module GenPPRow14.
Optimizing module GenPPRow15.
Optimizing module GenPPRow16.
Optimizing module GenPPRow17.
Optimizing module GenPPRow18.
Optimizing module GenPPRow19.
Optimizing module GenPPRow2.
Optimizing module GenPPRow20.
Optimizing module GenPPRow21.
Optimizing module GenPPRow22.
Optimizing module GenPPRow23.
Optimizing module GenPPRow24.
Optimizing module GenPPRow25.
Optimizing module GenPPRow26.
Optimizing module GenPPRow27.
Optimizing module GenPPRow28.
Optimizing module GenPPRow29.
Optimizing module GenPPRow3.
Optimizing module GenPPRow30.
Optimizing module GenPPRow31.
Optimizing module GenPPRow4.
Optimizing module GenPPRow5.
Optimizing module GenPPRow6.
Optimizing module GenPPRow7.
Optimizing module GenPPRow8.
Optimizing module GenPPRow9.
Optimizing module full_adder.
Optimizing module stage0.
Optimizing module stage1.
Optimizing module stage10.
Optimizing module stage11.
Optimizing module stage12.
Optimizing module stage13.
Optimizing module stage14.
Optimizing module stage15.
Optimizing module stage16.
Optimizing module stage17.
Optimizing module stage18.
Optimizing module stage19.
Optimizing module stage2.
Optimizing module stage20.
Optimizing module stage21.
Optimizing module stage22.
Optimizing module stage23.
Optimizing module stage24.
Optimizing module stage25.
Optimizing module stage26.
Optimizing module stage27.
Optimizing module stage28.
Optimizing module stage29.
Optimizing module stage3.
Optimizing module stage30.
Optimizing module stage4.
Optimizing module stage5.
Optimizing module stage6.
Optimizing module stage7.
Optimizing module stage8.
Optimizing module stage9.

10.9. Finished fast OPT passes. (There is nothing left to do.)

11. Executing MEMORY pass.

11.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DaddaMultiplier..
Finding unused cells or wires in module \FinalSum..
Finding unused cells or wires in module \GenPPRow0..
Finding unused cells or wires in module \GenPPRow1..
Finding unused cells or wires in module \GenPPRow10..
Finding unused cells or wires in module \GenPPRow11..
Finding unused cells or wires in module \GenPPRow12..
Finding unused cells or wires in module \GenPPRow13..
Finding unused cells or wires in module \GenPPRow14..
Finding unused cells or wires in module \GenPPRow15..
Finding unused cells or wires in module \GenPPRow16..
Finding unused cells or wires in module \GenPPRow17..
Finding unused cells or wires in module \GenPPRow18..
Finding unused cells or wires in module \GenPPRow19..
Finding unused cells or wires in module \GenPPRow2..
Finding unused cells or wires in module \GenPPRow20..
Finding unused cells or wires in module \GenPPRow21..
Finding unused cells or wires in module \GenPPRow22..
Finding unused cells or wires in module \GenPPRow23..
Finding unused cells or wires in module \GenPPRow24..
Finding unused cells or wires in module \GenPPRow25..
Finding unused cells or wires in module \GenPPRow26..
Finding unused cells or wires in module \GenPPRow27..
Finding unused cells or wires in module \GenPPRow28..
Finding unused cells or wires in module \GenPPRow29..
Finding unused cells or wires in module \GenPPRow3..
Finding unused cells or wires in module \GenPPRow30..
Finding unused cells or wires in module \GenPPRow31..
Finding unused cells or wires in module \GenPPRow4..
Finding unused cells or wires in module \GenPPRow5..
Finding unused cells or wires in module \GenPPRow6..
Finding unused cells or wires in module \GenPPRow7..
Finding unused cells or wires in module \GenPPRow8..
Finding unused cells or wires in module \GenPPRow9..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \stage0..
Finding unused cells or wires in module \stage1..
Finding unused cells or wires in module \stage10..
Finding unused cells or wires in module \stage11..
Finding unused cells or wires in module \stage12..
Finding unused cells or wires in module \stage13..
Finding unused cells or wires in module \stage14..
Finding unused cells or wires in module \stage15..
Finding unused cells or wires in module \stage16..
Finding unused cells or wires in module \stage17..
Finding unused cells or wires in module \stage18..
Finding unused cells or wires in module \stage19..
Finding unused cells or wires in module \stage2..
Finding unused cells or wires in module \stage20..
Finding unused cells or wires in module \stage21..
Finding unused cells or wires in module \stage22..
Finding unused cells or wires in module \stage23..
Finding unused cells or wires in module \stage24..
Finding unused cells or wires in module \stage25..
Finding unused cells or wires in module \stage26..
Finding unused cells or wires in module \stage27..
Finding unused cells or wires in module \stage28..
Finding unused cells or wires in module \stage29..
Finding unused cells or wires in module \stage3..
Finding unused cells or wires in module \stage30..
Finding unused cells or wires in module \stage4..
Finding unused cells or wires in module \stage5..
Finding unused cells or wires in module \stage6..
Finding unused cells or wires in module \stage7..
Finding unused cells or wires in module \stage8..
Finding unused cells or wires in module \stage9..

11.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DaddaMultiplier..
Finding unused cells or wires in module \FinalSum..
Finding unused cells or wires in module \GenPPRow0..
Finding unused cells or wires in module \GenPPRow1..
Finding unused cells or wires in module \GenPPRow10..
Finding unused cells or wires in module \GenPPRow11..
Finding unused cells or wires in module \GenPPRow12..
Finding unused cells or wires in module \GenPPRow13..
Finding unused cells or wires in module \GenPPRow14..
Finding unused cells or wires in module \GenPPRow15..
Finding unused cells or wires in module \GenPPRow16..
Finding unused cells or wires in module \GenPPRow17..
Finding unused cells or wires in module \GenPPRow18..
Finding unused cells or wires in module \GenPPRow19..
Finding unused cells or wires in module \GenPPRow2..
Finding unused cells or wires in module \GenPPRow20..
Finding unused cells or wires in module \GenPPRow21..
Finding unused cells or wires in module \GenPPRow22..
Finding unused cells or wires in module \GenPPRow23..
Finding unused cells or wires in module \GenPPRow24..
Finding unused cells or wires in module \GenPPRow25..
Finding unused cells or wires in module \GenPPRow26..
Finding unused cells or wires in module \GenPPRow27..
Finding unused cells or wires in module \GenPPRow28..
Finding unused cells or wires in module \GenPPRow29..
Finding unused cells or wires in module \GenPPRow3..
Finding unused cells or wires in module \GenPPRow30..
Finding unused cells or wires in module \GenPPRow31..
Finding unused cells or wires in module \GenPPRow4..
Finding unused cells or wires in module \GenPPRow5..
Finding unused cells or wires in module \GenPPRow6..
Finding unused cells or wires in module \GenPPRow7..
Finding unused cells or wires in module \GenPPRow8..
Finding unused cells or wires in module \GenPPRow9..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \stage0..
Finding unused cells or wires in module \stage1..
Finding unused cells or wires in module \stage10..
Finding unused cells or wires in module \stage11..
Finding unused cells or wires in module \stage12..
Finding unused cells or wires in module \stage13..
Finding unused cells or wires in module \stage14..
Finding unused cells or wires in module \stage15..
Finding unused cells or wires in module \stage16..
Finding unused cells or wires in module \stage17..
Finding unused cells or wires in module \stage18..
Finding unused cells or wires in module \stage19..
Finding unused cells or wires in module \stage2..
Finding unused cells or wires in module \stage20..
Finding unused cells or wires in module \stage21..
Finding unused cells or wires in module \stage22..
Finding unused cells or wires in module \stage23..
Finding unused cells or wires in module \stage24..
Finding unused cells or wires in module \stage25..
Finding unused cells or wires in module \stage26..
Finding unused cells or wires in module \stage27..
Finding unused cells or wires in module \stage28..
Finding unused cells or wires in module \stage29..
Finding unused cells or wires in module \stage3..
Finding unused cells or wires in module \stage30..
Finding unused cells or wires in module \stage4..
Finding unused cells or wires in module \stage5..
Finding unused cells or wires in module \stage6..
Finding unused cells or wires in module \stage7..
Finding unused cells or wires in module \stage8..
Finding unused cells or wires in module \stage9..

11.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DaddaMultiplier.
Optimizing module FinalSum.
Optimizing module GenPPRow0.
Optimizing module GenPPRow1.
Optimizing module GenPPRow10.
Optimizing module GenPPRow11.
Optimizing module GenPPRow12.
Optimizing module GenPPRow13.
Optimizing module GenPPRow14.
Optimizing module GenPPRow15.
Optimizing module GenPPRow16.
Optimizing module GenPPRow17.
Optimizing module GenPPRow18.
Optimizing module GenPPRow19.
Optimizing module GenPPRow2.
Optimizing module GenPPRow20.
Optimizing module GenPPRow21.
Optimizing module GenPPRow22.
Optimizing module GenPPRow23.
Optimizing module GenPPRow24.
Optimizing module GenPPRow25.
Optimizing module GenPPRow26.
Optimizing module GenPPRow27.
Optimizing module GenPPRow28.
Optimizing module GenPPRow29.
Optimizing module GenPPRow3.
Optimizing module GenPPRow30.
Optimizing module GenPPRow31.
Optimizing module GenPPRow4.
Optimizing module GenPPRow5.
Optimizing module GenPPRow6.
Optimizing module GenPPRow7.
Optimizing module GenPPRow8.
Optimizing module GenPPRow9.
Optimizing module full_adder.
Optimizing module stage0.
Optimizing module stage1.
Optimizing module stage10.
Optimizing module stage11.
Optimizing module stage12.
Optimizing module stage13.
Optimizing module stage14.
Optimizing module stage15.
Optimizing module stage16.
Optimizing module stage17.
Optimizing module stage18.
Optimizing module stage19.
Optimizing module stage2.
Optimizing module stage20.
Optimizing module stage21.
Optimizing module stage22.
Optimizing module stage23.
Optimizing module stage24.
Optimizing module stage25.
Optimizing module stage26.
Optimizing module stage27.
Optimizing module stage28.
Optimizing module stage29.
Optimizing module stage3.
Optimizing module stage30.
Optimizing module stage4.
Optimizing module stage5.
Optimizing module stage6.
Optimizing module stage7.
Optimizing module stage8.
Optimizing module stage9.

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DaddaMultiplier'.
Finding identical cells in module `\FinalSum'.
Finding identical cells in module `\GenPPRow0'.
Finding identical cells in module `\GenPPRow1'.
Finding identical cells in module `\GenPPRow10'.
Finding identical cells in module `\GenPPRow11'.
Finding identical cells in module `\GenPPRow12'.
Finding identical cells in module `\GenPPRow13'.
Finding identical cells in module `\GenPPRow14'.
Finding identical cells in module `\GenPPRow15'.
Finding identical cells in module `\GenPPRow16'.
Finding identical cells in module `\GenPPRow17'.
Finding identical cells in module `\GenPPRow18'.
Finding identical cells in module `\GenPPRow19'.
Finding identical cells in module `\GenPPRow2'.
Finding identical cells in module `\GenPPRow20'.
Finding identical cells in module `\GenPPRow21'.
Finding identical cells in module `\GenPPRow22'.
Finding identical cells in module `\GenPPRow23'.
Finding identical cells in module `\GenPPRow24'.
Finding identical cells in module `\GenPPRow25'.
Finding identical cells in module `\GenPPRow26'.
Finding identical cells in module `\GenPPRow27'.
Finding identical cells in module `\GenPPRow28'.
Finding identical cells in module `\GenPPRow29'.
Finding identical cells in module `\GenPPRow3'.
Finding identical cells in module `\GenPPRow30'.
Finding identical cells in module `\GenPPRow31'.
Finding identical cells in module `\GenPPRow4'.
Finding identical cells in module `\GenPPRow5'.
Finding identical cells in module `\GenPPRow6'.
Finding identical cells in module `\GenPPRow7'.
Finding identical cells in module `\GenPPRow8'.
Finding identical cells in module `\GenPPRow9'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\stage0'.
Finding identical cells in module `\stage1'.
Finding identical cells in module `\stage10'.
Finding identical cells in module `\stage11'.
Finding identical cells in module `\stage12'.
Finding identical cells in module `\stage13'.
Finding identical cells in module `\stage14'.
Finding identical cells in module `\stage15'.
Finding identical cells in module `\stage16'.
Finding identical cells in module `\stage17'.
Finding identical cells in module `\stage18'.
Finding identical cells in module `\stage19'.
Finding identical cells in module `\stage2'.
Finding identical cells in module `\stage20'.
Finding identical cells in module `\stage21'.
Finding identical cells in module `\stage22'.
Finding identical cells in module `\stage23'.
Finding identical cells in module `\stage24'.
Finding identical cells in module `\stage25'.
Finding identical cells in module `\stage26'.
Finding identical cells in module `\stage27'.
Finding identical cells in module `\stage28'.
Finding identical cells in module `\stage29'.
Finding identical cells in module `\stage3'.
Finding identical cells in module `\stage30'.
Finding identical cells in module `\stage4'.
Finding identical cells in module `\stage5'.
Finding identical cells in module `\stage6'.
Finding identical cells in module `\stage7'.
Finding identical cells in module `\stage8'.
Finding identical cells in module `\stage9'.
Removed a total of 0 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DaddaMultiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FinalSum..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow26..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow27..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow28..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow29..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow30..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage26..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage27..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage28..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage29..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage30..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DaddaMultiplier.
  Optimizing cells in module \FinalSum.
  Optimizing cells in module \GenPPRow0.
  Optimizing cells in module \GenPPRow1.
  Optimizing cells in module \GenPPRow10.
  Optimizing cells in module \GenPPRow11.
  Optimizing cells in module \GenPPRow12.
  Optimizing cells in module \GenPPRow13.
  Optimizing cells in module \GenPPRow14.
  Optimizing cells in module \GenPPRow15.
  Optimizing cells in module \GenPPRow16.
  Optimizing cells in module \GenPPRow17.
  Optimizing cells in module \GenPPRow18.
  Optimizing cells in module \GenPPRow19.
  Optimizing cells in module \GenPPRow2.
  Optimizing cells in module \GenPPRow20.
  Optimizing cells in module \GenPPRow21.
  Optimizing cells in module \GenPPRow22.
  Optimizing cells in module \GenPPRow23.
  Optimizing cells in module \GenPPRow24.
  Optimizing cells in module \GenPPRow25.
  Optimizing cells in module \GenPPRow26.
  Optimizing cells in module \GenPPRow27.
  Optimizing cells in module \GenPPRow28.
  Optimizing cells in module \GenPPRow29.
  Optimizing cells in module \GenPPRow3.
  Optimizing cells in module \GenPPRow30.
  Optimizing cells in module \GenPPRow31.
  Optimizing cells in module \GenPPRow4.
  Optimizing cells in module \GenPPRow5.
  Optimizing cells in module \GenPPRow6.
  Optimizing cells in module \GenPPRow7.
  Optimizing cells in module \GenPPRow8.
  Optimizing cells in module \GenPPRow9.
  Optimizing cells in module \full_adder.
  Optimizing cells in module \stage0.
  Optimizing cells in module \stage1.
  Optimizing cells in module \stage10.
  Optimizing cells in module \stage11.
  Optimizing cells in module \stage12.
  Optimizing cells in module \stage13.
  Optimizing cells in module \stage14.
  Optimizing cells in module \stage15.
  Optimizing cells in module \stage16.
  Optimizing cells in module \stage17.
  Optimizing cells in module \stage18.
  Optimizing cells in module \stage19.
  Optimizing cells in module \stage2.
  Optimizing cells in module \stage20.
  Optimizing cells in module \stage21.
  Optimizing cells in module \stage22.
  Optimizing cells in module \stage23.
  Optimizing cells in module \stage24.
  Optimizing cells in module \stage25.
  Optimizing cells in module \stage26.
  Optimizing cells in module \stage27.
  Optimizing cells in module \stage28.
  Optimizing cells in module \stage29.
  Optimizing cells in module \stage3.
  Optimizing cells in module \stage30.
  Optimizing cells in module \stage4.
  Optimizing cells in module \stage5.
  Optimizing cells in module \stage6.
  Optimizing cells in module \stage7.
  Optimizing cells in module \stage8.
  Optimizing cells in module \stage9.
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DaddaMultiplier'.
Finding identical cells in module `\FinalSum'.
Finding identical cells in module `\GenPPRow0'.
Finding identical cells in module `\GenPPRow1'.
Finding identical cells in module `\GenPPRow10'.
Finding identical cells in module `\GenPPRow11'.
Finding identical cells in module `\GenPPRow12'.
Finding identical cells in module `\GenPPRow13'.
Finding identical cells in module `\GenPPRow14'.
Finding identical cells in module `\GenPPRow15'.
Finding identical cells in module `\GenPPRow16'.
Finding identical cells in module `\GenPPRow17'.
Finding identical cells in module `\GenPPRow18'.
Finding identical cells in module `\GenPPRow19'.
Finding identical cells in module `\GenPPRow2'.
Finding identical cells in module `\GenPPRow20'.
Finding identical cells in module `\GenPPRow21'.
Finding identical cells in module `\GenPPRow22'.
Finding identical cells in module `\GenPPRow23'.
Finding identical cells in module `\GenPPRow24'.
Finding identical cells in module `\GenPPRow25'.
Finding identical cells in module `\GenPPRow26'.
Finding identical cells in module `\GenPPRow27'.
Finding identical cells in module `\GenPPRow28'.
Finding identical cells in module `\GenPPRow29'.
Finding identical cells in module `\GenPPRow3'.
Finding identical cells in module `\GenPPRow30'.
Finding identical cells in module `\GenPPRow31'.
Finding identical cells in module `\GenPPRow4'.
Finding identical cells in module `\GenPPRow5'.
Finding identical cells in module `\GenPPRow6'.
Finding identical cells in module `\GenPPRow7'.
Finding identical cells in module `\GenPPRow8'.
Finding identical cells in module `\GenPPRow9'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\stage0'.
Finding identical cells in module `\stage1'.
Finding identical cells in module `\stage10'.
Finding identical cells in module `\stage11'.
Finding identical cells in module `\stage12'.
Finding identical cells in module `\stage13'.
Finding identical cells in module `\stage14'.
Finding identical cells in module `\stage15'.
Finding identical cells in module `\stage16'.
Finding identical cells in module `\stage17'.
Finding identical cells in module `\stage18'.
Finding identical cells in module `\stage19'.
Finding identical cells in module `\stage2'.
Finding identical cells in module `\stage20'.
Finding identical cells in module `\stage21'.
Finding identical cells in module `\stage22'.
Finding identical cells in module `\stage23'.
Finding identical cells in module `\stage24'.
Finding identical cells in module `\stage25'.
Finding identical cells in module `\stage26'.
Finding identical cells in module `\stage27'.
Finding identical cells in module `\stage28'.
Finding identical cells in module `\stage29'.
Finding identical cells in module `\stage3'.
Finding identical cells in module `\stage30'.
Finding identical cells in module `\stage4'.
Finding identical cells in module `\stage5'.
Finding identical cells in module `\stage6'.
Finding identical cells in module `\stage7'.
Finding identical cells in module `\stage8'.
Finding identical cells in module `\stage9'.
Removed a total of 0 cells.

12.6. Executing OPT_DFF pass (perform DFF optimizations).

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DaddaMultiplier..
Finding unused cells or wires in module \FinalSum..
Finding unused cells or wires in module \GenPPRow0..
Finding unused cells or wires in module \GenPPRow1..
Finding unused cells or wires in module \GenPPRow10..
Finding unused cells or wires in module \GenPPRow11..
Finding unused cells or wires in module \GenPPRow12..
Finding unused cells or wires in module \GenPPRow13..
Finding unused cells or wires in module \GenPPRow14..
Finding unused cells or wires in module \GenPPRow15..
Finding unused cells or wires in module \GenPPRow16..
Finding unused cells or wires in module \GenPPRow17..
Finding unused cells or wires in module \GenPPRow18..
Finding unused cells or wires in module \GenPPRow19..
Finding unused cells or wires in module \GenPPRow2..
Finding unused cells or wires in module \GenPPRow20..
Finding unused cells or wires in module \GenPPRow21..
Finding unused cells or wires in module \GenPPRow22..
Finding unused cells or wires in module \GenPPRow23..
Finding unused cells or wires in module \GenPPRow24..
Finding unused cells or wires in module \GenPPRow25..
Finding unused cells or wires in module \GenPPRow26..
Finding unused cells or wires in module \GenPPRow27..
Finding unused cells or wires in module \GenPPRow28..
Finding unused cells or wires in module \GenPPRow29..
Finding unused cells or wires in module \GenPPRow3..
Finding unused cells or wires in module \GenPPRow30..
Finding unused cells or wires in module \GenPPRow31..
Finding unused cells or wires in module \GenPPRow4..
Finding unused cells or wires in module \GenPPRow5..
Finding unused cells or wires in module \GenPPRow6..
Finding unused cells or wires in module \GenPPRow7..
Finding unused cells or wires in module \GenPPRow8..
Finding unused cells or wires in module \GenPPRow9..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \stage0..
Finding unused cells or wires in module \stage1..
Finding unused cells or wires in module \stage10..
Finding unused cells or wires in module \stage11..
Finding unused cells or wires in module \stage12..
Finding unused cells or wires in module \stage13..
Finding unused cells or wires in module \stage14..
Finding unused cells or wires in module \stage15..
Finding unused cells or wires in module \stage16..
Finding unused cells or wires in module \stage17..
Finding unused cells or wires in module \stage18..
Finding unused cells or wires in module \stage19..
Finding unused cells or wires in module \stage2..
Finding unused cells or wires in module \stage20..
Finding unused cells or wires in module \stage21..
Finding unused cells or wires in module \stage22..
Finding unused cells or wires in module \stage23..
Finding unused cells or wires in module \stage24..
Finding unused cells or wires in module \stage25..
Finding unused cells or wires in module \stage26..
Finding unused cells or wires in module \stage27..
Finding unused cells or wires in module \stage28..
Finding unused cells or wires in module \stage29..
Finding unused cells or wires in module \stage3..
Finding unused cells or wires in module \stage30..
Finding unused cells or wires in module \stage4..
Finding unused cells or wires in module \stage5..
Finding unused cells or wires in module \stage6..
Finding unused cells or wires in module \stage7..
Finding unused cells or wires in module \stage8..
Finding unused cells or wires in module \stage9..

12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DaddaMultiplier.
Optimizing module FinalSum.
Optimizing module GenPPRow0.
Optimizing module GenPPRow1.
Optimizing module GenPPRow10.
Optimizing module GenPPRow11.
Optimizing module GenPPRow12.
Optimizing module GenPPRow13.
Optimizing module GenPPRow14.
Optimizing module GenPPRow15.
Optimizing module GenPPRow16.
Optimizing module GenPPRow17.
Optimizing module GenPPRow18.
Optimizing module GenPPRow19.
Optimizing module GenPPRow2.
Optimizing module GenPPRow20.
Optimizing module GenPPRow21.
Optimizing module GenPPRow22.
Optimizing module GenPPRow23.
Optimizing module GenPPRow24.
Optimizing module GenPPRow25.
Optimizing module GenPPRow26.
Optimizing module GenPPRow27.
Optimizing module GenPPRow28.
Optimizing module GenPPRow29.
Optimizing module GenPPRow3.
Optimizing module GenPPRow30.
Optimizing module GenPPRow31.
Optimizing module GenPPRow4.
Optimizing module GenPPRow5.
Optimizing module GenPPRow6.
Optimizing module GenPPRow7.
Optimizing module GenPPRow8.
Optimizing module GenPPRow9.
Optimizing module full_adder.
Optimizing module stage0.
Optimizing module stage1.
Optimizing module stage10.
Optimizing module stage11.
Optimizing module stage12.
Optimizing module stage13.
Optimizing module stage14.
Optimizing module stage15.
Optimizing module stage16.
Optimizing module stage17.
Optimizing module stage18.
Optimizing module stage19.
Optimizing module stage2.
Optimizing module stage20.
Optimizing module stage21.
Optimizing module stage22.
Optimizing module stage23.
Optimizing module stage24.
Optimizing module stage25.
Optimizing module stage26.
Optimizing module stage27.
Optimizing module stage28.
Optimizing module stage29.
Optimizing module stage3.
Optimizing module stage30.
Optimizing module stage4.
Optimizing module stage5.
Optimizing module stage6.
Optimizing module stage7.
Optimizing module stage8.
Optimizing module stage9.

12.9. Finished fast OPT passes. (There is nothing left to do.)

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~1108 debug messages>

14. Executing OPT pass (performing simple optimizations).

14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module DaddaMultiplier.
Optimizing module FinalSum.
Optimizing module GenPPRow0.
Optimizing module GenPPRow1.
Optimizing module GenPPRow10.
Optimizing module GenPPRow11.
Optimizing module GenPPRow12.
Optimizing module GenPPRow13.
Optimizing module GenPPRow14.
Optimizing module GenPPRow15.
Optimizing module GenPPRow16.
Optimizing module GenPPRow17.
Optimizing module GenPPRow18.
Optimizing module GenPPRow19.
Optimizing module GenPPRow2.
Optimizing module GenPPRow20.
Optimizing module GenPPRow21.
Optimizing module GenPPRow22.
Optimizing module GenPPRow23.
Optimizing module GenPPRow24.
Optimizing module GenPPRow25.
Optimizing module GenPPRow26.
Optimizing module GenPPRow27.
Optimizing module GenPPRow28.
Optimizing module GenPPRow29.
Optimizing module GenPPRow3.
Optimizing module GenPPRow30.
Optimizing module GenPPRow31.
Optimizing module GenPPRow4.
Optimizing module GenPPRow5.
Optimizing module GenPPRow6.
Optimizing module GenPPRow7.
Optimizing module GenPPRow8.
Optimizing module GenPPRow9.
Optimizing module full_adder.
Optimizing module stage0.
Optimizing module stage1.
Optimizing module stage10.
Optimizing module stage11.
Optimizing module stage12.
Optimizing module stage13.
Optimizing module stage14.
Optimizing module stage15.
Optimizing module stage16.
Optimizing module stage17.
Optimizing module stage18.
Optimizing module stage19.
Optimizing module stage2.
Optimizing module stage20.
Optimizing module stage21.
Optimizing module stage22.
Optimizing module stage23.
Optimizing module stage24.
Optimizing module stage25.
Optimizing module stage26.
Optimizing module stage27.
Optimizing module stage28.
Optimizing module stage29.
Optimizing module stage3.
Optimizing module stage30.
Optimizing module stage4.
Optimizing module stage5.
Optimizing module stage6.
Optimizing module stage7.
Optimizing module stage8.
Optimizing module stage9.

14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DaddaMultiplier'.
Finding identical cells in module `\FinalSum'.
Finding identical cells in module `\GenPPRow0'.
Finding identical cells in module `\GenPPRow1'.
Finding identical cells in module `\GenPPRow10'.
Finding identical cells in module `\GenPPRow11'.
Finding identical cells in module `\GenPPRow12'.
Finding identical cells in module `\GenPPRow13'.
Finding identical cells in module `\GenPPRow14'.
Finding identical cells in module `\GenPPRow15'.
Finding identical cells in module `\GenPPRow16'.
Finding identical cells in module `\GenPPRow17'.
Finding identical cells in module `\GenPPRow18'.
Finding identical cells in module `\GenPPRow19'.
Finding identical cells in module `\GenPPRow2'.
Finding identical cells in module `\GenPPRow20'.
Finding identical cells in module `\GenPPRow21'.
Finding identical cells in module `\GenPPRow22'.
Finding identical cells in module `\GenPPRow23'.
Finding identical cells in module `\GenPPRow24'.
Finding identical cells in module `\GenPPRow25'.
Finding identical cells in module `\GenPPRow26'.
Finding identical cells in module `\GenPPRow27'.
Finding identical cells in module `\GenPPRow28'.
Finding identical cells in module `\GenPPRow29'.
Finding identical cells in module `\GenPPRow3'.
Finding identical cells in module `\GenPPRow30'.
Finding identical cells in module `\GenPPRow31'.
Finding identical cells in module `\GenPPRow4'.
Finding identical cells in module `\GenPPRow5'.
Finding identical cells in module `\GenPPRow6'.
Finding identical cells in module `\GenPPRow7'.
Finding identical cells in module `\GenPPRow8'.
Finding identical cells in module `\GenPPRow9'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\stage0'.
Finding identical cells in module `\stage1'.
Finding identical cells in module `\stage10'.
Finding identical cells in module `\stage11'.
Finding identical cells in module `\stage12'.
Finding identical cells in module `\stage13'.
Finding identical cells in module `\stage14'.
Finding identical cells in module `\stage15'.
Finding identical cells in module `\stage16'.
Finding identical cells in module `\stage17'.
Finding identical cells in module `\stage18'.
Finding identical cells in module `\stage19'.
Finding identical cells in module `\stage2'.
Finding identical cells in module `\stage20'.
Finding identical cells in module `\stage21'.
Finding identical cells in module `\stage22'.
Finding identical cells in module `\stage23'.
Finding identical cells in module `\stage24'.
Finding identical cells in module `\stage25'.
Finding identical cells in module `\stage26'.
Finding identical cells in module `\stage27'.
Finding identical cells in module `\stage28'.
Finding identical cells in module `\stage29'.
Finding identical cells in module `\stage3'.
Finding identical cells in module `\stage30'.
Finding identical cells in module `\stage4'.
Finding identical cells in module `\stage5'.
Finding identical cells in module `\stage6'.
Finding identical cells in module `\stage7'.
Finding identical cells in module `\stage8'.
Finding identical cells in module `\stage9'.
Removed a total of 0 cells.

14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \DaddaMultiplier..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FinalSum..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow26..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow27..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow28..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow29..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow30..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow31..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GenPPRow9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \full_adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage10..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage11..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage12..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage13..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage14..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage15..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage17..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage19..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage20..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage21..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage22..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage23..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage24..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage25..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage26..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage27..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage28..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage29..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage3..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage30..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage5..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage6..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage7..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage8..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \stage9..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \DaddaMultiplier.
  Optimizing cells in module \FinalSum.
  Optimizing cells in module \GenPPRow0.
  Optimizing cells in module \GenPPRow1.
  Optimizing cells in module \GenPPRow10.
  Optimizing cells in module \GenPPRow11.
  Optimizing cells in module \GenPPRow12.
  Optimizing cells in module \GenPPRow13.
  Optimizing cells in module \GenPPRow14.
  Optimizing cells in module \GenPPRow15.
  Optimizing cells in module \GenPPRow16.
  Optimizing cells in module \GenPPRow17.
  Optimizing cells in module \GenPPRow18.
  Optimizing cells in module \GenPPRow19.
  Optimizing cells in module \GenPPRow2.
  Optimizing cells in module \GenPPRow20.
  Optimizing cells in module \GenPPRow21.
  Optimizing cells in module \GenPPRow22.
  Optimizing cells in module \GenPPRow23.
  Optimizing cells in module \GenPPRow24.
  Optimizing cells in module \GenPPRow25.
  Optimizing cells in module \GenPPRow26.
  Optimizing cells in module \GenPPRow27.
  Optimizing cells in module \GenPPRow28.
  Optimizing cells in module \GenPPRow29.
  Optimizing cells in module \GenPPRow3.
  Optimizing cells in module \GenPPRow30.
  Optimizing cells in module \GenPPRow31.
  Optimizing cells in module \GenPPRow4.
  Optimizing cells in module \GenPPRow5.
  Optimizing cells in module \GenPPRow6.
  Optimizing cells in module \GenPPRow7.
  Optimizing cells in module \GenPPRow8.
  Optimizing cells in module \GenPPRow9.
  Optimizing cells in module \full_adder.
  Optimizing cells in module \stage0.
  Optimizing cells in module \stage1.
  Optimizing cells in module \stage10.
  Optimizing cells in module \stage11.
  Optimizing cells in module \stage12.
  Optimizing cells in module \stage13.
  Optimizing cells in module \stage14.
  Optimizing cells in module \stage15.
  Optimizing cells in module \stage16.
  Optimizing cells in module \stage17.
  Optimizing cells in module \stage18.
  Optimizing cells in module \stage19.
  Optimizing cells in module \stage2.
  Optimizing cells in module \stage20.
  Optimizing cells in module \stage21.
  Optimizing cells in module \stage22.
  Optimizing cells in module \stage23.
  Optimizing cells in module \stage24.
  Optimizing cells in module \stage25.
  Optimizing cells in module \stage26.
  Optimizing cells in module \stage27.
  Optimizing cells in module \stage28.
  Optimizing cells in module \stage29.
  Optimizing cells in module \stage3.
  Optimizing cells in module \stage30.
  Optimizing cells in module \stage4.
  Optimizing cells in module \stage5.
  Optimizing cells in module \stage6.
  Optimizing cells in module \stage7.
  Optimizing cells in module \stage8.
  Optimizing cells in module \stage9.
Performed a total of 0 changes.

14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\DaddaMultiplier'.
Finding identical cells in module `\FinalSum'.
Finding identical cells in module `\GenPPRow0'.
Finding identical cells in module `\GenPPRow1'.
Finding identical cells in module `\GenPPRow10'.
Finding identical cells in module `\GenPPRow11'.
Finding identical cells in module `\GenPPRow12'.
Finding identical cells in module `\GenPPRow13'.
Finding identical cells in module `\GenPPRow14'.
Finding identical cells in module `\GenPPRow15'.
Finding identical cells in module `\GenPPRow16'.
Finding identical cells in module `\GenPPRow17'.
Finding identical cells in module `\GenPPRow18'.
Finding identical cells in module `\GenPPRow19'.
Finding identical cells in module `\GenPPRow2'.
Finding identical cells in module `\GenPPRow20'.
Finding identical cells in module `\GenPPRow21'.
Finding identical cells in module `\GenPPRow22'.
Finding identical cells in module `\GenPPRow23'.
Finding identical cells in module `\GenPPRow24'.
Finding identical cells in module `\GenPPRow25'.
Finding identical cells in module `\GenPPRow26'.
Finding identical cells in module `\GenPPRow27'.
Finding identical cells in module `\GenPPRow28'.
Finding identical cells in module `\GenPPRow29'.
Finding identical cells in module `\GenPPRow3'.
Finding identical cells in module `\GenPPRow30'.
Finding identical cells in module `\GenPPRow31'.
Finding identical cells in module `\GenPPRow4'.
Finding identical cells in module `\GenPPRow5'.
Finding identical cells in module `\GenPPRow6'.
Finding identical cells in module `\GenPPRow7'.
Finding identical cells in module `\GenPPRow8'.
Finding identical cells in module `\GenPPRow9'.
Finding identical cells in module `\full_adder'.
Finding identical cells in module `\stage0'.
Finding identical cells in module `\stage1'.
Finding identical cells in module `\stage10'.
Finding identical cells in module `\stage11'.
Finding identical cells in module `\stage12'.
Finding identical cells in module `\stage13'.
Finding identical cells in module `\stage14'.
Finding identical cells in module `\stage15'.
Finding identical cells in module `\stage16'.
Finding identical cells in module `\stage17'.
Finding identical cells in module `\stage18'.
Finding identical cells in module `\stage19'.
Finding identical cells in module `\stage2'.
Finding identical cells in module `\stage20'.
Finding identical cells in module `\stage21'.
Finding identical cells in module `\stage22'.
Finding identical cells in module `\stage23'.
Finding identical cells in module `\stage24'.
Finding identical cells in module `\stage25'.
Finding identical cells in module `\stage26'.
Finding identical cells in module `\stage27'.
Finding identical cells in module `\stage28'.
Finding identical cells in module `\stage29'.
Finding identical cells in module `\stage3'.
Finding identical cells in module `\stage30'.
Finding identical cells in module `\stage4'.
Finding identical cells in module `\stage5'.
Finding identical cells in module `\stage6'.
Finding identical cells in module `\stage7'.
Finding identical cells in module `\stage8'.
Finding identical cells in module `\stage9'.
Removed a total of 0 cells.

14.6. Executing OPT_DFF pass (perform DFF optimizations).

14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \DaddaMultiplier..
Finding unused cells or wires in module \FinalSum..
Finding unused cells or wires in module \GenPPRow0..
Finding unused cells or wires in module \GenPPRow1..
Finding unused cells or wires in module \GenPPRow10..
Finding unused cells or wires in module \GenPPRow11..
Finding unused cells or wires in module \GenPPRow12..
Finding unused cells or wires in module \GenPPRow13..
Finding unused cells or wires in module \GenPPRow14..
Finding unused cells or wires in module \GenPPRow15..
Finding unused cells or wires in module \GenPPRow16..
Finding unused cells or wires in module \GenPPRow17..
Finding unused cells or wires in module \GenPPRow18..
Finding unused cells or wires in module \GenPPRow19..
Finding unused cells or wires in module \GenPPRow2..
Finding unused cells or wires in module \GenPPRow20..
Finding unused cells or wires in module \GenPPRow21..
Finding unused cells or wires in module \GenPPRow22..
Finding unused cells or wires in module \GenPPRow23..
Finding unused cells or wires in module \GenPPRow24..
Finding unused cells or wires in module \GenPPRow25..
Finding unused cells or wires in module \GenPPRow26..
Finding unused cells or wires in module \GenPPRow27..
Finding unused cells or wires in module \GenPPRow28..
Finding unused cells or wires in module \GenPPRow29..
Finding unused cells or wires in module \GenPPRow3..
Finding unused cells or wires in module \GenPPRow30..
Finding unused cells or wires in module \GenPPRow31..
Finding unused cells or wires in module \GenPPRow4..
Finding unused cells or wires in module \GenPPRow5..
Finding unused cells or wires in module \GenPPRow6..
Finding unused cells or wires in module \GenPPRow7..
Finding unused cells or wires in module \GenPPRow8..
Finding unused cells or wires in module \GenPPRow9..
Finding unused cells or wires in module \full_adder..
Finding unused cells or wires in module \stage0..
Finding unused cells or wires in module \stage1..
Finding unused cells or wires in module \stage10..
Finding unused cells or wires in module \stage11..
Finding unused cells or wires in module \stage12..
Finding unused cells or wires in module \stage13..
Finding unused cells or wires in module \stage14..
Finding unused cells or wires in module \stage15..
Finding unused cells or wires in module \stage16..
Finding unused cells or wires in module \stage17..
Finding unused cells or wires in module \stage18..
Finding unused cells or wires in module \stage19..
Finding unused cells or wires in module \stage2..
Finding unused cells or wires in module \stage20..
Finding unused cells or wires in module \stage21..
Finding unused cells or wires in module \stage22..
Finding unused cells or wires in module \stage23..
Finding unused cells or wires in module \stage24..
Finding unused cells or wires in module \stage25..
Finding unused cells or wires in module \stage26..
Finding unused cells or wires in module \stage27..
Finding unused cells or wires in module \stage28..
Finding unused cells or wires in module \stage29..
Finding unused cells or wires in module \stage3..
Finding unused cells or wires in module \stage30..
Finding unused cells or wires in module \stage4..
Finding unused cells or wires in module \stage5..
Finding unused cells or wires in module \stage6..
Finding unused cells or wires in module \stage7..
Finding unused cells or wires in module \stage8..
Finding unused cells or wires in module \stage9..

14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module DaddaMultiplier.
Optimizing module FinalSum.
Optimizing module GenPPRow0.
Optimizing module GenPPRow1.
Optimizing module GenPPRow10.
Optimizing module GenPPRow11.
Optimizing module GenPPRow12.
Optimizing module GenPPRow13.
Optimizing module GenPPRow14.
Optimizing module GenPPRow15.
Optimizing module GenPPRow16.
Optimizing module GenPPRow17.
Optimizing module GenPPRow18.
Optimizing module GenPPRow19.
Optimizing module GenPPRow2.
Optimizing module GenPPRow20.
Optimizing module GenPPRow21.
Optimizing module GenPPRow22.
Optimizing module GenPPRow23.
Optimizing module GenPPRow24.
Optimizing module GenPPRow25.
Optimizing module GenPPRow26.
Optimizing module GenPPRow27.
Optimizing module GenPPRow28.
Optimizing module GenPPRow29.
Optimizing module GenPPRow3.
Optimizing module GenPPRow30.
Optimizing module GenPPRow31.
Optimizing module GenPPRow4.
Optimizing module GenPPRow5.
Optimizing module GenPPRow6.
Optimizing module GenPPRow7.
Optimizing module GenPPRow8.
Optimizing module GenPPRow9.
Optimizing module full_adder.
Optimizing module stage0.
Optimizing module stage1.
Optimizing module stage10.
Optimizing module stage11.
Optimizing module stage12.
Optimizing module stage13.
Optimizing module stage14.
Optimizing module stage15.
Optimizing module stage16.
Optimizing module stage17.
Optimizing module stage18.
Optimizing module stage19.
Optimizing module stage2.
Optimizing module stage20.
Optimizing module stage21.
Optimizing module stage22.
Optimizing module stage23.
Optimizing module stage24.
Optimizing module stage25.
Optimizing module stage26.
Optimizing module stage27.
Optimizing module stage28.
Optimizing module stage29.
Optimizing module stage3.
Optimizing module stage30.
Optimizing module stage4.
Optimizing module stage5.
Optimizing module stage6.
Optimizing module stage7.
Optimizing module stage8.
Optimizing module stage9.

14.9. Finished fast OPT passes. (There is nothing left to do.)

15. Executing ABC pass (technology mapping using ABC).

15.1. Extracting gate netlist of module `\DaddaMultiplier' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.1.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.2. Extracting gate netlist of module `\FinalSum' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.2.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.3. Extracting gate netlist of module `\GenPPRow0' to `<abc-temp-dir>/input.blif'..

15.3.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.4. Extracting gate netlist of module `\GenPPRow1' to `<abc-temp-dir>/input.blif'..

15.4.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.5. Extracting gate netlist of module `\GenPPRow10' to `<abc-temp-dir>/input.blif'..

15.5.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.5.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.6. Extracting gate netlist of module `\GenPPRow11' to `<abc-temp-dir>/input.blif'..

15.6.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.6.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.7. Extracting gate netlist of module `\GenPPRow12' to `<abc-temp-dir>/input.blif'..

15.7.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.8. Extracting gate netlist of module `\GenPPRow13' to `<abc-temp-dir>/input.blif'..

15.8.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.8.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.9. Extracting gate netlist of module `\GenPPRow14' to `<abc-temp-dir>/input.blif'..

15.9.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.9.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.10. Extracting gate netlist of module `\GenPPRow15' to `<abc-temp-dir>/input.blif'..

15.10.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.10.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.11. Extracting gate netlist of module `\GenPPRow16' to `<abc-temp-dir>/input.blif'..

15.11.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.11.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.12. Extracting gate netlist of module `\GenPPRow17' to `<abc-temp-dir>/input.blif'..

15.12.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.12.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.13. Extracting gate netlist of module `\GenPPRow18' to `<abc-temp-dir>/input.blif'..

15.13.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.13.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.14. Extracting gate netlist of module `\GenPPRow19' to `<abc-temp-dir>/input.blif'..

15.14.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.14.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.15. Extracting gate netlist of module `\GenPPRow2' to `<abc-temp-dir>/input.blif'..

15.15.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.15.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.16. Extracting gate netlist of module `\GenPPRow20' to `<abc-temp-dir>/input.blif'..

15.16.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.16.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.17. Extracting gate netlist of module `\GenPPRow21' to `<abc-temp-dir>/input.blif'..

15.17.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.17.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.18. Extracting gate netlist of module `\GenPPRow22' to `<abc-temp-dir>/input.blif'..

15.18.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.18.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.19. Extracting gate netlist of module `\GenPPRow23' to `<abc-temp-dir>/input.blif'..

15.19.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.19.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.20. Extracting gate netlist of module `\GenPPRow24' to `<abc-temp-dir>/input.blif'..

15.20.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.20.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.21. Extracting gate netlist of module `\GenPPRow25' to `<abc-temp-dir>/input.blif'..

15.21.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.21.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.22. Extracting gate netlist of module `\GenPPRow26' to `<abc-temp-dir>/input.blif'..

15.22.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.22.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.23. Extracting gate netlist of module `\GenPPRow27' to `<abc-temp-dir>/input.blif'..

15.23.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.23.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.24. Extracting gate netlist of module `\GenPPRow28' to `<abc-temp-dir>/input.blif'..

15.24.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.24.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.25. Extracting gate netlist of module `\GenPPRow29' to `<abc-temp-dir>/input.blif'..

15.25.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.25.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.26. Extracting gate netlist of module `\GenPPRow3' to `<abc-temp-dir>/input.blif'..

15.26.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.26.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.27. Extracting gate netlist of module `\GenPPRow30' to `<abc-temp-dir>/input.blif'..

15.27.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.27.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.28. Extracting gate netlist of module `\GenPPRow31' to `<abc-temp-dir>/input.blif'..

15.28.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.28.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.29. Extracting gate netlist of module `\GenPPRow4' to `<abc-temp-dir>/input.blif'..

15.29.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.29.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.30. Extracting gate netlist of module `\GenPPRow5' to `<abc-temp-dir>/input.blif'..

15.30.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.30.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.31. Extracting gate netlist of module `\GenPPRow6' to `<abc-temp-dir>/input.blif'..

15.31.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.31.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.32. Extracting gate netlist of module `\GenPPRow7' to `<abc-temp-dir>/input.blif'..

15.32.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.32.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.33. Extracting gate netlist of module `\GenPPRow8' to `<abc-temp-dir>/input.blif'..

15.33.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.33.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.34. Extracting gate netlist of module `\GenPPRow9' to `<abc-temp-dir>/input.blif'..

15.34.1. Executed ABC.
Extracted 32 gates and 65 wires to a netlist network with 33 inputs and 32 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.34.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       33
ABC RESULTS:          output signals:       32
Removing temp directory.

15.35. Extracting gate netlist of module `\full_adder' to `<abc-temp-dir>/input.blif'..

15.35.1. Executed ABC.
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 2 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library /var/folders/4g/zm618qj51qb55cqp4y69x4b00000gn/T/yosys-abc-8FsRzr/stdcells.genlib 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

15.35.2. Re-integrating ABC results.
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        2
Removing temp directory.

15.36. Extracting gate netlist of module `\stage0' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.36.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.37. Extracting gate netlist of module `\stage1' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.37.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.38. Extracting gate netlist of module `\stage10' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.38.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.39. Extracting gate netlist of module `\stage11' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.39.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.40. Extracting gate netlist of module `\stage12' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.40.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.41. Extracting gate netlist of module `\stage13' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.41.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.42. Extracting gate netlist of module `\stage14' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.42.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.43. Extracting gate netlist of module `\stage15' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.43.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.44. Extracting gate netlist of module `\stage16' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.44.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.45. Extracting gate netlist of module `\stage17' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.45.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.46. Extracting gate netlist of module `\stage18' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.46.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.47. Extracting gate netlist of module `\stage19' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.47.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.48. Extracting gate netlist of module `\stage2' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.48.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.49. Extracting gate netlist of module `\stage20' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.49.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.50. Extracting gate netlist of module `\stage21' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.50.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.51. Extracting gate netlist of module `\stage22' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.51.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.52. Extracting gate netlist of module `\stage23' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.52.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.53. Extracting gate netlist of module `\stage24' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.53.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.54. Extracting gate netlist of module `\stage25' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.54.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.55. Extracting gate netlist of module `\stage26' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.55.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.56. Extracting gate netlist of module `\stage27' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.56.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.57. Extracting gate netlist of module `\stage28' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.57.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.58. Extracting gate netlist of module `\stage29' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.58.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.59. Extracting gate netlist of module `\stage3' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.59.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.60. Extracting gate netlist of module `\stage30' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.60.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.61. Extracting gate netlist of module `\stage4' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.61.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.62. Extracting gate netlist of module `\stage5' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.62.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.63. Extracting gate netlist of module `\stage6' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.63.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.64. Extracting gate netlist of module `\stage7' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.64.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.65. Extracting gate netlist of module `\stage8' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.65.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.

15.66. Extracting gate netlist of module `\stage9' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.

15.66.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.
Removing global temp directory.

16. Printing statistics.

=== DaddaMultiplier ===

        +----------Local Count, excluding submodules.
        | 
     2050 wires
     2175 wire bits
     2050 public wires
     2175 public wire bits
        3 ports
      128 port bits
       64 submodules
        1   FinalSum
        1   GenPPRow0
        1   GenPPRow1
        1   GenPPRow10
        1   GenPPRow11
        1   GenPPRow12
        1   GenPPRow13
        1   GenPPRow14
        1   GenPPRow15
        1   GenPPRow16
        1   GenPPRow17
        1   GenPPRow18
        1   GenPPRow19
        1   GenPPRow2
        1   GenPPRow20
        1   GenPPRow21
        1   GenPPRow22
        1   GenPPRow23
        1   GenPPRow24
        1   GenPPRow25
        1   GenPPRow26
        1   GenPPRow27
        1   GenPPRow28
        1   GenPPRow29
        1   GenPPRow3
        1   GenPPRow30
        1   GenPPRow31
        1   GenPPRow4
        1   GenPPRow5
        1   GenPPRow6
        1   GenPPRow7
        1   GenPPRow8
        1   GenPPRow9
        1   stage0
        1   stage1
        1   stage10
        1   stage11
        1   stage12
        1   stage13
        1   stage14
        1   stage15
        1   stage16
        1   stage17
        1   stage18
        1   stage19
        1   stage2
        1   stage20
        1   stage21
        1   stage22
        1   stage23
        1   stage24
        1   stage25
        1   stage26
        1   stage27
        1   stage28
        1   stage29
        1   stage3
        1   stage30
        1   stage4
        1   stage5
        1   stage6
        1   stage7
        1   stage8
        1   stage9

=== FinalSum ===

        +----------Local Count, excluding submodules.
        | 
       65 wires
      128 wire bits
       65 public wires
      128 public wire bits
       65 ports
      128 port bits

=== GenPPRow0 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow1 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow10 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow11 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow12 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow13 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow14 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow15 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow16 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow17 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow18 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow19 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow2 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow20 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow21 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow22 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow23 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow24 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow25 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow26 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow27 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow28 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow29 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow3 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow30 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow31 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow4 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow5 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow6 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow7 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow8 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow9 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== full_adder ===

        +----------Local Count, excluding submodules.
        | 
       19 wires
       19 wire bits
        5 public wires
        5 public wire bits
        5 ports
        5 port bits
        6 cells
        4   $_NAND_
        1   $_OR_
        1   $_XNOR_

=== stage0 ===

        +----------Local Count, excluding submodules.
        | 
      247 wires
      247 wire bits
      247 public wires
      247 public wire bits
      186 ports
      186 port bits
       62 submodules
       62   full_adder

=== stage1 ===

        +----------Local Count, excluding submodules.
        | 
      241 wires
      241 wire bits
      241 public wires
      241 public wire bits
      181 ports
      181 port bits
       61 submodules
       61   full_adder

=== stage10 ===

        +----------Local Count, excluding submodules.
        | 
      169 wires
      169 wire bits
      169 public wires
      169 public wire bits
      127 ports
      127 port bits
       43 submodules
       43   full_adder

=== stage11 ===

        +----------Local Count, excluding submodules.
        | 
      161 wires
      161 wire bits
      161 public wires
      161 public wire bits
      121 ports
      121 port bits
       41 submodules
       41   full_adder

=== stage12 ===

        +----------Local Count, excluding submodules.
        | 
      153 wires
      153 wire bits
      153 public wires
      153 public wire bits
      115 ports
      115 port bits
       39 submodules
       39   full_adder

=== stage13 ===

        +----------Local Count, excluding submodules.
        | 
      145 wires
      145 wire bits
      145 public wires
      145 public wire bits
      109 ports
      109 port bits
       37 submodules
       37   full_adder

=== stage14 ===

        +----------Local Count, excluding submodules.
        | 
      137 wires
      137 wire bits
      137 public wires
      137 public wire bits
      103 ports
      103 port bits
       35 submodules
       35   full_adder

=== stage15 ===

        +----------Local Count, excluding submodules.
        | 
      129 wires
      129 wire bits
      129 public wires
      129 public wire bits
       97 ports
       97 port bits
       33 submodules
       33   full_adder

=== stage16 ===

        +----------Local Count, excluding submodules.
        | 
      121 wires
      121 wire bits
      121 public wires
      121 public wire bits
       91 ports
       91 port bits
       31 submodules
       31   full_adder

=== stage17 ===

        +----------Local Count, excluding submodules.
        | 
      113 wires
      113 wire bits
      113 public wires
      113 public wire bits
       85 ports
       85 port bits
       29 submodules
       29   full_adder

=== stage18 ===

        +----------Local Count, excluding submodules.
        | 
      105 wires
      105 wire bits
      105 public wires
      105 public wire bits
       79 ports
       79 port bits
       27 submodules
       27   full_adder

=== stage19 ===

        +----------Local Count, excluding submodules.
        | 
       97 wires
       97 wire bits
       97 public wires
       97 public wire bits
       73 ports
       73 port bits
       25 submodules
       25   full_adder

=== stage2 ===

        +----------Local Count, excluding submodules.
        | 
      233 wires
      233 wire bits
      233 public wires
      233 public wire bits
      175 ports
      175 port bits
       59 submodules
       59   full_adder

=== stage20 ===

        +----------Local Count, excluding submodules.
        | 
       89 wires
       89 wire bits
       89 public wires
       89 public wire bits
       67 ports
       67 port bits
       23 submodules
       23   full_adder

=== stage21 ===

        +----------Local Count, excluding submodules.
        | 
       81 wires
       81 wire bits
       81 public wires
       81 public wire bits
       61 ports
       61 port bits
       21 submodules
       21   full_adder

=== stage22 ===

        +----------Local Count, excluding submodules.
        | 
       73 wires
       73 wire bits
       73 public wires
       73 public wire bits
       55 ports
       55 port bits
       19 submodules
       19   full_adder

=== stage23 ===

        +----------Local Count, excluding submodules.
        | 
       65 wires
       65 wire bits
       65 public wires
       65 public wire bits
       49 ports
       49 port bits
       17 submodules
       17   full_adder

=== stage24 ===

        +----------Local Count, excluding submodules.
        | 
       57 wires
       57 wire bits
       57 public wires
       57 public wire bits
       43 ports
       43 port bits
       15 submodules
       15   full_adder

=== stage25 ===

        +----------Local Count, excluding submodules.
        | 
       49 wires
       49 wire bits
       49 public wires
       49 public wire bits
       37 ports
       37 port bits
       13 submodules
       13   full_adder

=== stage26 ===

        +----------Local Count, excluding submodules.
        | 
       41 wires
       41 wire bits
       41 public wires
       41 public wire bits
       31 ports
       31 port bits
       11 submodules
       11   full_adder

=== stage27 ===

        +----------Local Count, excluding submodules.
        | 
       33 wires
       33 wire bits
       33 public wires
       33 public wire bits
       25 ports
       25 port bits
        9 submodules
        9   full_adder

=== stage28 ===

        +----------Local Count, excluding submodules.
        | 
       25 wires
       25 wire bits
       25 public wires
       25 public wire bits
       19 ports
       19 port bits
        7 submodules
        7   full_adder

=== stage29 ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
       17 wire bits
       17 public wires
       17 public wire bits
       13 ports
       13 port bits
        5 submodules
        5   full_adder

=== stage3 ===

        +----------Local Count, excluding submodules.
        | 
      225 wires
      225 wire bits
      225 public wires
      225 public wire bits
      169 ports
      169 port bits
       57 submodules
       57   full_adder

=== stage30 ===

        +----------Local Count, excluding submodules.
        | 
        9 wires
        9 wire bits
        9 public wires
        9 public wire bits
        7 ports
        7 port bits
        3 submodules
        3   full_adder

=== stage4 ===

        +----------Local Count, excluding submodules.
        | 
      217 wires
      217 wire bits
      217 public wires
      217 public wire bits
      163 ports
      163 port bits
       55 submodules
       55   full_adder

=== stage5 ===

        +----------Local Count, excluding submodules.
        | 
      209 wires
      209 wire bits
      209 public wires
      209 public wire bits
      157 ports
      157 port bits
       53 submodules
       53   full_adder

=== stage6 ===

        +----------Local Count, excluding submodules.
        | 
      201 wires
      201 wire bits
      201 public wires
      201 public wire bits
      151 ports
      151 port bits
       51 submodules
       51   full_adder

=== stage7 ===

        +----------Local Count, excluding submodules.
        | 
      193 wires
      193 wire bits
      193 public wires
      193 public wire bits
      145 ports
      145 port bits
       49 submodules
       49   full_adder

=== stage8 ===

        +----------Local Count, excluding submodules.
        | 
      185 wires
      185 wire bits
      185 public wires
      185 public wire bits
      139 ports
      139 port bits
       47 submodules
       47   full_adder

=== stage9 ===

        +----------Local Count, excluding submodules.
        | 
      177 wires
      177 wire bits
      177 public wires
      177 public wire bits
      133 ports
      133 port bits
       45 submodules
       45   full_adder

=== design hierarchy ===

        +----------Count including submodules.
        | 
     7156 DaddaMultiplier
       32 GenPPRow0
       32 GenPPRow1
       32 GenPPRow10
       32 GenPPRow11
       32 GenPPRow12
       32 GenPPRow13
       32 GenPPRow14
       32 GenPPRow15
       32 GenPPRow16
       32 GenPPRow17
       32 GenPPRow18
       32 GenPPRow19
       32 GenPPRow2
       32 GenPPRow20
       32 GenPPRow21
       32 GenPPRow22
       32 GenPPRow23
       32 GenPPRow24
       32 GenPPRow25
       32 GenPPRow26
       32 GenPPRow27
       32 GenPPRow28
       32 GenPPRow29
       32 GenPPRow3
       32 GenPPRow30
       32 GenPPRow31
       32 GenPPRow4
       32 GenPPRow5
       32 GenPPRow6
       32 GenPPRow7
       32 GenPPRow8
       32 GenPPRow9
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder

        +----------Count including submodules.
        | 
    28698 wires
    29878 wire bits
    12310 public wires
    13490 public wire bits
     9272 ports
    10452 port bits
        - memories
        - memory bits
        - processes
     7156 cells
     1024   $_AND_
     4088   $_NAND_
     1022   $_OR_
     1022   $_XNOR_
       64 submodules
        1   FinalSum
        1   GenPPRow0
        1   GenPPRow1
        1   GenPPRow10
        1   GenPPRow11
        1   GenPPRow12
        1   GenPPRow13
        1   GenPPRow14
        1   GenPPRow15
        1   GenPPRow16
        1   GenPPRow17
        1   GenPPRow18
        1   GenPPRow19
        1   GenPPRow2
        1   GenPPRow20
        1   GenPPRow21
        1   GenPPRow22
        1   GenPPRow23
        1   GenPPRow24
        1   GenPPRow25
        1   GenPPRow26
        1   GenPPRow27
        1   GenPPRow28
        1   GenPPRow29
        1   GenPPRow3
        1   GenPPRow30
        1   GenPPRow31
        1   GenPPRow4
        1   GenPPRow5
        1   GenPPRow6
        1   GenPPRow7
        1   GenPPRow8
        1   GenPPRow9
        1   stage0
        1   stage1
        1   stage10
        1   stage11
        1   stage12
        1   stage13
        1   stage14
        1   stage15
        1   stage16
        1   stage17
        1   stage18
        1   stage19
        1   stage2
        1   stage20
        1   stage21
        1   stage22
        1   stage23
        1   stage24
        1   stage25
        1   stage26
        1   stage27
        1   stage28
        1   stage29
        1   stage3
        1   stage30
        1   stage4
        1   stage5
        1   stage6
        1   stage7
        1   stage8
        1   stage9

17. Printing statistics.

=== DaddaMultiplier ===

        +----------Local Count, excluding submodules.
        | 
     2050 wires
     2175 wire bits
     2050 public wires
     2175 public wire bits
        3 ports
      128 port bits
       64 submodules
        1   FinalSum
        1   GenPPRow0
        1   GenPPRow1
        1   GenPPRow10
        1   GenPPRow11
        1   GenPPRow12
        1   GenPPRow13
        1   GenPPRow14
        1   GenPPRow15
        1   GenPPRow16
        1   GenPPRow17
        1   GenPPRow18
        1   GenPPRow19
        1   GenPPRow2
        1   GenPPRow20
        1   GenPPRow21
        1   GenPPRow22
        1   GenPPRow23
        1   GenPPRow24
        1   GenPPRow25
        1   GenPPRow26
        1   GenPPRow27
        1   GenPPRow28
        1   GenPPRow29
        1   GenPPRow3
        1   GenPPRow30
        1   GenPPRow31
        1   GenPPRow4
        1   GenPPRow5
        1   GenPPRow6
        1   GenPPRow7
        1   GenPPRow8
        1   GenPPRow9
        1   stage0
        1   stage1
        1   stage10
        1   stage11
        1   stage12
        1   stage13
        1   stage14
        1   stage15
        1   stage16
        1   stage17
        1   stage18
        1   stage19
        1   stage2
        1   stage20
        1   stage21
        1   stage22
        1   stage23
        1   stage24
        1   stage25
        1   stage26
        1   stage27
        1   stage28
        1   stage29
        1   stage3
        1   stage30
        1   stage4
        1   stage5
        1   stage6
        1   stage7
        1   stage8
        1   stage9

=== FinalSum ===

        +----------Local Count, excluding submodules.
        | 
       65 wires
      128 wire bits
       65 public wires
      128 public wire bits
       65 ports
      128 port bits

=== GenPPRow0 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow1 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow10 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow11 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow12 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow13 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow14 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow15 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow16 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow17 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow18 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow19 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow2 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow20 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow21 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow22 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow23 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow24 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow25 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow26 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow27 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow28 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow29 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow3 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow30 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow31 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow4 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow5 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow6 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow7 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow8 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow9 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== full_adder ===

        +----------Local Count, excluding submodules.
        | 
       19 wires
       19 wire bits
        5 public wires
        5 public wire bits
        5 ports
        5 port bits
        6 cells
        4   $_NAND_
        1   $_OR_
        1   $_XNOR_

=== stage0 ===

        +----------Local Count, excluding submodules.
        | 
      247 wires
      247 wire bits
      247 public wires
      247 public wire bits
      186 ports
      186 port bits
       62 submodules
       62   full_adder

=== stage1 ===

        +----------Local Count, excluding submodules.
        | 
      241 wires
      241 wire bits
      241 public wires
      241 public wire bits
      181 ports
      181 port bits
       61 submodules
       61   full_adder

=== stage10 ===

        +----------Local Count, excluding submodules.
        | 
      169 wires
      169 wire bits
      169 public wires
      169 public wire bits
      127 ports
      127 port bits
       43 submodules
       43   full_adder

=== stage11 ===

        +----------Local Count, excluding submodules.
        | 
      161 wires
      161 wire bits
      161 public wires
      161 public wire bits
      121 ports
      121 port bits
       41 submodules
       41   full_adder

=== stage12 ===

        +----------Local Count, excluding submodules.
        | 
      153 wires
      153 wire bits
      153 public wires
      153 public wire bits
      115 ports
      115 port bits
       39 submodules
       39   full_adder

=== stage13 ===

        +----------Local Count, excluding submodules.
        | 
      145 wires
      145 wire bits
      145 public wires
      145 public wire bits
      109 ports
      109 port bits
       37 submodules
       37   full_adder

=== stage14 ===

        +----------Local Count, excluding submodules.
        | 
      137 wires
      137 wire bits
      137 public wires
      137 public wire bits
      103 ports
      103 port bits
       35 submodules
       35   full_adder

=== stage15 ===

        +----------Local Count, excluding submodules.
        | 
      129 wires
      129 wire bits
      129 public wires
      129 public wire bits
       97 ports
       97 port bits
       33 submodules
       33   full_adder

=== stage16 ===

        +----------Local Count, excluding submodules.
        | 
      121 wires
      121 wire bits
      121 public wires
      121 public wire bits
       91 ports
       91 port bits
       31 submodules
       31   full_adder

=== stage17 ===

        +----------Local Count, excluding submodules.
        | 
      113 wires
      113 wire bits
      113 public wires
      113 public wire bits
       85 ports
       85 port bits
       29 submodules
       29   full_adder

=== stage18 ===

        +----------Local Count, excluding submodules.
        | 
      105 wires
      105 wire bits
      105 public wires
      105 public wire bits
       79 ports
       79 port bits
       27 submodules
       27   full_adder

=== stage19 ===

        +----------Local Count, excluding submodules.
        | 
       97 wires
       97 wire bits
       97 public wires
       97 public wire bits
       73 ports
       73 port bits
       25 submodules
       25   full_adder

=== stage2 ===

        +----------Local Count, excluding submodules.
        | 
      233 wires
      233 wire bits
      233 public wires
      233 public wire bits
      175 ports
      175 port bits
       59 submodules
       59   full_adder

=== stage20 ===

        +----------Local Count, excluding submodules.
        | 
       89 wires
       89 wire bits
       89 public wires
       89 public wire bits
       67 ports
       67 port bits
       23 submodules
       23   full_adder

=== stage21 ===

        +----------Local Count, excluding submodules.
        | 
       81 wires
       81 wire bits
       81 public wires
       81 public wire bits
       61 ports
       61 port bits
       21 submodules
       21   full_adder

=== stage22 ===

        +----------Local Count, excluding submodules.
        | 
       73 wires
       73 wire bits
       73 public wires
       73 public wire bits
       55 ports
       55 port bits
       19 submodules
       19   full_adder

=== stage23 ===

        +----------Local Count, excluding submodules.
        | 
       65 wires
       65 wire bits
       65 public wires
       65 public wire bits
       49 ports
       49 port bits
       17 submodules
       17   full_adder

=== stage24 ===

        +----------Local Count, excluding submodules.
        | 
       57 wires
       57 wire bits
       57 public wires
       57 public wire bits
       43 ports
       43 port bits
       15 submodules
       15   full_adder

=== stage25 ===

        +----------Local Count, excluding submodules.
        | 
       49 wires
       49 wire bits
       49 public wires
       49 public wire bits
       37 ports
       37 port bits
       13 submodules
       13   full_adder

=== stage26 ===

        +----------Local Count, excluding submodules.
        | 
       41 wires
       41 wire bits
       41 public wires
       41 public wire bits
       31 ports
       31 port bits
       11 submodules
       11   full_adder

=== stage27 ===

        +----------Local Count, excluding submodules.
        | 
       33 wires
       33 wire bits
       33 public wires
       33 public wire bits
       25 ports
       25 port bits
        9 submodules
        9   full_adder

=== stage28 ===

        +----------Local Count, excluding submodules.
        | 
       25 wires
       25 wire bits
       25 public wires
       25 public wire bits
       19 ports
       19 port bits
        7 submodules
        7   full_adder

=== stage29 ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
       17 wire bits
       17 public wires
       17 public wire bits
       13 ports
       13 port bits
        5 submodules
        5   full_adder

=== stage3 ===

        +----------Local Count, excluding submodules.
        | 
      225 wires
      225 wire bits
      225 public wires
      225 public wire bits
      169 ports
      169 port bits
       57 submodules
       57   full_adder

=== stage30 ===

        +----------Local Count, excluding submodules.
        | 
        9 wires
        9 wire bits
        9 public wires
        9 public wire bits
        7 ports
        7 port bits
        3 submodules
        3   full_adder

=== stage4 ===

        +----------Local Count, excluding submodules.
        | 
      217 wires
      217 wire bits
      217 public wires
      217 public wire bits
      163 ports
      163 port bits
       55 submodules
       55   full_adder

=== stage5 ===

        +----------Local Count, excluding submodules.
        | 
      209 wires
      209 wire bits
      209 public wires
      209 public wire bits
      157 ports
      157 port bits
       53 submodules
       53   full_adder

=== stage6 ===

        +----------Local Count, excluding submodules.
        | 
      201 wires
      201 wire bits
      201 public wires
      201 public wire bits
      151 ports
      151 port bits
       51 submodules
       51   full_adder

=== stage7 ===

        +----------Local Count, excluding submodules.
        | 
      193 wires
      193 wire bits
      193 public wires
      193 public wire bits
      145 ports
      145 port bits
       49 submodules
       49   full_adder

=== stage8 ===

        +----------Local Count, excluding submodules.
        | 
      185 wires
      185 wire bits
      185 public wires
      185 public wire bits
      139 ports
      139 port bits
       47 submodules
       47   full_adder

=== stage9 ===

        +----------Local Count, excluding submodules.
        | 
      177 wires
      177 wire bits
      177 public wires
      177 public wire bits
      133 ports
      133 port bits
       45 submodules
       45   full_adder

=== design hierarchy ===

        +----------Count including submodules.
        | 
     7156 DaddaMultiplier
       32 GenPPRow0
       32 GenPPRow1
       32 GenPPRow10
       32 GenPPRow11
       32 GenPPRow12
       32 GenPPRow13
       32 GenPPRow14
       32 GenPPRow15
       32 GenPPRow16
       32 GenPPRow17
       32 GenPPRow18
       32 GenPPRow19
       32 GenPPRow2
       32 GenPPRow20
       32 GenPPRow21
       32 GenPPRow22
       32 GenPPRow23
       32 GenPPRow24
       32 GenPPRow25
       32 GenPPRow26
       32 GenPPRow27
       32 GenPPRow28
       32 GenPPRow29
       32 GenPPRow3
       32 GenPPRow30
       32 GenPPRow31
       32 GenPPRow4
       32 GenPPRow5
       32 GenPPRow6
       32 GenPPRow7
       32 GenPPRow8
       32 GenPPRow9
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder

        +----------Count including submodules.
        | 
    28698 wires
    29878 wire bits
    12310 public wires
    13490 public wire bits
     9272 ports
    10452 port bits
        - memories
        - memory bits
        - processes
     7156 cells
     1024   $_AND_
     4088   $_NAND_
     1022   $_OR_
     1022   $_XNOR_
       64 submodules
        1   FinalSum
        1   GenPPRow0
        1   GenPPRow1
        1   GenPPRow10
        1   GenPPRow11
        1   GenPPRow12
        1   GenPPRow13
        1   GenPPRow14
        1   GenPPRow15
        1   GenPPRow16
        1   GenPPRow17
        1   GenPPRow18
        1   GenPPRow19
        1   GenPPRow2
        1   GenPPRow20
        1   GenPPRow21
        1   GenPPRow22
        1   GenPPRow23
        1   GenPPRow24
        1   GenPPRow25
        1   GenPPRow26
        1   GenPPRow27
        1   GenPPRow28
        1   GenPPRow29
        1   GenPPRow3
        1   GenPPRow30
        1   GenPPRow31
        1   GenPPRow4
        1   GenPPRow5
        1   GenPPRow6
        1   GenPPRow7
        1   GenPPRow8
        1   GenPPRow9
        1   stage0
        1   stage1
        1   stage10
        1   stage11
        1   stage12
        1   stage13
        1   stage14
        1   stage15
        1   stage16
        1   stage17
        1   stage18
        1   stage19
        1   stage2
        1   stage20
        1   stage21
        1   stage22
        1   stage23
        1   stage24
        1   stage25
        1   stage26
        1   stage27
        1   stage28
        1   stage29
        1   stage3
        1   stage30
        1   stage4
        1   stage5
        1   stage6
        1   stage7
        1   stage8
        1   stage9

18. Executing Verilog backend.

18.1. Executing BMUXMAP pass.

18.2. Executing DEMUXMAP pass.
Dumping module `\DaddaMultiplier'.
Dumping module `\FinalSum'.
Dumping module `\GenPPRow0'.
Dumping module `\GenPPRow1'.
Dumping module `\GenPPRow10'.
Dumping module `\GenPPRow11'.
Dumping module `\GenPPRow12'.
Dumping module `\GenPPRow13'.
Dumping module `\GenPPRow14'.
Dumping module `\GenPPRow15'.
Dumping module `\GenPPRow16'.
Dumping module `\GenPPRow17'.
Dumping module `\GenPPRow18'.
Dumping module `\GenPPRow19'.
Dumping module `\GenPPRow2'.
Dumping module `\GenPPRow20'.
Dumping module `\GenPPRow21'.
Dumping module `\GenPPRow22'.
Dumping module `\GenPPRow23'.
Dumping module `\GenPPRow24'.
Dumping module `\GenPPRow25'.
Dumping module `\GenPPRow26'.
Dumping module `\GenPPRow27'.
Dumping module `\GenPPRow28'.
Dumping module `\GenPPRow29'.
Dumping module `\GenPPRow3'.
Dumping module `\GenPPRow30'.
Dumping module `\GenPPRow31'.
Dumping module `\GenPPRow4'.
Dumping module `\GenPPRow5'.
Dumping module `\GenPPRow6'.
Dumping module `\GenPPRow7'.
Dumping module `\GenPPRow8'.
Dumping module `\GenPPRow9'.
Dumping module `\full_adder'.
Dumping module `\stage0'.
Dumping module `\stage1'.
Dumping module `\stage10'.
Dumping module `\stage11'.
Dumping module `\stage12'.
Dumping module `\stage13'.
Dumping module `\stage14'.
Dumping module `\stage15'.
Dumping module `\stage16'.
Dumping module `\stage17'.
Dumping module `\stage18'.
Dumping module `\stage19'.
Dumping module `\stage2'.
Dumping module `\stage20'.
Dumping module `\stage21'.
Dumping module `\stage22'.
Dumping module `\stage23'.
Dumping module `\stage24'.
Dumping module `\stage25'.
Dumping module `\stage26'.
Dumping module `\stage27'.
Dumping module `\stage28'.
Dumping module `\stage29'.
Dumping module `\stage3'.
Dumping module `\stage30'.
Dumping module `\stage4'.
Dumping module `\stage5'.
Dumping module `\stage6'.
Dumping module `\stage7'.
Dumping module `\stage8'.
Dumping module `\stage9'.

19. Printing statistics.

=== DaddaMultiplier ===

        +----------Local Count, excluding submodules.
        | 
     2050 wires
     2175 wire bits
     2050 public wires
     2175 public wire bits
        3 ports
      128 port bits
       64 submodules
        1   FinalSum
        1   GenPPRow0
        1   GenPPRow1
        1   GenPPRow10
        1   GenPPRow11
        1   GenPPRow12
        1   GenPPRow13
        1   GenPPRow14
        1   GenPPRow15
        1   GenPPRow16
        1   GenPPRow17
        1   GenPPRow18
        1   GenPPRow19
        1   GenPPRow2
        1   GenPPRow20
        1   GenPPRow21
        1   GenPPRow22
        1   GenPPRow23
        1   GenPPRow24
        1   GenPPRow25
        1   GenPPRow26
        1   GenPPRow27
        1   GenPPRow28
        1   GenPPRow29
        1   GenPPRow3
        1   GenPPRow30
        1   GenPPRow31
        1   GenPPRow4
        1   GenPPRow5
        1   GenPPRow6
        1   GenPPRow7
        1   GenPPRow8
        1   GenPPRow9
        1   stage0
        1   stage1
        1   stage10
        1   stage11
        1   stage12
        1   stage13
        1   stage14
        1   stage15
        1   stage16
        1   stage17
        1   stage18
        1   stage19
        1   stage2
        1   stage20
        1   stage21
        1   stage22
        1   stage23
        1   stage24
        1   stage25
        1   stage26
        1   stage27
        1   stage28
        1   stage29
        1   stage3
        1   stage30
        1   stage4
        1   stage5
        1   stage6
        1   stage7
        1   stage8
        1   stage9

=== FinalSum ===

        +----------Local Count, excluding submodules.
        | 
       65 wires
      128 wire bits
       65 public wires
      128 public wire bits
       65 ports
      128 port bits

=== GenPPRow0 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow1 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow10 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow11 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow12 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow13 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow14 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow15 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow16 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow17 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow18 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow19 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow2 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow20 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow21 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow22 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow23 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow24 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow25 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow26 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow27 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow28 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow29 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow3 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow30 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow31 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow4 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow5 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow6 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow7 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow8 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== GenPPRow9 ===

        +----------Local Count, excluding submodules.
        | 
       99 wires
      130 wire bits
       34 public wires
       65 public wire bits
       34 ports
       65 port bits
       32 cells
       32   $_AND_

=== full_adder ===

        +----------Local Count, excluding submodules.
        | 
       19 wires
       19 wire bits
        5 public wires
        5 public wire bits
        5 ports
        5 port bits
        6 cells
        4   $_NAND_
        1   $_OR_
        1   $_XNOR_

=== stage0 ===

        +----------Local Count, excluding submodules.
        | 
      247 wires
      247 wire bits
      247 public wires
      247 public wire bits
      186 ports
      186 port bits
       62 submodules
       62   full_adder

=== stage1 ===

        +----------Local Count, excluding submodules.
        | 
      241 wires
      241 wire bits
      241 public wires
      241 public wire bits
      181 ports
      181 port bits
       61 submodules
       61   full_adder

=== stage10 ===

        +----------Local Count, excluding submodules.
        | 
      169 wires
      169 wire bits
      169 public wires
      169 public wire bits
      127 ports
      127 port bits
       43 submodules
       43   full_adder

=== stage11 ===

        +----------Local Count, excluding submodules.
        | 
      161 wires
      161 wire bits
      161 public wires
      161 public wire bits
      121 ports
      121 port bits
       41 submodules
       41   full_adder

=== stage12 ===

        +----------Local Count, excluding submodules.
        | 
      153 wires
      153 wire bits
      153 public wires
      153 public wire bits
      115 ports
      115 port bits
       39 submodules
       39   full_adder

=== stage13 ===

        +----------Local Count, excluding submodules.
        | 
      145 wires
      145 wire bits
      145 public wires
      145 public wire bits
      109 ports
      109 port bits
       37 submodules
       37   full_adder

=== stage14 ===

        +----------Local Count, excluding submodules.
        | 
      137 wires
      137 wire bits
      137 public wires
      137 public wire bits
      103 ports
      103 port bits
       35 submodules
       35   full_adder

=== stage15 ===

        +----------Local Count, excluding submodules.
        | 
      129 wires
      129 wire bits
      129 public wires
      129 public wire bits
       97 ports
       97 port bits
       33 submodules
       33   full_adder

=== stage16 ===

        +----------Local Count, excluding submodules.
        | 
      121 wires
      121 wire bits
      121 public wires
      121 public wire bits
       91 ports
       91 port bits
       31 submodules
       31   full_adder

=== stage17 ===

        +----------Local Count, excluding submodules.
        | 
      113 wires
      113 wire bits
      113 public wires
      113 public wire bits
       85 ports
       85 port bits
       29 submodules
       29   full_adder

=== stage18 ===

        +----------Local Count, excluding submodules.
        | 
      105 wires
      105 wire bits
      105 public wires
      105 public wire bits
       79 ports
       79 port bits
       27 submodules
       27   full_adder

=== stage19 ===

        +----------Local Count, excluding submodules.
        | 
       97 wires
       97 wire bits
       97 public wires
       97 public wire bits
       73 ports
       73 port bits
       25 submodules
       25   full_adder

=== stage2 ===

        +----------Local Count, excluding submodules.
        | 
      233 wires
      233 wire bits
      233 public wires
      233 public wire bits
      175 ports
      175 port bits
       59 submodules
       59   full_adder

=== stage20 ===

        +----------Local Count, excluding submodules.
        | 
       89 wires
       89 wire bits
       89 public wires
       89 public wire bits
       67 ports
       67 port bits
       23 submodules
       23   full_adder

=== stage21 ===

        +----------Local Count, excluding submodules.
        | 
       81 wires
       81 wire bits
       81 public wires
       81 public wire bits
       61 ports
       61 port bits
       21 submodules
       21   full_adder

=== stage22 ===

        +----------Local Count, excluding submodules.
        | 
       73 wires
       73 wire bits
       73 public wires
       73 public wire bits
       55 ports
       55 port bits
       19 submodules
       19   full_adder

=== stage23 ===

        +----------Local Count, excluding submodules.
        | 
       65 wires
       65 wire bits
       65 public wires
       65 public wire bits
       49 ports
       49 port bits
       17 submodules
       17   full_adder

=== stage24 ===

        +----------Local Count, excluding submodules.
        | 
       57 wires
       57 wire bits
       57 public wires
       57 public wire bits
       43 ports
       43 port bits
       15 submodules
       15   full_adder

=== stage25 ===

        +----------Local Count, excluding submodules.
        | 
       49 wires
       49 wire bits
       49 public wires
       49 public wire bits
       37 ports
       37 port bits
       13 submodules
       13   full_adder

=== stage26 ===

        +----------Local Count, excluding submodules.
        | 
       41 wires
       41 wire bits
       41 public wires
       41 public wire bits
       31 ports
       31 port bits
       11 submodules
       11   full_adder

=== stage27 ===

        +----------Local Count, excluding submodules.
        | 
       33 wires
       33 wire bits
       33 public wires
       33 public wire bits
       25 ports
       25 port bits
        9 submodules
        9   full_adder

=== stage28 ===

        +----------Local Count, excluding submodules.
        | 
       25 wires
       25 wire bits
       25 public wires
       25 public wire bits
       19 ports
       19 port bits
        7 submodules
        7   full_adder

=== stage29 ===

        +----------Local Count, excluding submodules.
        | 
       17 wires
       17 wire bits
       17 public wires
       17 public wire bits
       13 ports
       13 port bits
        5 submodules
        5   full_adder

=== stage3 ===

        +----------Local Count, excluding submodules.
        | 
      225 wires
      225 wire bits
      225 public wires
      225 public wire bits
      169 ports
      169 port bits
       57 submodules
       57   full_adder

=== stage30 ===

        +----------Local Count, excluding submodules.
        | 
        9 wires
        9 wire bits
        9 public wires
        9 public wire bits
        7 ports
        7 port bits
        3 submodules
        3   full_adder

=== stage4 ===

        +----------Local Count, excluding submodules.
        | 
      217 wires
      217 wire bits
      217 public wires
      217 public wire bits
      163 ports
      163 port bits
       55 submodules
       55   full_adder

=== stage5 ===

        +----------Local Count, excluding submodules.
        | 
      209 wires
      209 wire bits
      209 public wires
      209 public wire bits
      157 ports
      157 port bits
       53 submodules
       53   full_adder

=== stage6 ===

        +----------Local Count, excluding submodules.
        | 
      201 wires
      201 wire bits
      201 public wires
      201 public wire bits
      151 ports
      151 port bits
       51 submodules
       51   full_adder

=== stage7 ===

        +----------Local Count, excluding submodules.
        | 
      193 wires
      193 wire bits
      193 public wires
      193 public wire bits
      145 ports
      145 port bits
       49 submodules
       49   full_adder

=== stage8 ===

        +----------Local Count, excluding submodules.
        | 
      185 wires
      185 wire bits
      185 public wires
      185 public wire bits
      139 ports
      139 port bits
       47 submodules
       47   full_adder

=== stage9 ===

        +----------Local Count, excluding submodules.
        | 
      177 wires
      177 wire bits
      177 public wires
      177 public wire bits
      133 ports
      133 port bits
       45 submodules
       45   full_adder

=== design hierarchy ===

        +----------Count including submodules.
        | 
     7156 DaddaMultiplier
       32 GenPPRow0
       32 GenPPRow1
       32 GenPPRow10
       32 GenPPRow11
       32 GenPPRow12
       32 GenPPRow13
       32 GenPPRow14
       32 GenPPRow15
       32 GenPPRow16
       32 GenPPRow17
       32 GenPPRow18
       32 GenPPRow19
       32 GenPPRow2
       32 GenPPRow20
       32 GenPPRow21
       32 GenPPRow22
       32 GenPPRow23
       32 GenPPRow24
       32 GenPPRow25
       32 GenPPRow26
       32 GenPPRow27
       32 GenPPRow28
       32 GenPPRow29
       32 GenPPRow3
       32 GenPPRow30
       32 GenPPRow31
       32 GenPPRow4
       32 GenPPRow5
       32 GenPPRow6
       32 GenPPRow7
       32 GenPPRow8
       32 GenPPRow9
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder
        6   full_adder

        +----------Count including submodules.
        | 
    28698 wires
    29878 wire bits
    12310 public wires
    13490 public wire bits
     9272 ports
    10452 port bits
        - memories
        - memory bits
        - processes
     7156 cells
     1024   $_AND_
     4088   $_NAND_
     1022   $_OR_
     1022   $_XNOR_
       64 submodules
        1   FinalSum
        1   GenPPRow0
        1   GenPPRow1
        1   GenPPRow10
        1   GenPPRow11
        1   GenPPRow12
        1   GenPPRow13
        1   GenPPRow14
        1   GenPPRow15
        1   GenPPRow16
        1   GenPPRow17
        1   GenPPRow18
        1   GenPPRow19
        1   GenPPRow2
        1   GenPPRow20
        1   GenPPRow21
        1   GenPPRow22
        1   GenPPRow23
        1   GenPPRow24
        1   GenPPRow25
        1   GenPPRow26
        1   GenPPRow27
        1   GenPPRow28
        1   GenPPRow29
        1   GenPPRow3
        1   GenPPRow30
        1   GenPPRow31
        1   GenPPRow4
        1   GenPPRow5
        1   GenPPRow6
        1   GenPPRow7
        1   GenPPRow8
        1   GenPPRow9
        1   stage0
        1   stage1
        1   stage10
        1   stage11
        1   stage12
        1   stage13
        1   stage14
        1   stage15
        1   stage16
        1   stage17
        1   stage18
        1   stage19
        1   stage2
        1   stage20
        1   stage21
        1   stage22
        1   stage23
        1   stage24
        1   stage25
        1   stage26
        1   stage27
        1   stage28
        1   stage29
        1   stage3
        1   stage30
        1   stage4
        1   stage5
        1   stage6
        1   stage7
        1   stage8
        1   stage9

End of script. Logfile hash: f888379976, CPU: user 0.87s system 0.04s, MEM: 43.45 MB peak
Yosys 0.59+0 (git sha1 26b51148a80ea546481cf4f0516be97e4ba251cc, clang++ 17.0.0 -fPIC -O3)
Time spent: 51% 1x abc (0 sec), 9% 10x opt_expr (0 sec), ...
