

================================================================
== Vitis HLS Report for 'matmul_partition_Pipeline_loop2_lreorder1_lreorder2'
================================================================
* Date:           Mon Jul 21 16:25:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        component_array_partition_block_cyclic
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.045 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      266|      266|  2.660 us|  2.660 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop2_lreorder1_lreorder2  |      264|      264|        10|          1|          1|   256|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../matmul_partition.cpp:75]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../matmul_partition.cpp:70]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bound_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %bound"   --->   Operation 17 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound6_read = read i94 @_ssdm_op_Read.ap_auto.i94, i94 %bound6"   --->   Operation 18 'read' 'bound6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dim"   --->   Operation 19 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bound_cast = zext i63 %bound_read"   --->   Operation 20 'zext' 'bound_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i94 0, i94 %indvar_flatten17"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln70 = store i31 0, i31 %i" [../matmul_partition.cpp:70]   --->   Operation 23 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln75 = store i31 0, i31 %j" [../matmul_partition.cpp:75]   --->   Operation 24 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %lreorder3"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i94 %indvar_flatten17" [../matmul_partition.cpp:67]   --->   Operation 26 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (4.37ns)   --->   "%icmp_ln67 = icmp_eq  i94 %indvar_flatten17_load, i94 %bound6_read" [../matmul_partition.cpp:67]   --->   Operation 27 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 4.37> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (4.37ns)   --->   "%add_ln67 = add i94 %indvar_flatten17_load, i94 1" [../matmul_partition.cpp:67]   --->   Operation 28 'add' 'add_ln67' <Predicate = true> <Delay = 4.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc70.loopexit, void %writeC.loopexit.exitStub" [../matmul_partition.cpp:67]   --->   Operation 29 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.58>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [../matmul_partition.cpp:70]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (3.52ns)   --->   "%icmp_ln70 = icmp_eq  i64 %indvar_flatten_load, i64 %bound_cast" [../matmul_partition.cpp:70]   --->   Operation 31 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln67)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (3.52ns)   --->   "%add_ln70_1 = add i64 %indvar_flatten_load, i64 1" [../matmul_partition.cpp:70]   --->   Operation 32 'add' 'add_ln70_1' <Predicate = (!icmp_ln67)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.48ns)   --->   "%select_ln70_2 = select i1 %icmp_ln70, i64 1, i64 %add_ln70_1" [../matmul_partition.cpp:70]   --->   Operation 33 'select' 'select_ln70_2' <Predicate = (!icmp_ln67)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln67 = store i94 %add_ln67, i94 %indvar_flatten17" [../matmul_partition.cpp:67]   --->   Operation 34 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 1.58>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln70 = store i64 %select_ln70_2, i64 %indvar_flatten" [../matmul_partition.cpp:70]   --->   Operation 35 'store' 'store_ln70' <Predicate = (!icmp_ln67)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%j_7 = load i31 %j" [../matmul_partition.cpp:75]   --->   Operation 36 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i31 %j_7" [../matmul_partition.cpp:75]   --->   Operation 37 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.55ns)   --->   "%icmp_ln75 = icmp_eq  i32 %zext_ln75, i32 %dim_read" [../matmul_partition.cpp:75]   --->   Operation 38 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [../matmul_partition.cpp:67]   --->   Operation 39 'load' 'i_load' <Predicate = (!icmp_ln67 & !icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.73ns)   --->   "%select_ln67 = select i1 %icmp_ln70, i31 0, i31 %i_load" [../matmul_partition.cpp:67]   --->   Operation 40 'select' 'select_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (2.55ns)   --->   "%icmp_ln75_1 = icmp_eq  i32 %dim_read, i32 0" [../matmul_partition.cpp:75]   --->   Operation 41 'icmp' 'icmp_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.99ns)   --->   "%select_ln67_1 = select i1 %icmp_ln70, i1 %icmp_ln75_1, i1 %icmp_ln75" [../matmul_partition.cpp:67]   --->   Operation 42 'select' 'select_ln67_1' <Predicate = (!icmp_ln67)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (2.52ns)   --->   "%add_ln70 = add i31 %select_ln67, i31 1" [../matmul_partition.cpp:70]   --->   Operation 43 'add' 'add_ln70' <Predicate = (!icmp_ln67)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%or_ln70 = or i1 %select_ln67_1, i1 %icmp_ln70" [../matmul_partition.cpp:70]   --->   Operation 44 'or' 'or_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln70 = select i1 %or_ln70, i31 0, i31 %j_7" [../matmul_partition.cpp:70]   --->   Operation 45 'select' 'select_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.73ns)   --->   "%select_ln70_1 = select i1 %select_ln67_1, i31 %add_ln70, i31 %select_ln67" [../matmul_partition.cpp:70]   --->   Operation 46 'select' 'select_ln70_1' <Predicate = (!icmp_ln67)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i31 %select_ln70_1" [../matmul_partition.cpp:70]   --->   Operation 47 'zext' 'zext_ln70' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty = trunc i31 %select_ln70_1" [../matmul_partition.cpp:70]   --->   Operation 48 'trunc' 'empty' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0" [../matmul_partition.cpp:70]   --->   Operation 49 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i32 %A_12, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 50 'getelementptr' 'A_12_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i32 %A_13, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 51 'getelementptr' 'A_13_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i32 %A_14, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 52 'getelementptr' 'A_14_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i32 %A_15, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 53 'getelementptr' 'A_15_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (2.32ns)   --->   "%A_12_load = load i4 %A_12_addr" [../matmul_partition.cpp:70]   --->   Operation 54 'load' 'A_12_load' <Predicate = (!icmp_ln67)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 55 [2/2] (2.32ns)   --->   "%A_13_load = load i4 %A_13_addr" [../matmul_partition.cpp:70]   --->   Operation 55 'load' 'A_13_load' <Predicate = (!icmp_ln67)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 56 [2/2] (2.32ns)   --->   "%A_14_load = load i4 %A_14_addr" [../matmul_partition.cpp:70]   --->   Operation 56 'load' 'A_14_load' <Predicate = (!icmp_ln67)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 57 [2/2] (2.32ns)   --->   "%A_15_load = load i4 %A_15_addr" [../matmul_partition.cpp:70]   --->   Operation 57 'load' 'A_15_load' <Predicate = (!icmp_ln67)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i31 %select_ln70" [../matmul_partition.cpp:75]   --->   Operation 58 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i31 %select_ln70" [../matmul_partition.cpp:75]   --->   Operation 59 'trunc' 'trunc_ln75_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_cast24 = zext i4 %trunc_ln75_1" [../matmul_partition.cpp:75]   --->   Operation 60 'zext' 'p_cast24' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%indvars_iv32_udiv_cast1 = partselect i27 @_ssdm_op_PartSelect.i27.i31.i32.i32, i31 %select_ln70, i32 4, i32 30" [../matmul_partition.cpp:70]   --->   Operation 61 'partselect' 'indvars_iv32_udiv_cast1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%indvars_iv32_udiv_cast2 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %select_ln70, i32 4, i32 5" [../matmul_partition.cpp:70]   --->   Operation 62 'partselect' 'indvars_iv32_udiv_cast2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%indvars_iv32_udiv_cast3 = partselect i3 @_ssdm_op_PartSelect.i3.i31.i32.i32, i31 %select_ln70, i32 4, i32 6" [../matmul_partition.cpp:70]   --->   Operation 63 'partselect' 'indvars_iv32_udiv_cast3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%indvars_iv32_udiv_cast = partselect i4 @_ssdm_op_PartSelect.i4.i31.i32.i32, i31 %select_ln70, i32 4, i32 7" [../matmul_partition.cpp:70]   --->   Operation 64 'partselect' 'indvars_iv32_udiv_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%B_12_addr = getelementptr i32 %B_12, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 65 'getelementptr' 'B_12_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%B_13_addr = getelementptr i32 %B_13, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 66 'getelementptr' 'B_13_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%B_14_addr = getelementptr i32 %B_14, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 67 'getelementptr' 'B_14_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%B_15_addr = getelementptr i32 %B_15, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 68 'getelementptr' 'B_15_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (2.32ns)   --->   "%B_12_load = load i4 %B_12_addr" [../matmul_partition.cpp:75]   --->   Operation 69 'load' 'B_12_load' <Predicate = (!icmp_ln67)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 70 [2/2] (2.32ns)   --->   "%B_13_load = load i4 %B_13_addr" [../matmul_partition.cpp:75]   --->   Operation 70 'load' 'B_13_load' <Predicate = (!icmp_ln67)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 71 [2/2] (2.32ns)   --->   "%B_14_load = load i4 %B_14_addr" [../matmul_partition.cpp:75]   --->   Operation 71 'load' 'B_14_load' <Predicate = (!icmp_ln67)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 72 [2/2] (2.32ns)   --->   "%B_15_load = load i4 %B_15_addr" [../matmul_partition.cpp:75]   --->   Operation 72 'load' 'B_15_load' <Predicate = (!icmp_ln67)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 73 [1/1] (2.40ns)   --->   "%icmp_ln81 = icmp_eq  i27 %indvars_iv32_udiv_cast1, i27 1" [../matmul_partition.cpp:81]   --->   Operation 73 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln67)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.91ns)   --->   "%add_ln83 = add i8 %trunc_ln75, i8 %tmp_13" [../matmul_partition.cpp:83]   --->   Operation 74 'add' 'add_ln83' <Predicate = (!icmp_ln67)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (2.52ns)   --->   "%add_ln75 = add i31 %select_ln70, i31 1" [../matmul_partition.cpp:75]   --->   Operation 75 'add' 'add_ln75' <Predicate = (!icmp_ln67)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln70 = store i31 %select_ln70_1, i31 %i" [../matmul_partition.cpp:70]   --->   Operation 76 'store' 'store_ln70' <Predicate = (!icmp_ln67)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 77 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 78 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 79 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 80 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 81 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i32 %A_5, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 82 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i32 %A_6, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 83 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i32 %A_7, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 84 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i32 %A_8, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 85 'getelementptr' 'A_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i32 %A_9, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 86 'getelementptr' 'A_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i32 %A_10, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 87 'getelementptr' 'A_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i32 %A_11, i64 0, i64 %zext_ln70" [../matmul_partition.cpp:70]   --->   Operation 88 'getelementptr' 'A_11_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (2.32ns)   --->   "%A_load = load i4 %A_addr" [../matmul_partition.cpp:70]   --->   Operation 89 'load' 'A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 90 [2/2] (2.32ns)   --->   "%A_1_load = load i4 %A_1_addr" [../matmul_partition.cpp:70]   --->   Operation 90 'load' 'A_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 91 [2/2] (2.32ns)   --->   "%A_2_load = load i4 %A_2_addr" [../matmul_partition.cpp:70]   --->   Operation 91 'load' 'A_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 92 [2/2] (2.32ns)   --->   "%A_3_load = load i4 %A_3_addr" [../matmul_partition.cpp:70]   --->   Operation 92 'load' 'A_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 93 [2/2] (2.32ns)   --->   "%A_4_load = load i4 %A_4_addr" [../matmul_partition.cpp:70]   --->   Operation 93 'load' 'A_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 94 [2/2] (2.32ns)   --->   "%A_5_load = load i4 %A_5_addr" [../matmul_partition.cpp:70]   --->   Operation 94 'load' 'A_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 95 [2/2] (2.32ns)   --->   "%A_6_load = load i4 %A_6_addr" [../matmul_partition.cpp:70]   --->   Operation 95 'load' 'A_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 96 [2/2] (2.32ns)   --->   "%A_7_load = load i4 %A_7_addr" [../matmul_partition.cpp:70]   --->   Operation 96 'load' 'A_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 97 [2/2] (2.32ns)   --->   "%A_8_load = load i4 %A_8_addr" [../matmul_partition.cpp:70]   --->   Operation 97 'load' 'A_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 98 [2/2] (2.32ns)   --->   "%A_9_load = load i4 %A_9_addr" [../matmul_partition.cpp:70]   --->   Operation 98 'load' 'A_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 99 [2/2] (2.32ns)   --->   "%A_10_load = load i4 %A_10_addr" [../matmul_partition.cpp:70]   --->   Operation 99 'load' 'A_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 100 [2/2] (2.32ns)   --->   "%A_11_load = load i4 %A_11_addr" [../matmul_partition.cpp:70]   --->   Operation 100 'load' 'A_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 101 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_12_load = load i4 %A_12_addr" [../matmul_partition.cpp:70]   --->   Operation 101 'load' 'A_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 102 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_13_load = load i4 %A_13_addr" [../matmul_partition.cpp:70]   --->   Operation 102 'load' 'A_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 103 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_14_load = load i4 %A_14_addr" [../matmul_partition.cpp:70]   --->   Operation 103 'load' 'A_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 104 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_15_load = load i4 %A_15_addr" [../matmul_partition.cpp:70]   --->   Operation 104 'load' 'A_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 105 'getelementptr' 'B_addr' <Predicate = (indvars_iv32_udiv_cast == 0)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 106 'getelementptr' 'B_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i32 %B_2, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 107 'getelementptr' 'B_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 108 'getelementptr' 'B_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr i32 %B_4, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 109 'getelementptr' 'B_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr i32 %B_5, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 110 'getelementptr' 'B_5_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr i32 %B_6, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 111 'getelementptr' 'B_6_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr i32 %B_7, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 112 'getelementptr' 'B_7_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%B_8_addr = getelementptr i32 %B_8, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 113 'getelementptr' 'B_8_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%B_9_addr = getelementptr i32 %B_9, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 114 'getelementptr' 'B_9_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%B_10_addr = getelementptr i32 %B_10, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 115 'getelementptr' 'B_10_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%B_11_addr = getelementptr i32 %B_11, i64 0, i64 %p_cast24" [../matmul_partition.cpp:75]   --->   Operation 116 'getelementptr' 'B_11_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [2/2] (2.32ns)   --->   "%B_load = load i4 %B_addr" [../matmul_partition.cpp:75]   --->   Operation 117 'load' 'B_load' <Predicate = (indvars_iv32_udiv_cast == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 118 [2/2] (2.32ns)   --->   "%B_1_load = load i4 %B_1_addr" [../matmul_partition.cpp:75]   --->   Operation 118 'load' 'B_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 119 [2/2] (2.32ns)   --->   "%B_2_load = load i4 %B_2_addr" [../matmul_partition.cpp:75]   --->   Operation 119 'load' 'B_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 120 [2/2] (2.32ns)   --->   "%B_3_load = load i4 %B_3_addr" [../matmul_partition.cpp:75]   --->   Operation 120 'load' 'B_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 121 [2/2] (2.32ns)   --->   "%B_4_load = load i4 %B_4_addr" [../matmul_partition.cpp:75]   --->   Operation 121 'load' 'B_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 122 [2/2] (2.32ns)   --->   "%B_5_load = load i4 %B_5_addr" [../matmul_partition.cpp:75]   --->   Operation 122 'load' 'B_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 123 [2/2] (2.32ns)   --->   "%B_6_load = load i4 %B_6_addr" [../matmul_partition.cpp:75]   --->   Operation 123 'load' 'B_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 124 [2/2] (2.32ns)   --->   "%B_7_load = load i4 %B_7_addr" [../matmul_partition.cpp:75]   --->   Operation 124 'load' 'B_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 125 [2/2] (2.32ns)   --->   "%B_8_load = load i4 %B_8_addr" [../matmul_partition.cpp:75]   --->   Operation 125 'load' 'B_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 126 [2/2] (2.32ns)   --->   "%B_9_load = load i4 %B_9_addr" [../matmul_partition.cpp:75]   --->   Operation 126 'load' 'B_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 127 [2/2] (2.32ns)   --->   "%B_10_load = load i4 %B_10_addr" [../matmul_partition.cpp:75]   --->   Operation 127 'load' 'B_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 128 [2/2] (2.32ns)   --->   "%B_11_load = load i4 %B_11_addr" [../matmul_partition.cpp:75]   --->   Operation 128 'load' 'B_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 129 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_12_load = load i4 %B_12_addr" [../matmul_partition.cpp:75]   --->   Operation 129 'load' 'B_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 130 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_13_load = load i4 %B_13_addr" [../matmul_partition.cpp:75]   --->   Operation 130 'load' 'B_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 131 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_14_load = load i4 %B_14_addr" [../matmul_partition.cpp:75]   --->   Operation 131 'load' 'B_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 132 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_15_load = load i4 %B_15_addr" [../matmul_partition.cpp:75]   --->   Operation 132 'load' 'B_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 133 [1/1] (1.82ns)   --->   "%tmp_11 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %B_12_load, i2 1, i32 %B_13_load, i2 2, i32 %B_14_load, i2 3, i32 %B_15_load, i32 0, i2 %indvars_iv32_udiv_cast2" [../matmul_partition.cpp:81]   --->   Operation 133 'sparsemux' 'tmp_11' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.58ns)   --->   "%tmp_12 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.3i32.i32.i2, i2 0, i32 %B_13_load, i2 1, i32 %B_14_load, i2 2, i32 %B_15_load, i32 0, i2 %indvars_iv32_udiv_cast2" [../matmul_partition.cpp:81]   --->   Operation 134 'sparsemux' 'tmp_12' <Predicate = true> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.69ns)   --->   "%select_ln81 = select i1 %icmp_ln81, i32 %B_15_load, i32 %B_14_load" [../matmul_partition.cpp:81]   --->   Operation 135 'select' 'select_ln81' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln75 = store i31 %add_ln75, i31 %j" [../matmul_partition.cpp:75]   --->   Operation 136 'store' 'store_ln75' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 137 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_load = load i4 %A_addr" [../matmul_partition.cpp:70]   --->   Operation 137 'load' 'A_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 138 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_1_load = load i4 %A_1_addr" [../matmul_partition.cpp:70]   --->   Operation 138 'load' 'A_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 139 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_2_load = load i4 %A_2_addr" [../matmul_partition.cpp:70]   --->   Operation 139 'load' 'A_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 140 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_3_load = load i4 %A_3_addr" [../matmul_partition.cpp:70]   --->   Operation 140 'load' 'A_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 141 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_4_load = load i4 %A_4_addr" [../matmul_partition.cpp:70]   --->   Operation 141 'load' 'A_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 142 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_5_load = load i4 %A_5_addr" [../matmul_partition.cpp:70]   --->   Operation 142 'load' 'A_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 143 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_6_load = load i4 %A_6_addr" [../matmul_partition.cpp:70]   --->   Operation 143 'load' 'A_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 144 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_7_load = load i4 %A_7_addr" [../matmul_partition.cpp:70]   --->   Operation 144 'load' 'A_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 145 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_8_load = load i4 %A_8_addr" [../matmul_partition.cpp:70]   --->   Operation 145 'load' 'A_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 146 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_9_load = load i4 %A_9_addr" [../matmul_partition.cpp:70]   --->   Operation 146 'load' 'A_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 147 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_10_load = load i4 %A_10_addr" [../matmul_partition.cpp:70]   --->   Operation 147 'load' 'A_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 148 [1/2] ( I:2.32ns O:2.32ns )   --->   "%A_11_load = load i4 %A_11_addr" [../matmul_partition.cpp:70]   --->   Operation 148 'load' 'A_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 149 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_load = load i4 %B_addr" [../matmul_partition.cpp:75]   --->   Operation 149 'load' 'B_load' <Predicate = (indvars_iv32_udiv_cast == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 150 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_1_load = load i4 %B_1_addr" [../matmul_partition.cpp:75]   --->   Operation 150 'load' 'B_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 151 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_2_load = load i4 %B_2_addr" [../matmul_partition.cpp:75]   --->   Operation 151 'load' 'B_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 152 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_3_load = load i4 %B_3_addr" [../matmul_partition.cpp:75]   --->   Operation 152 'load' 'B_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 153 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_4_load = load i4 %B_4_addr" [../matmul_partition.cpp:75]   --->   Operation 153 'load' 'B_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 154 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_5_load = load i4 %B_5_addr" [../matmul_partition.cpp:75]   --->   Operation 154 'load' 'B_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 155 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_6_load = load i4 %B_6_addr" [../matmul_partition.cpp:75]   --->   Operation 155 'load' 'B_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 156 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_7_load = load i4 %B_7_addr" [../matmul_partition.cpp:75]   --->   Operation 156 'load' 'B_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 157 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_8_load = load i4 %B_8_addr" [../matmul_partition.cpp:75]   --->   Operation 157 'load' 'B_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 158 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_9_load = load i4 %B_9_addr" [../matmul_partition.cpp:75]   --->   Operation 158 'load' 'B_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 159 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_10_load = load i4 %B_10_addr" [../matmul_partition.cpp:75]   --->   Operation 159 'load' 'B_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 160 [1/2] ( I:2.32ns O:2.32ns )   --->   "%B_11_load = load i4 %B_11_addr" [../matmul_partition.cpp:75]   --->   Operation 160 'load' 'B_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 161 [1/1] (2.06ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16i32.i32.i4, i4 0, i32 %B_load, i4 1, i32 %B_1_load, i4 2, i32 %B_2_load, i4 3, i32 %B_3_load, i4 4, i32 %B_4_load, i4 5, i32 %B_5_load, i4 6, i32 %B_6_load, i4 7, i32 %B_7_load, i4 8, i32 %B_8_load, i4 9, i32 %B_9_load, i4 10, i32 %B_10_load, i4 11, i32 %B_11_load, i4 12, i32 %B_12_load, i4 13, i32 %B_13_load, i4 14, i32 %B_14_load, i4 15, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast" [../matmul_partition.cpp:81]   --->   Operation 161 'sparsemux' 'tmp' <Predicate = true> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (2.24ns)   --->   "%tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.15i32.i32.i4, i4 0, i32 %B_1_load, i4 1, i32 %B_2_load, i4 2, i32 %B_3_load, i4 3, i32 %B_4_load, i4 4, i32 %B_5_load, i4 5, i32 %B_6_load, i4 6, i32 %B_7_load, i4 7, i32 %B_8_load, i4 8, i32 %B_9_load, i4 9, i32 %B_10_load, i4 10, i32 %B_11_load, i4 11, i32 %B_12_load, i4 12, i32 %B_13_load, i4 13, i32 %B_14_load, i4 14, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast" [../matmul_partition.cpp:81]   --->   Operation 162 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 2.24> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (2.42ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.14i32.i32.i4, i4 0, i32 %B_2_load, i4 1, i32 %B_3_load, i4 2, i32 %B_4_load, i4 3, i32 %B_5_load, i4 4, i32 %B_6_load, i4 5, i32 %B_7_load, i4 6, i32 %B_8_load, i4 7, i32 %B_9_load, i4 8, i32 %B_10_load, i4 9, i32 %B_11_load, i4 10, i32 %B_12_load, i4 11, i32 %B_13_load, i4 12, i32 %B_14_load, i4 13, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast" [../matmul_partition.cpp:81]   --->   Operation 163 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 2.42> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (2.60ns)   --->   "%tmp_3 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.13i32.i32.i4, i4 0, i32 %B_3_load, i4 1, i32 %B_4_load, i4 2, i32 %B_5_load, i4 3, i32 %B_6_load, i4 4, i32 %B_7_load, i4 5, i32 %B_8_load, i4 6, i32 %B_9_load, i4 7, i32 %B_10_load, i4 8, i32 %B_11_load, i4 9, i32 %B_12_load, i4 10, i32 %B_13_load, i4 11, i32 %B_14_load, i4 12, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast" [../matmul_partition.cpp:81]   --->   Operation 164 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 2.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (2.78ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.12i32.i32.i4, i4 0, i32 %B_4_load, i4 1, i32 %B_5_load, i4 2, i32 %B_6_load, i4 3, i32 %B_7_load, i4 4, i32 %B_8_load, i4 5, i32 %B_9_load, i4 6, i32 %B_10_load, i4 7, i32 %B_11_load, i4 8, i32 %B_12_load, i4 9, i32 %B_13_load, i4 10, i32 %B_14_load, i4 11, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast" [../matmul_partition.cpp:81]   --->   Operation 165 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (2.66ns)   --->   "%tmp_5 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.11i32.i32.i4, i4 0, i32 %B_5_load, i4 1, i32 %B_6_load, i4 2, i32 %B_7_load, i4 3, i32 %B_8_load, i4 4, i32 %B_9_load, i4 5, i32 %B_10_load, i4 6, i32 %B_11_load, i4 7, i32 %B_12_load, i4 8, i32 %B_13_load, i4 9, i32 %B_14_load, i4 10, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast" [../matmul_partition.cpp:81]   --->   Operation 166 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 2.66> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (2.54ns)   --->   "%tmp_6 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.10i32.i32.i4, i4 0, i32 %B_6_load, i4 1, i32 %B_7_load, i4 2, i32 %B_8_load, i4 3, i32 %B_9_load, i4 4, i32 %B_10_load, i4 5, i32 %B_11_load, i4 6, i32 %B_12_load, i4 7, i32 %B_13_load, i4 8, i32 %B_14_load, i4 9, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast" [../matmul_partition.cpp:81]   --->   Operation 167 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 2.54> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (2.42ns)   --->   "%tmp_7 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.9i32.i32.i4, i4 0, i32 %B_7_load, i4 1, i32 %B_8_load, i4 2, i32 %B_9_load, i4 3, i32 %B_10_load, i4 4, i32 %B_11_load, i4 5, i32 %B_12_load, i4 6, i32 %B_13_load, i4 7, i32 %B_14_load, i4 8, i32 %B_15_load, i32 0, i4 %indvars_iv32_udiv_cast" [../matmul_partition.cpp:81]   --->   Operation 168 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 2.42> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (2.30ns)   --->   "%tmp_8 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %B_8_load, i3 1, i32 %B_9_load, i3 2, i32 %B_10_load, i3 3, i32 %B_11_load, i3 4, i32 %B_12_load, i3 5, i32 %B_13_load, i3 6, i32 %B_14_load, i3 7, i32 %B_15_load, i32 0, i3 %indvars_iv32_udiv_cast3" [../matmul_partition.cpp:81]   --->   Operation 169 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (2.18ns)   --->   "%tmp_9 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.7i32.i32.i3, i3 0, i32 %B_9_load, i3 1, i32 %B_10_load, i3 2, i32 %B_11_load, i3 3, i32 %B_12_load, i3 4, i32 %B_13_load, i3 5, i32 %B_14_load, i3 6, i32 %B_15_load, i32 0, i3 %indvars_iv32_udiv_cast3" [../matmul_partition.cpp:81]   --->   Operation 170 'sparsemux' 'tmp_9' <Predicate = true> <Delay = 2.18> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (2.06ns)   --->   "%tmp_s = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.6i32.i32.i3, i3 0, i32 %B_10_load, i3 1, i32 %B_11_load, i3 2, i32 %B_12_load, i3 3, i32 %B_13_load, i3 4, i32 %B_14_load, i3 5, i32 %B_15_load, i32 0, i3 %indvars_iv32_udiv_cast3" [../matmul_partition.cpp:81]   --->   Operation 171 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 2.06> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (1.94ns)   --->   "%tmp_10 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.5i32.i32.i3, i3 0, i32 %B_11_load, i3 1, i32 %B_12_load, i3 2, i32 %B_13_load, i3 3, i32 %B_14_load, i3 4, i32 %B_15_load, i32 0, i3 %indvars_iv32_udiv_cast3" [../matmul_partition.cpp:81]   --->   Operation 172 'sparsemux' 'tmp_10' <Predicate = true> <Delay = 1.94> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [2/2] (6.91ns)   --->   "%mul_ln81_6 = mul i32 %A_12_load, i32 %tmp_11" [../matmul_partition.cpp:81]   --->   Operation 173 'mul' 'mul_ln81_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [2/2] (6.91ns)   --->   "%mul_ln81_10 = mul i32 %A_13_load, i32 %tmp_12" [../matmul_partition.cpp:81]   --->   Operation 174 'mul' 'mul_ln81_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [2/2] (6.91ns)   --->   "%mul_ln81_13 = mul i32 %A_14_load, i32 %select_ln81" [../matmul_partition.cpp:81]   --->   Operation 175 'mul' 'mul_ln81_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [2/2] (6.91ns)   --->   "%mul_ln81_15 = mul i32 %B_15_load, i32 %A_15_load" [../matmul_partition.cpp:81]   --->   Operation 176 'mul' 'mul_ln81_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 177 [2/2] (6.91ns)   --->   "%mul_ln81 = mul i32 %A_7_load, i32 %tmp_7" [../matmul_partition.cpp:81]   --->   Operation 177 'mul' 'mul_ln81' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [2/2] (6.91ns)   --->   "%mul_ln81_1 = mul i32 %A_11_load, i32 %tmp_10" [../matmul_partition.cpp:81]   --->   Operation 178 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [2/2] (6.91ns)   --->   "%mul_ln81_2 = mul i32 %A_8_load, i32 %tmp_8" [../matmul_partition.cpp:81]   --->   Operation 179 'mul' 'mul_ln81_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [2/2] (6.91ns)   --->   "%mul_ln81_3 = mul i32 %A_2_load, i32 %tmp_2" [../matmul_partition.cpp:81]   --->   Operation 180 'mul' 'mul_ln81_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [2/2] (6.91ns)   --->   "%mul_ln81_4 = mul i32 %A_1_load, i32 %tmp_1" [../matmul_partition.cpp:81]   --->   Operation 181 'mul' 'mul_ln81_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [2/2] (6.91ns)   --->   "%mul_ln81_5 = mul i32 %A_5_load, i32 %tmp_5" [../matmul_partition.cpp:81]   --->   Operation 182 'mul' 'mul_ln81_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/2] (6.91ns)   --->   "%mul_ln81_6 = mul i32 %A_12_load, i32 %tmp_11" [../matmul_partition.cpp:81]   --->   Operation 183 'mul' 'mul_ln81_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [2/2] (6.91ns)   --->   "%mul_ln81_7 = mul i32 %A_3_load, i32 %tmp_3" [../matmul_partition.cpp:81]   --->   Operation 184 'mul' 'mul_ln81_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [2/2] (6.91ns)   --->   "%mul_ln81_8 = mul i32 %A_10_load, i32 %tmp_s" [../matmul_partition.cpp:81]   --->   Operation 185 'mul' 'mul_ln81_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [2/2] (6.91ns)   --->   "%mul_ln81_9 = mul i32 %A_4_load, i32 %tmp_4" [../matmul_partition.cpp:81]   --->   Operation 186 'mul' 'mul_ln81_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/2] (6.91ns)   --->   "%mul_ln81_10 = mul i32 %A_13_load, i32 %tmp_12" [../matmul_partition.cpp:81]   --->   Operation 187 'mul' 'mul_ln81_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [2/2] (6.91ns)   --->   "%mul_ln81_11 = mul i32 %A_6_load, i32 %tmp_6" [../matmul_partition.cpp:81]   --->   Operation 188 'mul' 'mul_ln81_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [2/2] (6.91ns)   --->   "%mul_ln81_12 = mul i32 %A_load, i32 %tmp" [../matmul_partition.cpp:81]   --->   Operation 189 'mul' 'mul_ln81_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/2] (6.91ns)   --->   "%mul_ln81_13 = mul i32 %A_14_load, i32 %select_ln81" [../matmul_partition.cpp:81]   --->   Operation 190 'mul' 'mul_ln81_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 191 [2/2] (6.91ns)   --->   "%mul_ln81_14 = mul i32 %A_9_load, i32 %tmp_9" [../matmul_partition.cpp:81]   --->   Operation 191 'mul' 'mul_ln81_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/2] (6.91ns)   --->   "%mul_ln81_15 = mul i32 %B_15_load, i32 %A_15_load" [../matmul_partition.cpp:81]   --->   Operation 192 'mul' 'mul_ln81_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.92>
ST_8 : Operation 193 [1/2] (6.91ns)   --->   "%mul_ln81 = mul i32 %A_7_load, i32 %tmp_7" [../matmul_partition.cpp:81]   --->   Operation 193 'mul' 'mul_ln81' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/2] (6.91ns)   --->   "%mul_ln81_1 = mul i32 %A_11_load, i32 %tmp_10" [../matmul_partition.cpp:81]   --->   Operation 194 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/2] (6.91ns)   --->   "%mul_ln81_2 = mul i32 %A_8_load, i32 %tmp_8" [../matmul_partition.cpp:81]   --->   Operation 195 'mul' 'mul_ln81_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/2] (6.91ns)   --->   "%mul_ln81_3 = mul i32 %A_2_load, i32 %tmp_2" [../matmul_partition.cpp:81]   --->   Operation 196 'mul' 'mul_ln81_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/2] (6.91ns)   --->   "%mul_ln81_4 = mul i32 %A_1_load, i32 %tmp_1" [../matmul_partition.cpp:81]   --->   Operation 197 'mul' 'mul_ln81_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/2] (6.91ns)   --->   "%mul_ln81_5 = mul i32 %A_5_load, i32 %tmp_5" [../matmul_partition.cpp:81]   --->   Operation 198 'mul' 'mul_ln81_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/2] (6.91ns)   --->   "%mul_ln81_7 = mul i32 %A_3_load, i32 %tmp_3" [../matmul_partition.cpp:81]   --->   Operation 199 'mul' 'mul_ln81_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/2] (6.91ns)   --->   "%mul_ln81_8 = mul i32 %A_10_load, i32 %tmp_s" [../matmul_partition.cpp:81]   --->   Operation 200 'mul' 'mul_ln81_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/2] (6.91ns)   --->   "%mul_ln81_9 = mul i32 %A_4_load, i32 %tmp_4" [../matmul_partition.cpp:81]   --->   Operation 201 'mul' 'mul_ln81_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/2] (6.91ns)   --->   "%mul_ln81_11 = mul i32 %A_6_load, i32 %tmp_6" [../matmul_partition.cpp:81]   --->   Operation 202 'mul' 'mul_ln81_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 203 [1/2] (6.91ns)   --->   "%mul_ln81_12 = mul i32 %A_load, i32 %tmp" [../matmul_partition.cpp:81]   --->   Operation 203 'mul' 'mul_ln81_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/2] (6.91ns)   --->   "%mul_ln81_14 = mul i32 %A_9_load, i32 %tmp_9" [../matmul_partition.cpp:81]   --->   Operation 204 'mul' 'mul_ln81_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln81_10 = add i32 %mul_ln81_6, i32 %mul_ln81_10" [../matmul_partition.cpp:81]   --->   Operation 205 'add' 'add_ln81_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 206 [1/1] (2.55ns)   --->   "%add_ln81_11 = add i32 %mul_ln81_13, i32 %mul_ln81_15" [../matmul_partition.cpp:81]   --->   Operation 206 'add' 'add_ln81_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln81_12 = add i32 %add_ln81_11, i32 %add_ln81_10" [../matmul_partition.cpp:81]   --->   Operation 207 'add' 'add_ln81_12' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 6.92>
ST_9 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln81 = add i32 %mul_ln81_4, i32 %mul_ln81_12" [../matmul_partition.cpp:81]   --->   Operation 208 'add' 'add_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 209 [1/1] (2.55ns)   --->   "%add_ln81_1 = add i32 %mul_ln81_3, i32 %mul_ln81_7" [../matmul_partition.cpp:81]   --->   Operation 209 'add' 'add_ln81_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln81_2 = add i32 %add_ln81_1, i32 %add_ln81" [../matmul_partition.cpp:81]   --->   Operation 210 'add' 'add_ln81_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln81_3 = add i32 %mul_ln81_9, i32 %mul_ln81_5" [../matmul_partition.cpp:81]   --->   Operation 211 'add' 'add_ln81_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 212 [1/1] (2.55ns)   --->   "%add_ln81_4 = add i32 %mul_ln81_11, i32 %mul_ln81" [../matmul_partition.cpp:81]   --->   Operation 212 'add' 'add_ln81_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln81_5 = add i32 %add_ln81_4, i32 %add_ln81_3" [../matmul_partition.cpp:81]   --->   Operation 213 'add' 'add_ln81_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 214 [1/1] (2.55ns)   --->   "%add_ln81_7 = add i32 %mul_ln81_2, i32 %mul_ln81_14" [../matmul_partition.cpp:81]   --->   Operation 214 'add' 'add_ln81_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (2.55ns)   --->   "%add_ln81_8 = add i32 %mul_ln81_8, i32 %mul_ln81_1" [../matmul_partition.cpp:81]   --->   Operation 215 'add' 'add_ln81_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln81_9 = add i32 %add_ln81_8, i32 %add_ln81_7" [../matmul_partition.cpp:81]   --->   Operation 216 'add' 'add_ln81_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 217 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln81_13 = add i32 %add_ln81_12, i32 %add_ln81_9" [../matmul_partition.cpp:81]   --->   Operation 217 'add' 'add_ln81_13' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln81_6 = add i32 %add_ln81_5, i32 %add_ln81_2" [../matmul_partition.cpp:81]   --->   Operation 218 'add' 'add_ln81_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 219 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%result = add i32 %add_ln81_13, i32 %add_ln81_6" [../matmul_partition.cpp:81]   --->   Operation 219 'add' 'result' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 227 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 227 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop2_lreorder1_lreorder2_str"   --->   Operation 220 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 221 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../matmul_partition.cpp:75]   --->   Operation 222 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i8 %add_ln83" [../matmul_partition.cpp:83]   --->   Operation 223 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln83" [../matmul_partition.cpp:83]   --->   Operation 224 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 225 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln83 = store i32 %result, i8 %C_addr" [../matmul_partition.cpp:83]   --->   Operation 225 'store' 'store_ln83' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln75 = br void %lreorder3" [../matmul_partition.cpp:75]   --->   Operation 226 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 94 bit ('indvar_flatten17') [40]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten17' [45]  (1.588 ns)

 <State 2>: 4.379ns
The critical path consists of the following:
	'load' operation 94 bit ('indvar_flatten17_load', ../matmul_partition.cpp:67) on local variable 'indvar_flatten17' [52]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln67', ../matmul_partition.cpp:67) [55]  (4.379 ns)

 <State 3>: 6.589ns
The critical path consists of the following:
	'load' operation 64 bit ('indvar_flatten_load', ../matmul_partition.cpp:70) on local variable 'indvar_flatten' [60]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln70', ../matmul_partition.cpp:70) [63]  (3.520 ns)
	'select' operation 64 bit ('select_ln70_2', ../matmul_partition.cpp:70) [199]  (1.481 ns)
	'store' operation 0 bit ('store_ln70', ../matmul_partition.cpp:70) of variable 'select_ln70_2', ../matmul_partition.cpp:70 on local variable 'indvar_flatten' [201]  (1.588 ns)

 <State 4>: 7.045ns
The critical path consists of the following:
	'load' operation 31 bit ('j', ../matmul_partition.cpp:75) on local variable 'j', ../matmul_partition.cpp:75 [51]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln75', ../matmul_partition.cpp:75) [54]  (2.552 ns)
	'select' operation 1 bit ('select_ln67_1', ../matmul_partition.cpp:67) [66]  (0.993 ns)
	'or' operation 1 bit ('or_ln70', ../matmul_partition.cpp:70) [68]  (0.000 ns)
	'select' operation 31 bit ('select_ln70', ../matmul_partition.cpp:70) [69]  (0.978 ns)
	'add' operation 31 bit ('add_ln75', ../matmul_partition.cpp:75) [197]  (2.522 ns)

 <State 5>: 4.149ns
The critical path consists of the following:
	'load' operation 32 bit ('B_12_load', ../matmul_partition.cpp:75) on array 'B_12' [142]  (2.322 ns)
	'sparsemux' operation 32 bit ('tmp_11', ../matmul_partition.cpp:81) [158]  (1.827 ns)

 <State 6>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln81_6', ../matmul_partition.cpp:81) [168]  (6.912 ns)

 <State 7>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln81', ../matmul_partition.cpp:81) [162]  (6.912 ns)

 <State 8>: 6.923ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln81_11', ../matmul_partition.cpp:81) [189]  (2.552 ns)
	'add' operation 32 bit ('add_ln81_12', ../matmul_partition.cpp:81) [190]  (4.371 ns)

 <State 9>: 6.923ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln81_1', ../matmul_partition.cpp:81) [179]  (2.552 ns)
	'add' operation 32 bit ('add_ln81_2', ../matmul_partition.cpp:81) [180]  (4.371 ns)

 <State 10>: 4.371ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln81_6', ../matmul_partition.cpp:81) [184]  (0.000 ns)
	'add' operation 32 bit ('result', ../matmul_partition.cpp:81) [192]  (4.371 ns)

 <State 11>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('C_addr', ../matmul_partition.cpp:83) [195]  (0.000 ns)
	'store' operation 0 bit ('store_ln83', ../matmul_partition.cpp:83) of variable 'result', ../matmul_partition.cpp:81 on array 'C' [196]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
