Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb  5 19:22:19 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_methodology -file histogram_median_unit_methodology_drc_routed.rpt -pb histogram_median_unit_methodology_drc_routed.pb -rpx histogram_median_unit_methodology_drc_routed.rpx
| Design       : histogram_median_unit
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 62
+-----------+------------------+-----------------------------+------------+
| Rule      | Severity         | Description                 | Violations |
+-----------+------------------+-----------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell | 15         |
| TIMING-20 | Warning          | Non-clocked latch           | 47         |
+-----------+------------------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin DUT_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin DUT_RAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin DUT_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin data_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin data_counter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin data_counter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin data_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin data_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin data_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin data_counter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin data_counter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin data_counter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin data_counter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin data_counter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin data_counter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch hist_amount_reg[0] cannot be properly analyzed as its control pin hist_amount_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch hist_amount_reg[1] cannot be properly analyzed as its control pin hist_amount_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch hist_amount_reg[2] cannot be properly analyzed as its control pin hist_amount_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch hist_amount_reg[3] cannot be properly analyzed as its control pin hist_amount_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch hist_amount_reg[4] cannot be properly analyzed as its control pin hist_amount_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch hist_amount_reg[5] cannot be properly analyzed as its control pin hist_amount_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch hist_amount_reg[6] cannot be properly analyzed as its control pin hist_amount_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch hist_amount_reg[7] cannot be properly analyzed as its control pin hist_amount_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch hist_amount_reg[8] cannot be properly analyzed as its control pin hist_amount_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch hist_amount_reg[9] cannot be properly analyzed as its control pin hist_amount_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch ram_address_a_reg[0] cannot be properly analyzed as its control pin ram_address_a_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch ram_address_a_reg[1] cannot be properly analyzed as its control pin ram_address_a_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch ram_address_a_reg[2] cannot be properly analyzed as its control pin ram_address_a_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch ram_address_a_reg[3] cannot be properly analyzed as its control pin ram_address_a_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch ram_address_a_reg[4] cannot be properly analyzed as its control pin ram_address_a_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch ram_address_a_reg[5] cannot be properly analyzed as its control pin ram_address_a_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch ram_address_a_reg[6] cannot be properly analyzed as its control pin ram_address_a_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch ram_address_a_reg[7] cannot be properly analyzed as its control pin ram_address_a_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch ram_address_b_reg[0] cannot be properly analyzed as its control pin ram_address_b_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch ram_address_b_reg[1] cannot be properly analyzed as its control pin ram_address_b_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch ram_address_b_reg[2] cannot be properly analyzed as its control pin ram_address_b_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch ram_address_b_reg[3] cannot be properly analyzed as its control pin ram_address_b_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch ram_address_b_reg[4] cannot be properly analyzed as its control pin ram_address_b_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch ram_address_b_reg[5] cannot be properly analyzed as its control pin ram_address_b_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch ram_address_b_reg[6] cannot be properly analyzed as its control pin ram_address_b_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch ram_address_b_reg[7] cannot be properly analyzed as its control pin ram_address_b_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch ram_dina_reg[0] cannot be properly analyzed as its control pin ram_dina_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch ram_dina_reg[1] cannot be properly analyzed as its control pin ram_dina_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch ram_dina_reg[2] cannot be properly analyzed as its control pin ram_dina_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch ram_dina_reg[3] cannot be properly analyzed as its control pin ram_dina_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch ram_dina_reg[4] cannot be properly analyzed as its control pin ram_dina_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch ram_dina_reg[5] cannot be properly analyzed as its control pin ram_dina_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch ram_dina_reg[6] cannot be properly analyzed as its control pin ram_dina_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch ram_dina_reg[7] cannot be properly analyzed as its control pin ram_dina_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch ram_dina_reg[8] cannot be properly analyzed as its control pin ram_dina_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch ram_dina_reg[9] cannot be properly analyzed as its control pin ram_dina_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch ram_wea_reg[0] cannot be properly analyzed as its control pin ram_wea_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch rom_address_reg[0] cannot be properly analyzed as its control pin rom_address_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch rom_address_reg[1] cannot be properly analyzed as its control pin rom_address_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch rom_address_reg[2] cannot be properly analyzed as its control pin rom_address_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch rom_address_reg[3] cannot be properly analyzed as its control pin rom_address_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch rom_address_reg[4] cannot be properly analyzed as its control pin rom_address_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch rom_address_reg[5] cannot be properly analyzed as its control pin rom_address_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch rom_address_reg[6] cannot be properly analyzed as its control pin rom_address_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch rom_address_reg[7] cannot be properly analyzed as its control pin rom_address_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch rom_address_reg[8] cannot be properly analyzed as its control pin rom_address_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch rom_address_reg[9] cannot be properly analyzed as its control pin rom_address_reg[9]/G is not reached by a timing clock
Related violations: <none>


