

================================================================
== Vivado HLS Report for 'thresholdOtsu'
================================================================
* Date:           Sun Apr 23 06:44:50 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sample
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.096|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1843204|  2822404|  1843204|  2822404|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                    |      Latency      | Iteration |  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- memset_histogram  |      255|      255|          1|          -|          -|      256|    no    |
        |- Loop 2            |  1049600|  1049600|       2050|          -|          -|      512|    no    |
        | + Loop 2.1         |     2048|     2048|          4|          -|          -|      512|    no    |
        |- memset_mean       |      255|      255|          1|          -|          -|      256|    no    |
        |- memset_variance   |      255|      255|          1|          -|          -|      256|    no    |
        |- Loop 5            |     4352|   983552| 17 ~ 3842 |          -|          -|      256|    no    |
        | + Loop 5.1         |       15|     3840|         15|          -|          -| 1 ~ 256 |    no    |
        |- Loop 6            |     1024|     1024|          4|          -|          -|      256|    no    |
        |- Loop 7            |   787456|   787456|       1538|          -|          -|      512|    no    |
        | + Loop 7.1         |     1536|     1536|          3|          -|          -|      512|    no    |
        +--------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   566|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      5|    643|  1500|
|Memory           |        3|      -|      0|     0|
|Multiplexer      |        -|      -|      -|   351|
|Register         |        -|      -|    523|     -|
+-----------------+---------+-------+-------+------+
|Total            |        3|      5|   1166|  2417|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        7|     12|      7|    30|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+
    |                      Instance                      |                     Module                     | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+
    |imageProcessing_fadd_32ns_32ns_32_5_full_dsp_1_U13  |imageProcessing_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|
    |imageProcessing_fcmp_32ns_32ns_1_1_1_U16            |imageProcessing_fcmp_32ns_32ns_1_1_1            |        0|      0|   66|  239|
    |imageProcessing_fmul_32ns_32ns_32_4_max_dsp_1_U14   |imageProcessing_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  322|
    |imageProcessing_sitofp_32ns_32_5_1_U15              |imageProcessing_sitofp_32ns_32_5_1              |        0|      0|  229|  549|
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+
    |Total                                               |                                                |        0|      5|  643| 1500|
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |histogram_U  |thresholdOtsu_histogram  |        1|  0|   0|   256|   32|     1|         8192|
    |mean_U       |thresholdOtsu_histogram  |        1|  0|   0|   256|   32|     1|         8192|
    |variance_U   |thresholdOtsu_variance   |        1|  0|   0|   256|   32|     1|         8192|
    +-------------+-------------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                         |        3|  0|   0|   768|   96|     3|        24576|
    +-------------+-------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |i_4_fu_340_p2              |     +    |      0|  0|  17|          10|           1|
    |i_5_fu_474_p2              |     +    |      0|  0|  16|           9|           1|
    |i_6_fu_430_p2              |     +    |      0|  0|  16|           9|           1|
    |i_7_fu_587_p2              |     +    |      0|  0|  17|          10|           1|
    |indvarinc1_fu_395_p2       |     +    |      0|  0|  15|           8|           1|
    |indvarinc2_fu_412_p2       |     +    |      0|  0|  15|           8|           1|
    |indvarinc_fu_317_p2        |     +    |      0|  0|  15|           8|           1|
    |indvars_iv_next_fu_458_p2  |     +    |      0|  0|  16|           9|           1|
    |j_4_fu_364_p2              |     +    |      0|  0|  17|          10|           1|
    |j_5_fu_452_p2              |     +    |      0|  0|  16|           9|           1|
    |j_6_fu_611_p2              |     +    |      0|  0|  17|          10|           1|
    |tmp_31_fu_389_p2           |     +    |      0|  0|  39|          32|           1|
    |tmp_33_fu_374_p2           |     +    |      0|  0|  27|          20|          20|
    |tmp_43_fu_621_p2           |     +    |      0|  0|  27|          20|          20|
    |tmp_7_fu_556_p2            |    and   |      0|  0|   8|           1|           1|
    |tmp_9_fu_562_p2            |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_581_p2        |   icmp   |      0|  0|  13|          10|          11|
    |exitcond2_fu_468_p2        |   icmp   |      0|  0|  13|           9|          10|
    |exitcond3_fu_446_p2        |   icmp   |      0|  0|  13|           9|           9|
    |exitcond4_fu_424_p2        |   icmp   |      0|  0|  13|           9|           9|
    |exitcond6_fu_358_p2        |   icmp   |      0|  0|  13|          10|          11|
    |exitcond7_fu_334_p2        |   icmp   |      0|  0|  13|          10|          11|
    |exitcond_fu_605_p2         |   icmp   |      0|  0|  13|          10|          11|
    |notlhs1_fu_538_p2          |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_520_p2           |   icmp   |      0|  0|  11|           8|           2|
    |notrhs1_fu_544_p2          |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_526_p2           |   icmp   |      0|  0|  18|          23|           1|
    |tmp_32_fu_406_p2           |   icmp   |      0|  0|  11|           8|           2|
    |tmp_34_fu_418_p2           |   icmp   |      0|  0|  11|           8|           2|
    |tmp_45_fu_635_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_328_p2            |   icmp   |      0|  0|  11|           8|           2|
    |tmp_5_fu_532_p2            |    or    |      0|  0|   8|           1|           1|
    |tmp_6_fu_550_p2            |    or    |      0|  0|   8|           1|           1|
    |max_variance_1_fu_567_p3   |  select  |      0|  0|  32|           1|          32|
    |threshold_1_fu_574_p3      |  select  |      0|  0|  32|           1|          32|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 566|         363|         236|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  153|         34|    1|         34|
    |histogram_address0    |   21|          4|    8|         32|
    |histogram_d0          |   15|          3|   32|         96|
    |i2_reg_221            |    9|          2|    9|         18|
    |i5_reg_278            |    9|          2|   10|         20|
    |i_reg_165             |    9|          2|   10|         20|
    |indvars_iv_reg_209    |    9|          2|    9|         18|
    |invdar1_reg_187       |    9|          2|    8|         16|
    |invdar2_reg_198       |    9|          2|    8|         16|
    |invdar_reg_154        |    9|          2|    8|         16|
    |j3_reg_232            |    9|          2|    9|         18|
    |j6_reg_289            |    9|          2|   10|         20|
    |j_reg_176             |    9|          2|   10|         20|
    |max_variance_reg_243  |    9|          2|   32|         64|
    |mean_address0         |   15|          3|    8|         24|
    |mean_d0               |   15|          3|   32|         96|
    |src_address0          |   15|          3|   18|         54|
    |threshold_2_reg_267   |    9|          2|    9|         18|
    |threshold_reg_255     |    9|          2|   32|         64|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  351|         76|  263|        664|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  33|   0|   33|          0|
    |histogram_addr_1_reg_675   |   8|   0|    8|          0|
    |histogram_load_reg_680     |  32|   0|   32|          0|
    |i2_reg_221                 |   9|   0|    9|          0|
    |i5_reg_278                 |  10|   0|   10|          0|
    |i_4_reg_652                |  10|   0|   10|          0|
    |i_5_reg_760                |   9|   0|    9|          0|
    |i_6_reg_704                |   9|   0|    9|          0|
    |i_7_reg_795                |  10|   0|   10|          0|
    |i_reg_165                  |  10|   0|   10|          0|
    |indvars_iv_reg_209         |   9|   0|    9|          0|
    |invdar1_reg_187            |   8|   0|    8|          0|
    |invdar2_reg_198            |   8|   0|    8|          0|
    |invdar_reg_154             |   8|   0|    8|          0|
    |j3_reg_232                 |   9|   0|    9|          0|
    |j6_reg_289                 |  10|   0|   10|          0|
    |j_4_reg_665                |  10|   0|   10|          0|
    |j_5_reg_722                |   9|   0|    9|          0|
    |j_6_reg_808                |  10|   0|   10|          0|
    |j_reg_176                  |  10|   0|   10|          0|
    |max_variance_2_reg_770     |  32|   0|   32|          0|
    |max_variance_reg_243       |  32|   0|   32|          0|
    |mean_addr_1_reg_709        |   8|   0|    8|          0|
    |mean_load_reg_742          |  32|   0|   32|          0|
    |threshold_2_cast3_reg_752  |   9|   0|   32|         23|
    |threshold_2_reg_267        |   9|   0|    9|          0|
    |threshold_reg_255          |  32|   0|   32|          0|
    |tmp_37_reg_732             |  32|   0|   32|          0|
    |tmp_39_cast_reg_657        |  10|   0|   20|         10|
    |tmp_40_reg_737             |  32|   0|   32|          0|
    |tmp_41_reg_747             |  32|   0|   32|          0|
    |tmp_44_cast_reg_800        |  10|   0|   20|         10|
    |tmp_45_reg_823             |   1|   0|    1|          0|
    |tmp_49_cast_reg_813        |  20|   0|   64|         44|
    |tmp_8_reg_777              |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 523|   0|  610|         87|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | thresholdOtsu | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | thresholdOtsu | return value |
|ap_start      |  in |    1| ap_ctrl_hs | thresholdOtsu | return value |
|ap_done       | out |    1| ap_ctrl_hs | thresholdOtsu | return value |
|ap_idle       | out |    1| ap_ctrl_hs | thresholdOtsu | return value |
|ap_ready      | out |    1| ap_ctrl_hs | thresholdOtsu | return value |
|src_address0  | out |   18|  ap_memory |      src      |     array    |
|src_ce0       | out |    1|  ap_memory |      src      |     array    |
|src_q0        |  in |    8|  ap_memory |      src      |     array    |
|dst_address0  | out |   18|  ap_memory |      dst      |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst      |     array    |
|dst_we0       | out |    1|  ap_memory |      dst      |     array    |
|dst_d0        | out |    1|  ap_memory |      dst      |     array    |
+--------------+-----+-----+------------+---------------+--------------+

