<stg><name>single_heap_sort</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="9" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="23" op_0_bw="32">
<![CDATA[
entry:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %data = alloca i64 1

]]></Node>
<StgValue><ssdm name="data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @single_heap_sort_Pipeline_initialization, i32 %input_r, i32 %data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:8 %store_ln53 = store i23 2499999, i23 %i_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln41 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln41"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %call_ln0 = call void @single_heap_sort_Pipeline_initialization, i32 %input_r, i32 %data

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln53 = br void %for.inc6

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
for.inc6:0 %i = load i23 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
for.inc6:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %i, i32 22

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc6:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2500000, i64 2500000, i64 2500000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc6:3 %br_ln53 = br i1 %tmp, void %for.inc6.split, void %VITIS_LOOP_57_1

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="22" op_0_bw="23">
<![CDATA[
for.inc6.split:0 %trunc_ln43 = trunc i23 %i

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc6.split:2 %call_ln43 = call void @single_heap_sort_Pipeline_VITIS_LOOP_16_1, i22 %trunc_ln43, i32 %data

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc6.split:3 %i_2 = add i23 %i, i23 8388607

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="23" op_1_bw="23" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc6.split:4 %store_ln53 = store i23 %i_2, i23 %i_1

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="32">
<![CDATA[
VITIS_LOOP_57_1:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="23" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_57_1:1 %data_addr_1 = getelementptr i32 %data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_57_1:2 %store_ln57 = store i24 4999999, i24 %j_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_57_1:3 %br_ln57 = br void %for.inc15

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc6.split:1 %specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc6.split:2 %call_ln43 = call void @single_heap_sort_Pipeline_VITIS_LOOP_16_1, i22 %trunc_ln43, i32 %data

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
for.inc6.split:5 %br_ln53 = br void %for.inc6

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.inc15:0 %j = load i24 %j_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc15:1 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %j, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc15:2 %empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5000000, i64 5000000, i64 5000000

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc15:3 %br_ln57 = br i1 %tmp_1, void %for.inc15.split, void %for.inc25.preheader

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="24">
<![CDATA[
for.inc15.split:0 %zext_ln57 = zext i24 %j

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="23" op_0_bw="24">
<![CDATA[
for.inc15.split:1 %trunc_ln44 = trunc i24 %j

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc15.split:3 %data_addr_4 = getelementptr i32 %data, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="data_addr_4"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="23">
<![CDATA[
for.inc15.split:5 %data_load_3 = load i23 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc15.split:9 %add_ln57 = add i24 %j, i24 16777215

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.split:10 %store_ln57 = store i24 %add_ln57, i24 %j_1

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc25.preheader:0 %call_ln0 = call void @single_heap_sort_Pipeline_output_data, i32 %data, i32 %output_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="23">
<![CDATA[
for.inc15.split:4 %temp = load i23 %data_addr_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="23">
<![CDATA[
for.inc15.split:5 %data_load_3 = load i23 %data_addr_4

]]></Node>
<StgValue><ssdm name="data_load_3"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="23" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc15.split:6 %store_ln10 = store i32 %data_load_3, i23 %data_addr_1

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="23">
<![CDATA[
for.inc15.split:4 %temp = load i23 %data_addr_1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="23" op_2_bw="0">
<![CDATA[
for.inc15.split:7 %store_ln11 = store i32 %temp, i23 %data_addr_4

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="53" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc15.split:8 %call_ln44 = call void @single_heap_sort_Pipeline_VITIS_LOOP_16_11, i23 %trunc_ln44, i32 %data

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="54" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc15.split:2 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc15.split:8 %call_ln44 = call void @single_heap_sort_Pipeline_VITIS_LOOP_16_11, i23 %trunc_ln44, i32 %data

]]></Node>
<StgValue><ssdm name="call_ln44"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
for.inc15.split:11 %br_ln57 = br void %for.inc15

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="57" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc25.preheader:0 %call_ln0 = call void @single_heap_sort_Pipeline_output_data, i32 %data, i32 %output_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="58" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
for.inc25.preheader:1 %ret_ln70 = ret

]]></Node>
<StgValue><ssdm name="ret_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="76" from="StgValue_75" to="i_1" fromId="75" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_77" to="data" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="single_heap_sort_Pipeline_initialization" to="call_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="81" from="input_r" to="call_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="82" from="data" to="call_ln0" fromId="12" toId="13">
</dataflow>
<dataflow id="84" from="StgValue_83" to="store_ln53" fromId="83" toId="14">
</dataflow>
<dataflow id="85" from="i_1" to="store_ln53" fromId="11" toId="14">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln41" fromId="86" toId="15">
</dataflow>
<dataflow id="89" from="empty_1" to="spectopmodule_ln41" fromId="88" toId="15">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="92" from="input_r" to="specinterface_ln0" fromId="73" toId="16">
</dataflow>
<dataflow id="94" from="empty" to="specinterface_ln0" fromId="93" toId="16">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="99" from="empty_0" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="101" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="106" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="107" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="109" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="112" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="114" toId="17">
</dataflow>
<dataflow id="116" from="input_r" to="specbitsmap_ln0" fromId="73" toId="17">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="90" toId="18">
</dataflow>
<dataflow id="118" from="output_r" to="specinterface_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="119" from="empty" to="specinterface_ln0" fromId="93" toId="18">
</dataflow>
<dataflow id="120" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="121" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="122" from="empty_0" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="123" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="18">
</dataflow>
<dataflow id="124" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="125" from="empty_0" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="128" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="129" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="130" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="131" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="98" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_100" to="specinterface_ln0" fromId="100" toId="18">
</dataflow>
<dataflow id="135" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="18">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="114" toId="19">
</dataflow>
<dataflow id="137" from="output_r" to="specbitsmap_ln0" fromId="74" toId="19">
</dataflow>
<dataflow id="138" from="single_heap_sort_Pipeline_initialization" to="call_ln0" fromId="79" toId="20">
</dataflow>
<dataflow id="139" from="input_r" to="call_ln0" fromId="73" toId="20">
</dataflow>
<dataflow id="140" from="data" to="call_ln0" fromId="12" toId="20">
</dataflow>
<dataflow id="141" from="i_1" to="i" fromId="11" toId="22">
</dataflow>
<dataflow id="143" from="_ssdm_op_BitSelect.i1.i23.i32" to="tmp" fromId="142" toId="23">
</dataflow>
<dataflow id="144" from="i" to="tmp" fromId="22" toId="23">
</dataflow>
<dataflow id="146" from="StgValue_145" to="tmp" fromId="145" toId="23">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="147" toId="24">
</dataflow>
<dataflow id="150" from="StgValue_149" to="empty" fromId="149" toId="24">
</dataflow>
<dataflow id="151" from="StgValue_149" to="empty" fromId="149" toId="24">
</dataflow>
<dataflow id="152" from="StgValue_149" to="empty" fromId="149" toId="24">
</dataflow>
<dataflow id="153" from="tmp" to="br_ln53" fromId="23" toId="25">
</dataflow>
<dataflow id="154" from="i" to="trunc_ln43" fromId="22" toId="26">
</dataflow>
<dataflow id="156" from="single_heap_sort_Pipeline_VITIS_LOOP_16_1" to="call_ln43" fromId="155" toId="27">
</dataflow>
<dataflow id="157" from="trunc_ln43" to="call_ln43" fromId="26" toId="27">
</dataflow>
<dataflow id="158" from="data" to="call_ln43" fromId="12" toId="27">
</dataflow>
<dataflow id="159" from="i" to="i_2" fromId="22" toId="28">
</dataflow>
<dataflow id="161" from="StgValue_160" to="i_2" fromId="160" toId="28">
</dataflow>
<dataflow id="162" from="i_2" to="store_ln53" fromId="28" toId="29">
</dataflow>
<dataflow id="163" from="i_1" to="store_ln53" fromId="11" toId="29">
</dataflow>
<dataflow id="164" from="StgValue_75" to="j_1" fromId="75" toId="30">
</dataflow>
<dataflow id="165" from="data" to="data_addr_1" fromId="12" toId="31">
</dataflow>
<dataflow id="167" from="StgValue_166" to="data_addr_1" fromId="166" toId="31">
</dataflow>
<dataflow id="168" from="StgValue_166" to="data_addr_1" fromId="166" toId="31">
</dataflow>
<dataflow id="170" from="StgValue_169" to="store_ln57" fromId="169" toId="32">
</dataflow>
<dataflow id="171" from="j_1" to="store_ln57" fromId="30" toId="32">
</dataflow>
<dataflow id="173" from="_ssdm_op_SpecLoopName" to="specloopname_ln43" fromId="172" toId="34">
</dataflow>
<dataflow id="175" from="empty_5" to="specloopname_ln43" fromId="174" toId="34">
</dataflow>
<dataflow id="176" from="single_heap_sort_Pipeline_VITIS_LOOP_16_1" to="call_ln43" fromId="155" toId="35">
</dataflow>
<dataflow id="177" from="trunc_ln43" to="call_ln43" fromId="26" toId="35">
</dataflow>
<dataflow id="178" from="data" to="call_ln43" fromId="12" toId="35">
</dataflow>
<dataflow id="179" from="j_1" to="j" fromId="30" toId="37">
</dataflow>
<dataflow id="181" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_1" fromId="180" toId="38">
</dataflow>
<dataflow id="182" from="j" to="tmp_1" fromId="37" toId="38">
</dataflow>
<dataflow id="184" from="StgValue_183" to="tmp_1" fromId="183" toId="38">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecLoopTripCount" to="empty_10" fromId="147" toId="39">
</dataflow>
<dataflow id="187" from="StgValue_186" to="empty_10" fromId="186" toId="39">
</dataflow>
<dataflow id="188" from="StgValue_186" to="empty_10" fromId="186" toId="39">
</dataflow>
<dataflow id="189" from="StgValue_186" to="empty_10" fromId="186" toId="39">
</dataflow>
<dataflow id="190" from="tmp_1" to="br_ln57" fromId="38" toId="40">
</dataflow>
<dataflow id="191" from="j" to="zext_ln57" fromId="37" toId="41">
</dataflow>
<dataflow id="192" from="j" to="trunc_ln44" fromId="37" toId="42">
</dataflow>
<dataflow id="193" from="data" to="data_addr_4" fromId="12" toId="43">
</dataflow>
<dataflow id="194" from="StgValue_166" to="data_addr_4" fromId="166" toId="43">
</dataflow>
<dataflow id="195" from="zext_ln57" to="data_addr_4" fromId="41" toId="43">
</dataflow>
<dataflow id="196" from="data_addr_4" to="data_load_3" fromId="43" toId="44">
</dataflow>
<dataflow id="197" from="j" to="add_ln57" fromId="37" toId="45">
</dataflow>
<dataflow id="199" from="StgValue_198" to="add_ln57" fromId="198" toId="45">
</dataflow>
<dataflow id="200" from="add_ln57" to="store_ln57" fromId="45" toId="46">
</dataflow>
<dataflow id="201" from="j_1" to="store_ln57" fromId="30" toId="46">
</dataflow>
<dataflow id="203" from="single_heap_sort_Pipeline_output_data" to="call_ln0" fromId="202" toId="47">
</dataflow>
<dataflow id="204" from="data" to="call_ln0" fromId="12" toId="47">
</dataflow>
<dataflow id="205" from="output_r" to="call_ln0" fromId="74" toId="47">
</dataflow>
<dataflow id="206" from="data_addr_1" to="temp" fromId="31" toId="48">
</dataflow>
<dataflow id="207" from="data_addr_4" to="data_load_3" fromId="43" toId="49">
</dataflow>
<dataflow id="208" from="data_load_3" to="store_ln10" fromId="49" toId="50">
</dataflow>
<dataflow id="209" from="data_addr_1" to="store_ln10" fromId="31" toId="50">
</dataflow>
<dataflow id="210" from="data_addr_1" to="temp" fromId="31" toId="51">
</dataflow>
<dataflow id="211" from="temp" to="store_ln11" fromId="51" toId="52">
</dataflow>
<dataflow id="212" from="data_addr_4" to="store_ln11" fromId="43" toId="52">
</dataflow>
<dataflow id="214" from="single_heap_sort_Pipeline_VITIS_LOOP_16_11" to="call_ln44" fromId="213" toId="53">
</dataflow>
<dataflow id="215" from="trunc_ln44" to="call_ln44" fromId="42" toId="53">
</dataflow>
<dataflow id="216" from="data" to="call_ln44" fromId="12" toId="53">
</dataflow>
<dataflow id="217" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="172" toId="54">
</dataflow>
<dataflow id="219" from="empty_4" to="specloopname_ln44" fromId="218" toId="54">
</dataflow>
<dataflow id="220" from="single_heap_sort_Pipeline_VITIS_LOOP_16_11" to="call_ln44" fromId="213" toId="55">
</dataflow>
<dataflow id="221" from="trunc_ln44" to="call_ln44" fromId="42" toId="55">
</dataflow>
<dataflow id="222" from="data" to="call_ln44" fromId="12" toId="55">
</dataflow>
<dataflow id="223" from="single_heap_sort_Pipeline_output_data" to="call_ln0" fromId="202" toId="57">
</dataflow>
<dataflow id="224" from="data" to="call_ln0" fromId="12" toId="57">
</dataflow>
<dataflow id="225" from="output_r" to="call_ln0" fromId="74" toId="57">
</dataflow>
<dataflow id="226" from="tmp" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="227" from="tmp_1" to="StgValue_5" fromId="38" toId="5">
</dataflow>
</dataflows>


</stg>
