<br/>
<b><font size="5">Burin Amornpaisannon</font></b>
<br/>
<br/>
<font size="3">burin dot amorn at gmail dot com</font>
<br/>
<br/>
<font size="3">Ph.D. National University of Singapore, 2019 - Present</font>
<br/>
<font size="3">B.E. Chulalongkorn University, 2015 - 2019</font>
<br/>
<br/>
<b><font size="4">Experience</font></b>
<br/>
<br/>
<font size="3">Hardware Systhesis Lab Teacher Assistant, <b>Chulalongkorn University</b>, January 2019 - Present</font>
<br/>
<font size="3">European Organization for Nuclear Research (CERN) Associated Member, <b>Chulalongkorn University</b>, August 2018 - Present</font>
<br/>
<font size="3">Digital IC Design Intern, <b>Silicon Craft Technology</b>, May - July 2018</font>
<br/>
<font size="3">Independent Computer Architecture Researcher, <b>Chulalongkorn University</b>, January - May 2018</font>
<br/>
<font size="3"> Member, CU Digital Design and Verification Laboratory, <b>Chulalongkorn University</b>, January - May 2017</font>
<br/>
<font size="3"> Research Assistant, CU Intelligent System Laboratory 2, <b>Chulalongkorn University</b>, May - August 2017</font>
<br/>
<br/>
<b><font size="3">Co-Curricular Activities</font></b>
<br/>
<br/>
<font size="3">Head of Academic Team, Fundamentals of Engineering Camp (FECamp), <b>Chulalongkorn University</b></font>
<br/>
<font size="3">Academic Member, Larngear Camp, <b>Chulalongkorn University</b></font>
<br/>
<br/>
<b><font size="3">Interests: </font></b><font size="3">Computer Architecture, Digital Systems</font>
<br/>
<b><font size="3">Skills: </font></b><font size="3">C++, C, Verilog, SystemVerilog, Python, Chisel, Linux, Windows, Latex</font>
