{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718138156308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718138156314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 17:35:56 2024 " "Processing started: Tue Jun 11 17:35:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718138156314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718138156314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegaAutomatica -c RegaAutomatica " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegaAutomatica -c RegaAutomatica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718138156315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718138157019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718138157020 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regaautomatica.v 1 1 " "Using design file regaautomatica.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RegaAutomatica " "Found entity 1: RegaAutomatica" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138166778 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138166778 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regaautomatica.v(56) " "Verilog HDL Instantiation warning at regaautomatica.v(56): instance has no name" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 56 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718138166779 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "regaautomatica.v(62) " "Verilog HDL Instantiation warning at regaautomatica.v(62): instance has no name" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 62 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718138166779 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegaAutomatica " "Elaborating entity \"RegaAutomatica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718138166780 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 regaautomatica.v(59) " "Verilog HDL warning at regaautomatica.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138166780 "|RegaAutomatica"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 regaautomatica.v(60) " "Verilog HDL warning at regaautomatica.v(60): actual bit length 32 differs from formal bit length 1" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 60 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138166781 "|RegaAutomatica"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 regaautomatica.v(61) " "Verilog HDL warning at regaautomatica.v(61): actual bit length 32 differs from formal bit length 1" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 61 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138166781 "|RegaAutomatica"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEG_D4 regaautomatica.v(9) " "Output port \"SEG_D4\" at regaautomatica.v(9) has no driver" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718138166781 "|RegaAutomatica"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Al al nivelerro.v(6) " "Verilog HDL Declaration information at nivelerro.v(6): object \"Al\" differs only in case from object \"al\" in the same scope" {  } { { "nivelerro.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/nivelerro.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718138166809 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nivelerro.v 1 1 " "Using design file nivelerro.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NivelErro " "Found entity 1: NivelErro" {  } { { "nivelerro.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/nivelerro.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138166810 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138166810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NivelErro NivelErro:NvE1 " "Elaborating entity \"NivelErro\" for hierarchy \"NivelErro:NvE1\"" {  } { { "regaautomatica.v" "NvE1" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138166810 ""}
{ "Warning" "WSGN_SEARCH_FILE" "irrigacao.v 1 1 " "Using design file irrigacao.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Irrigacao " "Found entity 1: Irrigacao" {  } { { "irrigacao.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/irrigacao.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138166835 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138166835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wire_nh irrigacao.v(18) " "Verilog HDL Implicit Net warning at irrigacao.v(18): created implicit net for \"Wire_nh\"" {  } { { "irrigacao.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/irrigacao.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138166835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H irrigacao.v(18) " "Verilog HDL Implicit Net warning at irrigacao.v(18): created implicit net for \"H\"" {  } { { "irrigacao.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/irrigacao.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138166836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Irrigacao Irrigacao:Irr1 " "Elaborating entity \"Irrigacao\" for hierarchy \"Irrigacao:Irr1\"" {  } { { "regaautomatica.v" "Irr1" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138166836 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "divisorclock.v(21) " "Verilog HDL Module Instantiation warning at divisorclock.v(21): ignored dangling comma in List of Port Connections" {  } { { "divisorclock.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/divisorclock.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718138166857 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "divisorclock.v(28) " "Verilog HDL Module Instantiation warning at divisorclock.v(28): ignored dangling comma in List of Port Connections" {  } { { "divisorclock.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/divisorclock.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718138166858 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divisorclock.v 1 1 " "Using design file divisorclock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "divisorclock.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/divisorclock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138166860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138166860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:Div1 " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:Div1\"" {  } { { "regaautomatica.v" "Div1" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138166860 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clock_matriz divisorclock.v(6) " "Output port \"clock_matriz\" at divisorclock.v(6) has no driver" {  } { { "divisorclock.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/divisorclock.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718138166862 "|RegaAutomatica|DivisorClock:Div1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clock_display divisorclock.v(7) " "Output port \"clock_display\" at divisorclock.v(7) has no driver" {  } { { "divisorclock.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/divisorclock.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718138166862 "|RegaAutomatica|DivisorClock:Div1"}
{ "Warning" "WSGN_SEARCH_FILE" "fft.v 1 1 " "Using design file fft.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/fft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138166883 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138166883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft DivisorClock:Div1\|fft:div_2 " "Elaborating entity \"fft\" for hierarchy \"DivisorClock:Div1\|fft:div_2\"" {  } { { "divisorclock.v" "div_2" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/divisorclock.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138166884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "matriz_7x5.v(30) " "Verilog HDL Module Instantiation warning at matriz_7x5.v(30): ignored dangling comma in List of Port Connections" {  } { { "matriz_7x5.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/matriz_7x5.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718138166921 ""}
{ "Warning" "WSGN_SEARCH_FILE" "matriz_7x5.v 1 1 " "Using design file matriz_7x5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Matriz_7x5 " "Found entity 1: Matriz_7x5" {  } { { "matriz_7x5.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/matriz_7x5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138166923 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138166923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Matriz_7x5 Matriz_7x5:Mtrx1 " "Elaborating entity \"Matriz_7x5\" for hierarchy \"Matriz_7x5:Mtrx1\"" {  } { { "regaautomatica.v" "Mtrx1" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138166923 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux_1x7.v 1 1 " "Using design file demux_1x7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 demux_1x7 " "Found entity 1: demux_1x7" {  } { { "demux_1x7.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/demux_1x7.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138166946 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138166946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x7 Matriz_7x5:Mtrx1\|demux_1x7:Linhas7 " "Elaborating entity \"demux_1x7\" for hierarchy \"Matriz_7x5:Mtrx1\|demux_1x7:Linhas7\"" {  } { { "matriz_7x5.v" "Linhas7" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/matriz_7x5.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138166947 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Out0 demux_1x7.v(7) " "Output port \"Out0\" at demux_1x7.v(7) has no driver" {  } { { "demux_1x7.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/demux_1x7.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1718138166948 "|RegaAutomatica|Matriz_7x5:Mtrx1|demux_1x7:Linhas7"}
{ "Warning" "WSGN_SEARCH_FILE" "decod_colunas.v 1 1 " "Using design file decod_colunas.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decod_Colunas " "Found entity 1: decod_Colunas" {  } { { "decod_colunas.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decod_colunas.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138166970 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138166970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_Colunas Matriz_7x5:Mtrx1\|decod_Colunas:Colunas5 " "Elaborating entity \"decod_Colunas\" for hierarchy \"Matriz_7x5:Mtrx1\|decod_Colunas:Colunas5\"" {  } { { "matriz_7x5.v" "Colunas5" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/matriz_7x5.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138166971 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cont_dec.v 1 1 " "Using design file cont_dec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cont_dec " "Found entity 1: cont_dec" {  } { { "cont_dec.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/cont_dec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138166995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138166995 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_dec.v(28) " "Verilog HDL Instantiation warning at cont_dec.v(28): instance has no name" {  } { { "cont_dec.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/cont_dec.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718138166996 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_dec.v(29) " "Verilog HDL Instantiation warning at cont_dec.v(29): instance has no name" {  } { { "cont_dec.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/cont_dec.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718138166996 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_dec.v(30) " "Verilog HDL Instantiation warning at cont_dec.v(30): instance has no name" {  } { { "cont_dec.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/cont_dec.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718138166996 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cont_dec.v(31) " "Verilog HDL Instantiation warning at cont_dec.v(31): instance has no name" {  } { { "cont_dec.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/cont_dec.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1718138166996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_dec cont_dec:comb_3 " "Elaborating entity \"cont_dec\" for hierarchy \"cont_dec:comb_3\"" {  } { { "regaautomatica.v" "comb_3" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138166996 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flipflopjk.v 1 1 " "Using design file flipflopjk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopJK " "Found entity 1: flipflopJK" {  } { { "flipflopjk.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/flipflopjk.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138167020 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138167020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopJK cont_dec:comb_3\|flipflopJK:comb_12 " "Elaborating entity \"flipflopJK\" for hierarchy \"cont_dec:comb_3\|flipflopJK:comb_12\"" {  } { { "cont_dec.v" "comb_12" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/cont_dec.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138167021 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode.v 1 1 " "Using design file decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718138167048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1718138167048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:comb_7 " "Elaborating entity \"decode\" for hierarchy \"decode:comb_7\"" {  } { { "regaautomatica.v" "comb_7" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718138167049 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decode.v(64) " "Verilog HDL warning at decode.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "decode.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/decode.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1718138167050 "|RegaAutomatica|decode:comb_7"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1718138167143 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1718138167143 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1718138167305 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D1 VCC " "Pin \"SEG_D1\" is stuck at VCC" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718138167340 "|RegaAutomatica|SEG_D1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D2 VCC " "Pin \"SEG_D2\" is stuck at VCC" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718138167340 "|RegaAutomatica|SEG_D2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D3 VCC " "Pin \"SEG_D3\" is stuck at VCC" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718138167340 "|RegaAutomatica|SEG_D3"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_D4 GND " "Pin \"SEG_D4\" is stuck at GND" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718138167340 "|RegaAutomatica|SEG_D4"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_P VCC " "Pin \"SEG_P\" is stuck at VCC" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718138167340 "|RegaAutomatica|SEG_P"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhas_Matriz\[0\] GND " "Pin \"linhas_Matriz\[0\]\" is stuck at GND" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718138167340 "|RegaAutomatica|linhas_Matriz[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhas_Matriz\[1\] GND " "Pin \"linhas_Matriz\[1\]\" is stuck at GND" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718138167340 "|RegaAutomatica|linhas_Matriz[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhas_Matriz\[2\] GND " "Pin \"linhas_Matriz\[2\]\" is stuck at GND" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718138167340 "|RegaAutomatica|linhas_Matriz[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhas_Matriz\[3\] GND " "Pin \"linhas_Matriz\[3\]\" is stuck at GND" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718138167340 "|RegaAutomatica|linhas_Matriz[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhas_Matriz\[4\] GND " "Pin \"linhas_Matriz\[4\]\" is stuck at GND" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718138167340 "|RegaAutomatica|linhas_Matriz[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhas_Matriz\[5\] GND " "Pin \"linhas_Matriz\[5\]\" is stuck at GND" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718138167340 "|RegaAutomatica|linhas_Matriz[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "linhas_Matriz\[6\] GND " "Pin \"linhas_Matriz\[6\]\" is stuck at GND" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718138167340 "|RegaAutomatica|linhas_Matriz[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718138167340 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "flipflopjk.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/flipflopjk.v" 6 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718138167354 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sd " "No output dependent on input pin \"Sd\"" {  } { { "regaautomatica.v" "" { Text "C:/Users/User/Desktop/Rega-Automatica/V2/regaautomatica.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718138167443 "|RegaAutomatica|Sd"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718138167443 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718138167444 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718138167444 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718138167444 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718138167444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/Rega-Automatica/V2/RegaAutomatica.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/Rega-Automatica/V2/RegaAutomatica.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718138167661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718138167685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 17:36:07 2024 " "Processing ended: Tue Jun 11 17:36:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718138167685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718138167685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718138167685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718138167685 ""}
