Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id BD78F606A886
	for <qemu-riscv@archiver.kernel.org>; Thu, 12 Nov 2026 20:37:50 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key, unprotected) header.d=proton.me header.i=@proton.me header.a=rsa-sha256 header.s=protonmail2 header.b=e1Cqhj4I
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1xRbY6-00055z-0v; Thu, 12 Nov 2026 15:37:34 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <christianslima@proton.me>)
 id 1xRbY0-00052k-BU; Thu, 12 Nov 2026 15:37:28 -0500
Received: from mail-4322.protonmail.ch ([185.70.43.22])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <christianslima@proton.me>)
 id 1xRbXx-0001k9-FA; Thu, 12 Nov 2026 15:37:28 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=proton.me;
 s=protonmail2; t=1794515835; x=1794775035;
 bh=ju1ZYro3JieTrT83RyAzyz0LS9GQNLGcjcLIQv54w9M=;
 h=Date:To:From:Cc:Subject:Message-ID:In-Reply-To:References:
 Feedback-ID:From:To:Cc:Date:Subject:Reply-To:Feedback-ID:
 Message-ID:BIMI-Selector;
 b=e1Cqhj4IBcabtKkhaSZfYuEXQTrpPm898HFeE9GcO75+kPYfq+tRJIjYMLCGScICQ
 3EeXJdGcRL2/p8GzBGHjm4s/XSPDmu/1JB3VcoERxkq+5nY9ry4PkO/WEslhECJ8JO
 NI6CQP8svukLPGPRB+kIkvytTAFNjrV0cMW0UjQYUwh+7Zvso4iq7cBudwdKJiHWAI
 5EU6MsJ7UNoJzSL9Mz0dxzjQmF28jZX+UzlBuRjCt/ewVc1ZCQHwQYgNmiLBbIysFk
 O+iKWUZAiNuHs4hKz9cLmO6z3HfE3RN0VBEhv31aSiX14v0k01yKnwFj2BmX7FSoen
 eCgCCjN3e5MZA==
Date: Thu, 12 Nov 2026 20:37:08 +0000
To: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>
From: Christian <christianslima@proton.me>
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>, Weiwei Li <liwei1518@gmail.com>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
 Chao Liu <chao.liu@processmission.com>, qemu-riscv@nongnu.org,
 qemu-devel@nongnu.org
Subject: Re: [PATCH v3] target/riscv: change mstatus bits for read-only if S
 or U unsupported
Message-ID: <1cw215VpDkf4rd8ykS4RTfxIy-9yFiZdzl9m2QmmWDMEfyJJhZNM-kaCm3TkufKjuHUvkSd8VB-nqdPcqIMy6s58ktHTspPOf4WXj8Hpmak=@proton.me>
In-Reply-To: <085470c7-8917-41c2-8fc9-2a6f11f1e5a0@oss.qualcomm.com>
References: <20261112202356.23980-1-christianslima@proton.me>
 <085470c7-8917-41c2-8fc9-2a6f11f1e5a0@oss.qualcomm.com>
Feedback-ID: 169431447:user:proton
X-Pm-Message-ID: e2b5832dbead0c0203b0d847c412faad8392d717
X-Archived-By: <archiver.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=185.70.43.22;
 envelope-from=christianslima@proton.me; helo=mail-4322.protonmail.ch
X-Spam_score_int: -27
X-Spam_score: -2.8
X-Spam_bar: --
X-Spam_report: (-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_LOW=-0.7, RCVD_IN_MSPIKE_H4=0.001, RCVD_IN_MSPIKE_WL=0.001,
 SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
X-Spam-Status: No, score=-20.8 required=3.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,
	INCLUDES_CR_TRAILER,INCLUDES_PATCH,MAILING_LIST_MULTI,
	MENTIONS_GIT_HOSTING,SPF_HELO_PASS,SPF_PASS autolearn=ham
	autolearn_force=no version=4.0.1
X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-26) on
	aws-us-west-2-korg-listserv-alma10-1





Enviado com um e-mail seguro do Proton Mail.

Em quinta-feira, 12 de novembro de 2026 =C3=A0s 5:27 PM, Daniel Henrique Ba=
rboza <daniel.barboza@oss.qualcomm.com> escreveu:

>
>
> On 11/12/2026 5:24 PM, Christian S. Lima wrote:
> > The risc v privileged architecture says that mstatus.SXL, UXL, TSR,
> > TVM and MPRV should be read-only when S-mode or U-mode are not
> > present.
> >
> > changes in v3:
> > - Fixed grammar mistakes and now Daniel can be credited correctly by th=
e tooling
>
> Oh! Just now realized that the tag was wrong in v2:
>
> "Suugested-by: Daniel ..."

I too! And the MPRV bit was named MPVR. Tbh, I was a bit tired when I wrote=
 the v1 and v2 messages. I'll pay more attention. =20

> > Link to v2: https://lore.kernel.org/qemu-riscv/20261110232614.83050-1-c=
hristianslima@proton.me/
> >
> > changes in v2:
> > - Don't change bits in target/riscv/cpu_bits.h
> > - Add checks to S-Mode in the mstatus.SXL and U-mode mstatus.UXL in
> > the target/riscv/cpu.c file that were suggested by Daniel in the
> > review [1]
> >
> > Link to v1: https://lore.kernel.org/qemu-riscv/20261104223049.86286-1-c=
hristianslima@proton.me/
> >
> > Resolves: https://gitlab.com/qemu-project/qemu/-/work_items/4456
> >
> > [1] https://lore.kernel.org/qemu-riscv/20261104223049.86286-1-christian=
slima@proton.me/T/#mddbb34a3ea837e3c707131a2e354c63c989ab029
> >
> > Signed-off-by: Christian S. Lima <christianslima@proton.me>
> > Suggested-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>
> > ---
>
> Reviewed-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>
>
> >   target/riscv/cpu.c     | 12 ++++++++++--
> >   target/riscv/tcg/csr.c | 17 ++++++++++++-----
> >   2 files changed, 22 insertions(+), 7 deletions(-)
> >
> > diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
> > index 15c27f4ce4..50bdfbe025 100644
> > --- a/target/riscv/cpu.c
> > +++ b/target/riscv/cpu.c
> > @@ -997,8 +997,16 @@ static void riscv_cpu_reset_hold(Object *obj, Rese=
tType type)
> >            * The reset status of SXL/UXL is undefined, but mstatus is W=
ARL
> >            * and we must ensure that the value after init is valid for =
read.
> >            */
> > -        env->mstatus =3D set_field(env->mstatus, MSTATUS64_SXL, env->m=
isa_mxl);
> > -        env->mstatus =3D set_field(env->mstatus, MSTATUS64_UXL, env->m=
isa_mxl);
> > +        if (riscv_has_ext(env, RVS)) {
> > +            env->mstatus =3D set_field(env->mstatus,
> > +                                     MSTATUS64_SXL, env->misa_mxl);
> > +        }
> > +
> > +        if (riscv_has_ext(env, RVU)) {
> > +            env->mstatus =3D set_field(env->mstatus,
> > +                                     MSTATUS64_UXL, env->misa_mxl);
> > +        }
> > +
> >           if (riscv_has_ext(env, RVH)) {
> >               env->vsstatus =3D set_field(env->vsstatus,
> >                                         MSTATUS64_SXL, env->misa_mxl);
> > diff --git a/target/riscv/tcg/csr.c b/target/riscv/tcg/csr.c
> > index af444e3e6f..24eda54bac 100644
> > --- a/target/riscv/tcg/csr.c
> > +++ b/target/riscv/tcg/csr.c
> > @@ -2081,18 +2081,25 @@ static RISCVException write_mstatus(CPURISCVSta=
te *env, int csrno,
> >           tlb_flush(env_cpu(env));
> >       }
> >       mask =3D MSTATUS_SIE | MSTATUS_SPIE | MSTATUS_MIE | MSTATUS_MPIE =
|
> > -        MSTATUS_SPP | MSTATUS_MPRV | MSTATUS_SUM |
> > -        MSTATUS_MPP | MSTATUS_MXR | MSTATUS_TVM | MSTATUS_TSR |
> > -        MSTATUS_TW;
> > +        MSTATUS_SPP | MSTATUS_SUM | MSTATUS_MPP | MSTATUS_MXR | MSTATU=
S_TW;
> >
> >       if (riscv_has_ext(env, RVF)) {
> >           mask |=3D MSTATUS_FS;
> >       }
> >
> > +    if (riscv_has_ext(env, RVS) || riscv_has_ext(env, RVU)) {
> > +        mask |=3D MSTATUS_MPRV;
> > +    }
> > +
> >       if (riscv_cpu_cfg(env)->ext_zve32x) {
> >           mask |=3D MSTATUS_VS;
> >       }
> >
> > +    if (riscv_has_ext(env, RVS)) {
> > +        mask |=3D MSTATUS_TSR;
> > +        mask |=3D MSTATUS_TVM;
> > +    }
> > +
> >       if (riscv_env_smode_dbltrp_enabled(env, env->virt_enabled)) {
> >           mask |=3D MSTATUS_SDT;
> >           if ((val & MSTATUS_SDT) !=3D 0) {
> > @@ -2111,12 +2118,12 @@ static RISCVException write_mstatus(CPURISCVSta=
te *env, int csrno,
> >           if (riscv_has_ext(env, RVH)) {
> >               mask |=3D MSTATUS_MPV | MSTATUS_GVA;
> >           }
> > -        if ((val & MSTATUS64_SXL) !=3D 0) {
> > +        if (riscv_has_ext(env, RVS) && (val & MSTATUS64_SXL) !=3D 0) {
> >               mask |=3D MSTATUS64_SXL;
> >               val =3D riscv_write_uxl(env, val, MSTATUS64_SXL);
> >           }
> >
> > -        if ((val & MSTATUS64_UXL) !=3D 0) {
> > +        if (riscv_has_ext(env, RVU) && (val & MSTATUS64_UXL) !=3D 0) {
> >               mask |=3D MSTATUS64_UXL;
> >               val =3D riscv_write_uxl(env, val, MSTATUS64_UXL);
> >           }
>
>

