[11/20 16:45:30      0s] 
[11/20 16:45:30      0s] Cadence Innovus(TM) Implementation System.
[11/20 16:45:30      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/20 16:45:30      0s] 
[11/20 16:45:30      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[11/20 16:45:30      0s] Options:	
[11/20 16:45:30      0s] Date:		Thu Nov 20 16:45:30 2025
[11/20 16:45:30      0s] Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
[11/20 16:45:30      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/20 16:45:30      0s] 
[11/20 16:45:30      0s] License:
[11/20 16:45:30      0s] 		[16:45:30.438681] Configured Lic search path (21.01-s002): 5280@192.100.9.133

[11/20 16:45:31      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/20 16:45:31      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/20 16:45:56     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[11/20 16:46:00     13s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[11/20 16:46:00     13s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[11/20 16:46:00     13s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[11/20 16:46:00     13s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[11/20 16:46:00     13s] @(#)CDS: CPE v21.15-s076
[11/20 16:46:01     13s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[11/20 16:46:01     13s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[11/20 16:46:01     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/20 16:46:01     13s] @(#)CDS: RCDB 11.15.0
[11/20 16:46:01     13s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[11/20 16:46:01     13s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[11/20 16:46:01     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3364_ra01_shadab_McWFys.

[11/20 16:46:01     13s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[11/20 16:46:01     13s] Sourcing startup file ./.encrc
[11/20 16:46:01     13s] ##  Process: 180           (User Set)               
[11/20 16:46:01     13s] ##     Node: (not set)                           
[11/20 16:46:01     13s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/20 16:46:01     13s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/20 16:46:01     13s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/20 16:46:01     13s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/20 16:46:01     13s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/20 16:46:01     13s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/20 16:46:06     15s] <CMD> getVersion
[11/20 16:46:06     15s] Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
[11/20 16:46:06     15s] <CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 16:46:06     15s] <CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
[11/20 16:46:06     15s] <CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
[11/20 16:46:06     15s] <CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
[11/20 16:46:06     15s] <CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
[11/20 16:46:06     15s] <CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
[11/20 16:46:06     15s] <CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 16:46:06     15s] <CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
[11/20 16:46:06     15s] <CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 16:46:06     15s] <CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 16:46:06     15s] <CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 16:46:06     15s] <CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 16:46:06     15s] <CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 16:46:06     15s] <CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
[11/20 16:46:06     15s] <CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
[11/20 16:46:06     15s] <CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
[11/20 16:46:06     15s] <CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
[11/20 16:46:06     15s] <CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 16:46:06     15s] <CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 16:46:06     15s] <CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
[11/20 16:46:06     15s] <CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
[11/20 16:46:06     15s] <CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
[11/20 16:46:06     15s] <CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 16:46:06     15s] <CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 16:46:06     15s] <CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 16:46:06     15s] <CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 16:46:06     15s] <CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 16:46:06     15s] <CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 16:46:06     15s] <CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 16:46:06     15s] <CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
[11/20 16:46:06     15s] <CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 16:46:06     15s] <CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 16:46:06     15s] <CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 16:46:06     15s] <CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 16:46:06     15s] <CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
[11/20 16:46:06     15s] <CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
[11/20 16:46:06     15s] <CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 16:46:06     15s] <CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 16:46:06     15s] <CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 16:46:06     15s] <CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
[11/20 16:46:06     15s] <CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
[11/20 16:46:06     15s] <CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/20 16:46:06     15s] <CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 16:46:06     15s] <CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/20 16:46:06     15s] <CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 16:46:06     15s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
[11/20 16:46:06     15s] <CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 16:46:06     15s] <CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
[11/20 16:46:06     15s] <CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
[11/20 16:46:06     15s] <CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 16:46:06     15s] <CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
[11/20 16:46:06     15s] <CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 16:46:06     15s] <CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 16:46:06     15s] <CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
[11/20 16:46:06     15s] <CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 16:46:06     15s] <CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 16:46:06     15s] <CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 16:46:06     15s] <CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
[11/20 16:46:06     15s] <CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/20 16:46:06     15s] <CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
[11/20 16:46:06     15s] <CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
[11/20 16:46:06     15s] <CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
[11/20 16:46:06     15s] <CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
[11/20 16:46:06     15s] <CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
[11/20 16:46:06     15s] <CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
[11/20 16:46:06     15s] <CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/20 16:46:06     15s] <CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
[11/20 16:46:06     15s] <CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
[11/20 16:46:06     15s] <CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
[11/20 16:46:06     15s] <CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/20 16:46:06     15s] <CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[11/20 16:46:06     15s] <CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
[11/20 16:46:06     15s] <CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
[11/20 16:46:06     15s] <CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/20 16:46:06     15s] <CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/20 16:46:06     15s] <CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/20 16:46:06     15s] <CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
[11/20 16:46:06     15s] <CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
[11/20 16:46:06     15s] <CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
[11/20 16:46:06     15s] <CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
[11/20 16:46:06     15s] <CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
[11/20 16:46:06     15s] <CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
[11/20 16:46:06     15s] <CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
[11/20 16:46:06     15s] <CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
[11/20 16:46:06     15s] <CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
[11/20 16:46:06     15s] <CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
[11/20 16:46:06     15s] <CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
[11/20 16:46:06     15s] <CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
[11/20 16:46:06     15s] <CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
[11/20 16:46:06     15s] <CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
[11/20 16:46:06     15s] <CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
[11/20 16:46:06     15s] <CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
[11/20 16:46:06     15s] <CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
[11/20 16:46:06     15s] <CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
[11/20 16:46:06     15s] <CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
[11/20 16:46:06     15s] <CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
[11/20 16:46:06     15s] <CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
[11/20 16:46:06     15s] <CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
[11/20 16:46:06     15s] <CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
[11/20 16:46:06     15s] <CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
[11/20 16:46:06     15s] <CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 16:46:06     15s] <CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[11/20 16:46:06     15s] <CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
[11/20 16:46:06     15s] <CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
[11/20 16:46:06     15s] 
[11/20 16:46:06     15s] **INFO:  MMMC transition support version v31-84 
[11/20 16:46:06     15s] 
[11/20 16:46:06     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/20 16:46:06     15s] <CMD> suppressMessage ENCEXT-2799
[11/20 16:46:07     15s] <CMD> getVersion
[11/20 16:46:08     15s] [INFO] Loading PVS 22.20 fill procedures
[11/20 16:46:08     15s] <CMD> win
[11/20 16:46:45     17s] <CMD> set defHierChar /
[11/20 16:46:45     17s] <CMD> get_message -id GLOBAL-100 -suppress
[11/20 16:46:45     17s] <CMD> set locv_inter_clock_use_worst_derate false
[11/20 16:46:45     17s] <CMD> set init_io_file dtmf.io
[11/20 16:46:45     17s] <CMD> set init_oa_search_lib {}
[11/20 16:46:45     17s] <CMD> set init_verilog {../verilog/dtmf_chip_ak.v ../verilog/stubs.v}
[11/20 16:46:45     17s] <CMD> set init_pwr_net VDD
[11/20 16:46:45     17s] <CMD> set init_mmmc_file ./dtmf.view
[11/20 16:46:45     17s] Set Default Input Pin Transition as 0.1 ps.
[11/20 16:46:45     17s] <CMD> set delaycal_input_transition_delay 0.1ps
[11/20 16:46:45     17s] <CMD> set init_lef_file ../lef/all.lef
[11/20 16:46:45     17s] <CMD> set init_top_cell DTMF_CHIP
[11/20 16:46:45     17s] <CMD> set fpIsMaxIoHeight 0
[11/20 16:46:45     17s] <CMD> set init_gnd_net VSS
[11/20 16:46:45     17s] <CMD> get_message -id GLOBAL-100 -suppress
[11/20 16:46:45     17s] <CMD> get_message -id GLOBAL-100 -suppress
[11/20 16:46:45     17s] <CMD> set timing_case_analysis_for_icg_propagation false
[11/20 16:46:47     17s] <CMD> init_design
[11/20 16:46:47     17s] #% Begin Load MMMC data ... (date=11/20 16:46:47, mem=761.3M)
[11/20 16:46:48     17s] #% End Load MMMC data ... (date=11/20 16:46:48, total cpu=0:00:00.0, real=0:00:01.0, peak res=761.8M, current mem=761.8M)
[11/20 16:46:48     17s] 
[11/20 16:46:48     17s] Loading LEF file ../lef/all.lef ...
[11/20 16:46:48     17s] Set DBUPerIGU to M2 pitch 1320.
[11/20 16:46:48     17s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-200' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-201' for more detail.
[11/20 16:46:48     17s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/20 16:46:48     17s] To increase the message display limit, refer to the product command reference manual.
[11/20 16:46:48     17s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-200' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-200' for more detail.
[11/20 16:46:48     17s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 16:46:48     17s] Type 'man IMPLF-200' for more detail.
[11/20 16:46:48     17s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/20 16:46:48     17s] Loading view definition file from ./dtmf.view
[11/20 16:46:48     17s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/pllclk_slow.lib' ...
[11/20 16:46:48     17s] Read 1 cells in library 'pllclk' 
[11/20 16:46:48     17s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_slow_syn.lib' ...
[11/20 16:46:48     17s] Read 1 cells in library 'ram_128x16A' 
[11/20 16:46:48     17s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_slow_syn.lib' ...
[11/20 16:46:48     17s] Read 1 cells in library 'ram_256x16A' 
[11/20 16:46:48     17s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib' ...
[11/20 16:46:48     17s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 16:46:48     17s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 16:46:48     17s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 16:46:48     17s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 16:46:48     17s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 16:46:48     17s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 16:46:48     17s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 16:46:48     17s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 16:46:48     17s] Read 1 cells in library 'rom_512x16A' 
[11/20 16:46:48     17s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/slow.lib' ...
[11/20 16:46:49     18s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/slow.lib)
[11/20 16:46:49     18s] Read 462 cells in library 'tsmc18' 
[11/20 16:46:49     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib' ...
[11/20 16:46:49     18s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 735)
[11/20 16:46:49     18s] **WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 741)
[11/20 16:46:49     18s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
[11/20 16:46:49     18s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
[11/20 16:46:49     18s] Read 4 cells in library 'tpz973g' 
[11/20 16:46:49     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/pllclk_fast.lib' ...
[11/20 16:46:49     18s] Read 1 cells in library 'pllclk' 
[11/20 16:46:49     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_fast_syn.lib' ...
[11/20 16:46:49     18s] Read 1 cells in library 'ram_128x16A' 
[11/20 16:46:49     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib' ...
[11/20 16:46:49     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 16:46:49     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 16:46:49     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 16:46:49     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 16:46:49     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 16:46:49     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 16:46:49     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 16:46:49     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 16:46:49     18s] Read 1 cells in library 'rom_512x16A' 
[11/20 16:46:49     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_fast_syn.lib' ...
[11/20 16:46:49     18s] Read 1 cells in library 'ram_256x16A' 
[11/20 16:46:49     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/fast.lib' ...
[11/20 16:46:49     18s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/fast.lib)
[11/20 16:46:49     18s] Read 470 cells in library 'tsmc18' 
[11/20 16:46:49     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib' ...
[11/20 16:46:49     18s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 735)
[11/20 16:46:49     18s] **WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 741)
[11/20 16:46:49     18s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
[11/20 16:46:49     18s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
[11/20 16:46:49     18s] Read 4 cells in library 'tpz973g' 
[11/20 16:46:49     18s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=839.5M, current mem=781.7M)
[11/20 16:46:49     18s] *** End library_loading (cpu=0.01min, real=0.02min, mem=14.9M, fe_cpu=0.31min, fe_real=1.32min, fe_mem=1132.4M) ***
[11/20 16:46:49     18s] #% Begin Load netlist data ... (date=11/20 16:46:49, mem=781.7M)
[11/20 16:46:49     18s] *** Begin netlist parsing (mem=1132.4M) ***
[11/20 16:46:49     18s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
[11/20 16:46:49     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:49     18s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
[11/20 16:46:49     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/20 16:46:50     18s] Type 'man IMPVL-159' for more detail.
[11/20 16:46:50     18s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/20 16:46:50     18s] To increase the message display limit, refer to the product command reference manual.
[11/20 16:46:50     18s] Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:46:50     18s] Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 16:46:50     18s] Created 478 new cells from 12 timing libraries.
[11/20 16:46:50     18s] Reading netlist ...
[11/20 16:46:50     18s] Backslashed names will retain backslash and a trailing blank character.
[11/20 16:46:50     18s] Keeping previous port order for module ADDFHX1.
[11/20 16:46:50     18s] Keeping previous port order for module ADDFHX2.
[11/20 16:46:50     18s] Keeping previous port order for module ADDFHX4.
[11/20 16:46:50     18s] Keeping previous port order for module ADDFHXL.
[11/20 16:46:50     18s] Keeping previous port order for module ADDFX1.
[11/20 16:46:50     18s] Keeping previous port order for module ADDFX2.
[11/20 16:46:50     18s] Keeping previous port order for module ADDFX4.
[11/20 16:46:50     18s] Keeping previous port order for module ADDFXL.
[11/20 16:46:50     18s] Keeping previous port order for module ADDHX1.
[11/20 16:46:50     18s] Keeping previous port order for module ADDHX2.
[11/20 16:46:50     18s] Keeping previous port order for module ADDHX4.
[11/20 16:46:50     18s] Keeping previous port order for module ADDHXL.
[11/20 16:46:50     18s] Keeping previous port order for module AFCSHCINX2.
[11/20 16:46:50     18s] Keeping previous port order for module AFCSHCINX4.
[11/20 16:46:50     18s] Keeping previous port order for module AFCSHCONX2.
[11/20 16:46:50     18s] Keeping previous port order for module AFCSHCONX4.
[11/20 16:46:50     18s] Keeping previous port order for module AFHCINX2.
[11/20 16:46:50     18s] Keeping previous port order for module AFHCINX4.
[11/20 16:46:50     18s] Keeping previous port order for module AFHCONX2.
[11/20 16:46:50     18s] Keeping previous port order for module AFHCONX4.
[11/20 16:46:50     18s] Keeping previous port order for module AHHCINX2.
[11/20 16:46:50     18s] Keeping previous port order for module AHHCINX4.
[11/20 16:46:50     18s] Keeping previous port order for module AHHCONX2.
[11/20 16:46:50     18s] Keeping previous port order for module AHHCONX4.
[11/20 16:46:50     18s] Keeping previous port order for module AND2X1.
[11/20 16:46:50     18s] Keeping previous port order for module AND2X2.
[11/20 16:46:50     18s] Keeping previous port order for module AND2X4.
[11/20 16:46:50     18s] Keeping previous port order for module AND2XL.
[11/20 16:46:50     18s] Keeping previous port order for module AND3X1.
[11/20 16:46:50     18s] Keeping previous port order for module AND3X2.
[11/20 16:46:50     18s] Keeping previous port order for module AND3X4.
[11/20 16:46:50     18s] Keeping previous port order for module AND3XL.
[11/20 16:46:50     18s] Keeping previous port order for module AND4X1.
[11/20 16:46:50     18s] Keeping previous port order for module AND4X2.
[11/20 16:46:50     18s] Keeping previous port order for module AND4X4.
[11/20 16:46:50     18s] Keeping previous port order for module AND4XL.
[11/20 16:46:50     18s] Keeping previous port order for module AOI211X1.
[11/20 16:46:50     18s] Keeping previous port order for module AOI211X2.
[11/20 16:46:50     18s] Keeping previous port order for module AOI211X4.
[11/20 16:46:50     18s] Keeping previous port order for module AOI211XL.
[11/20 16:46:50     18s] Keeping previous port order for module AOI21X1.
[11/20 16:46:50     18s] Keeping previous port order for module AOI21X2.
[11/20 16:46:50     18s] Keeping previous port order for module AOI21X4.
[11/20 16:46:50     18s] Keeping previous port order for module AOI21XL.
[11/20 16:46:50     18s] Keeping previous port order for module AOI221X1.
[11/20 16:46:50     18s] Keeping previous port order for module AOI221X2.
[11/20 16:46:50     18s] Keeping previous port order for module AOI221X4.
[11/20 16:46:50     18s] Keeping previous port order for module AOI221XL.
[11/20 16:46:50     18s] Keeping previous port order for module AOI222X1.
[11/20 16:46:50     18s] Keeping previous port order for module AOI222X2.
[11/20 16:46:50     18s] Keeping previous port order for module AOI222X4.
[11/20 16:46:50     18s] Keeping previous port order for module AOI222XL.
[11/20 16:46:50     18s] Keeping previous port order for module AOI22X1.
[11/20 16:46:50     18s] Keeping previous port order for module AOI22X2.
[11/20 16:46:50     18s] Keeping previous port order for module AOI22X4.
[11/20 16:46:50     18s] Keeping previous port order for module AOI22XL.
[11/20 16:46:50     18s] Keeping previous port order for module AOI2BB1X1.
[11/20 16:46:50     18s] Keeping previous port order for module AOI2BB1X2.
[11/20 16:46:50     18s] Keeping previous port order for module AOI2BB1X4.
[11/20 16:46:50     18s] Keeping previous port order for module AOI2BB1XL.
[11/20 16:46:50     18s] Keeping previous port order for module AOI2BB2X1.
[11/20 16:46:50     18s] Keeping previous port order for module AOI2BB2X2.
[11/20 16:46:50     18s] Keeping previous port order for module AOI2BB2X4.
[11/20 16:46:50     18s] Keeping previous port order for module AOI2BB2XL.
[11/20 16:46:50     18s] Keeping previous port order for module AOI31X1.
[11/20 16:46:50     18s] Keeping previous port order for module AOI31X2.
[11/20 16:46:50     18s] Keeping previous port order for module AOI31X4.
[11/20 16:46:50     18s] Keeping previous port order for module AOI31XL.
[11/20 16:46:50     18s] Keeping previous port order for module AOI32X1.
[11/20 16:46:50     18s] Keeping previous port order for module AOI32X2.
[11/20 16:46:50     18s] Keeping previous port order for module AOI32X4.
[11/20 16:46:50     18s] Keeping previous port order for module AOI32XL.
[11/20 16:46:50     18s] Keeping previous port order for module AOI33X1.
[11/20 16:46:50     18s] Keeping previous port order for module AOI33X2.
[11/20 16:46:50     18s] Keeping previous port order for module AOI33X4.
[11/20 16:46:50     18s] Keeping previous port order for module AOI33XL.
[11/20 16:46:50     18s] Keeping previous port order for module BENCX1.
[11/20 16:46:50     18s] Keeping previous port order for module BENCX2.
[11/20 16:46:50     18s] Keeping previous port order for module BENCX4.
[11/20 16:46:50     18s] Keeping previous port order for module BMXX1.
[11/20 16:46:50     18s] Keeping previous port order for module BUFX1.
[11/20 16:46:50     18s] Keeping previous port order for module BUFX12.
[11/20 16:46:50     18s] Keeping previous port order for module BUFX16.
[11/20 16:46:50     18s] Keeping previous port order for module BUFX2.
[11/20 16:46:50     18s] Keeping previous port order for module BUFX20.
[11/20 16:46:50     18s] Keeping previous port order for module BUFX3.
[11/20 16:46:50     18s] Keeping previous port order for module BUFX4.
[11/20 16:46:50     18s] Keeping previous port order for module BUFX8.
[11/20 16:46:50     18s] Keeping previous port order for module BUFXL.
[11/20 16:46:50     18s] Keeping previous port order for module CLKBUFX1.
[11/20 16:46:50     18s] Keeping previous port order for module CLKBUFX12.
[11/20 16:46:50     18s] Keeping previous port order for module CLKBUFX16.
[11/20 16:46:50     18s] Keeping previous port order for module CLKBUFX2.
[11/20 16:46:50     18s] Keeping previous port order for module CLKBUFX20.
[11/20 16:46:50     18s] Keeping previous port order for module CLKBUFX3.
[11/20 16:46:50     18s] Keeping previous port order for module CLKBUFX4.
[11/20 16:46:50     18s] Keeping previous port order for module CLKBUFX8.
[11/20 16:46:50     18s] Keeping previous port order for module CLKBUFXL.
[11/20 16:46:50     18s] Keeping previous port order for module CLKINVX1.
[11/20 16:46:50     18s] Keeping previous port order for module CLKINVX12.
[11/20 16:46:50     18s] Keeping previous port order for module CLKINVX16.
[11/20 16:46:50     18s] Keeping previous port order for module CLKINVX2.
[11/20 16:46:50     18s] Keeping previous port order for module CLKINVX20.
[11/20 16:46:50     18s] Keeping previous port order for module CLKINVX3.
[11/20 16:46:50     18s] Keeping previous port order for module CLKINVX4.
[11/20 16:46:50     18s] Keeping previous port order for module CLKINVX8.
[11/20 16:46:50     18s] Keeping previous port order for module CLKINVXL.
[11/20 16:46:50     18s] Keeping previous port order for module CMPR22X1.
[11/20 16:46:50     18s] Keeping previous port order for module CMPR32X1.
[11/20 16:46:50     18s] Keeping previous port order for module CMPR42X1.
[11/20 16:46:50     18s] Keeping previous port order for module CMPR42X2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFHQX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFHQX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFHQX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFHQXL.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNRX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNRX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNRX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNRXL.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNSRX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNSRX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNSRX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNSRXL.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNSX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNSX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNSX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNSXL.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFNXL.
[11/20 16:46:50     18s] Keeping previous port order for module DFFRHQX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFRHQX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFRHQX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFRHQXL.
[11/20 16:46:50     18s] Keeping previous port order for module DFFRX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFRX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFRX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFRXL.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSHQX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSHQX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSHQX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSHQXL.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSRHQX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSRHQX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSRHQX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSRHQXL.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSRX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSRX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSRX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSRXL.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFSXL.
[11/20 16:46:50     18s] Keeping previous port order for module DFFTRX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFTRX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFTRX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFTRXL.
[11/20 16:46:50     18s] Keeping previous port order for module DFFX1.
[11/20 16:46:50     18s] Keeping previous port order for module DFFX2.
[11/20 16:46:50     18s] Keeping previous port order for module DFFX4.
[11/20 16:46:50     18s] Keeping previous port order for module DFFXL.
[11/20 16:46:50     18s] Keeping previous port order for module DLY1X1.
[11/20 16:46:50     18s] Keeping previous port order for module DLY2X1.
[11/20 16:46:50     18s] Keeping previous port order for module DLY3X1.
[11/20 16:46:50     18s] Keeping previous port order for module DLY4X1.
[11/20 16:46:50     18s] Keeping previous port order for module EDFFTRX1.
[11/20 16:46:50     18s] Keeping previous port order for module EDFFTRX2.
[11/20 16:46:50     18s] Keeping previous port order for module EDFFTRX4.
[11/20 16:46:50     18s] Keeping previous port order for module EDFFTRXL.
[11/20 16:46:50     18s] Keeping previous port order for module EDFFX1.
[11/20 16:46:50     18s] Keeping previous port order for module EDFFX2.
[11/20 16:46:50     18s] Keeping previous port order for module EDFFX4.
[11/20 16:46:50     18s] Keeping previous port order for module EDFFXL.
[11/20 16:46:50     18s] Keeping previous port order for module HOLDX1.
[11/20 16:46:50     18s] Keeping previous port order for module INVX1.
[11/20 16:46:50     18s] Keeping previous port order for module INVX12.
[11/20 16:46:50     18s] Keeping previous port order for module INVX16.
[11/20 16:46:50     18s] Keeping previous port order for module INVX2.
[11/20 16:46:50     18s] Keeping previous port order for module INVX20.
[11/20 16:46:50     18s] Keeping previous port order for module INVX3.
[11/20 16:46:50     18s] Keeping previous port order for module INVX4.
[11/20 16:46:50     18s] Keeping previous port order for module INVX8.
[11/20 16:46:50     18s] Keeping previous port order for module INVXL.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFRX1.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFRX2.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFRX4.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFRXL.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFSRX1.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFSRX2.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFSRX4.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFSRXL.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFSX1.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFSX2.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFSX4.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFSXL.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFX1.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFX2.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFX4.
[11/20 16:46:50     18s] Keeping previous port order for module JKFFXL.
[11/20 16:46:50     18s] Keeping previous port order for module MX2X1.
[11/20 16:46:50     18s] Keeping previous port order for module MX2X2.
[11/20 16:46:50     18s] Keeping previous port order for module MX2X4.
[11/20 16:46:50     18s] Keeping previous port order for module MX2XL.
[11/20 16:46:50     18s] Keeping previous port order for module MX4X1.
[11/20 16:46:50     18s] Keeping previous port order for module MX4X2.
[11/20 16:46:50     18s] Keeping previous port order for module MX4X4.
[11/20 16:46:50     18s] Keeping previous port order for module MX4XL.
[11/20 16:46:50     18s] Keeping previous port order for module MXI2X1.
[11/20 16:46:50     18s] Keeping previous port order for module MXI2X2.
[11/20 16:46:50     18s] Keeping previous port order for module MXI2X4.
[11/20 16:46:50     18s] Keeping previous port order for module MXI2XL.
[11/20 16:46:50     18s] Keeping previous port order for module MXI4X1.
[11/20 16:46:50     18s] Keeping previous port order for module MXI4X2.
[11/20 16:46:50     18s] Keeping previous port order for module MXI4X4.
[11/20 16:46:50     18s] Keeping previous port order for module MXI4XL.
[11/20 16:46:50     18s] Keeping previous port order for module NAND2BX1.
[11/20 16:46:50     18s] Keeping previous port order for module NAND2BX2.
[11/20 16:46:50     18s] Keeping previous port order for module NAND2BX4.
[11/20 16:46:50     18s] Keeping previous port order for module NAND2BXL.
[11/20 16:46:50     18s] Keeping previous port order for module NAND2X1.
[11/20 16:46:50     18s] Keeping previous port order for module NAND2X2.
[11/20 16:46:50     18s] Keeping previous port order for module NAND2X4.
[11/20 16:46:50     18s] Keeping previous port order for module NAND2XL.
[11/20 16:46:50     18s] Keeping previous port order for module NAND3BX1.
[11/20 16:46:50     18s] Keeping previous port order for module NAND3BX2.
[11/20 16:46:50     18s] Keeping previous port order for module NAND3BX4.
[11/20 16:46:50     18s] Keeping previous port order for module NAND3BXL.
[11/20 16:46:50     18s] Keeping previous port order for module NAND3X1.
[11/20 16:46:50     18s] Keeping previous port order for module NAND3X2.
[11/20 16:46:50     18s] Keeping previous port order for module NAND3X4.
[11/20 16:46:50     18s] Keeping previous port order for module NAND3XL.
[11/20 16:46:50     18s] Keeping previous port order for module NAND4BBX1.
[11/20 16:46:50     18s] Keeping previous port order for module NAND4BBX2.
[11/20 16:46:50     18s] Keeping previous port order for module NAND4BBX4.
[11/20 16:46:50     18s] Keeping previous port order for module NAND4BBXL.
[11/20 16:46:50     18s] Keeping previous port order for module NAND4BX1.
[11/20 16:46:50     18s] Keeping previous port order for module NAND4BX2.
[11/20 16:46:50     18s] Keeping previous port order for module NAND4BX4.
[11/20 16:46:50     18s] Keeping previous port order for module NAND4BXL.
[11/20 16:46:50     18s] Keeping previous port order for module NAND4X1.
[11/20 16:46:50     18s] Keeping previous port order for module NAND4X2.
[11/20 16:46:50     18s] Keeping previous port order for module NAND4X4.
[11/20 16:46:50     18s] Keeping previous port order for module NAND4XL.
[11/20 16:46:50     18s] Keeping previous port order for module NOR2BX1.
[11/20 16:46:50     18s] Keeping previous port order for module NOR2BX2.
[11/20 16:46:50     18s] Keeping previous port order for module NOR2BX4.
[11/20 16:46:50     18s] Keeping previous port order for module NOR2BXL.
[11/20 16:46:50     18s] Keeping previous port order for module NOR2X1.
[11/20 16:46:50     18s] Keeping previous port order for module NOR2X2.
[11/20 16:46:50     18s] Keeping previous port order for module NOR2X4.
[11/20 16:46:50     18s] Keeping previous port order for module NOR2XL.
[11/20 16:46:50     18s] Keeping previous port order for module NOR3BX1.
[11/20 16:46:50     18s] Keeping previous port order for module NOR3BX2.
[11/20 16:46:50     18s] Keeping previous port order for module NOR3BX4.
[11/20 16:46:50     18s] Keeping previous port order for module NOR3BXL.
[11/20 16:46:50     18s] Keeping previous port order for module NOR3X1.
[11/20 16:46:50     18s] Keeping previous port order for module NOR3X2.
[11/20 16:46:50     18s] Keeping previous port order for module NOR3X4.
[11/20 16:46:50     18s] Keeping previous port order for module NOR3XL.
[11/20 16:46:50     18s] Keeping previous port order for module NOR4BBX1.
[11/20 16:46:50     18s] Keeping previous port order for module NOR4BBX2.
[11/20 16:46:50     18s] Keeping previous port order for module NOR4BBX4.
[11/20 16:46:50     18s] Keeping previous port order for module NOR4BBXL.
[11/20 16:46:50     18s] Keeping previous port order for module NOR4BX1.
[11/20 16:46:50     18s] Keeping previous port order for module NOR4BX2.
[11/20 16:46:50     18s] Keeping previous port order for module NOR4BX4.
[11/20 16:46:50     18s] Keeping previous port order for module NOR4BXL.
[11/20 16:46:50     18s] Keeping previous port order for module NOR4X1.
[11/20 16:46:50     18s] Keeping previous port order for module NOR4X2.
[11/20 16:46:50     18s] Keeping previous port order for module NOR4X4.
[11/20 16:46:50     18s] Keeping previous port order for module NOR4XL.
[11/20 16:46:50     18s] Keeping previous port order for module OAI211X1.
[11/20 16:46:50     18s] Keeping previous port order for module OAI211X2.
[11/20 16:46:50     18s] Keeping previous port order for module OAI211X4.
[11/20 16:46:50     18s] Keeping previous port order for module OAI211XL.
[11/20 16:46:50     18s] Keeping previous port order for module OAI21X1.
[11/20 16:46:50     18s] Keeping previous port order for module OAI21X2.
[11/20 16:46:50     18s] Keeping previous port order for module OAI21X4.
[11/20 16:46:50     18s] Keeping previous port order for module OAI21XL.
[11/20 16:46:50     18s] Keeping previous port order for module OAI221X1.
[11/20 16:46:50     18s] Keeping previous port order for module OAI221X2.
[11/20 16:46:50     18s] Keeping previous port order for module OAI221X4.
[11/20 16:46:50     18s] Keeping previous port order for module OAI221XL.
[11/20 16:46:50     18s] Keeping previous port order for module OAI222X1.
[11/20 16:46:50     18s] Keeping previous port order for module OAI222X2.
[11/20 16:46:50     18s] Keeping previous port order for module OAI222X4.
[11/20 16:46:50     18s] Keeping previous port order for module OAI222XL.
[11/20 16:46:50     18s] Keeping previous port order for module OAI22X1.
[11/20 16:46:50     18s] Keeping previous port order for module OAI22X2.
[11/20 16:46:50     18s] Keeping previous port order for module OAI22X4.
[11/20 16:46:50     18s] Keeping previous port order for module OAI22XL.
[11/20 16:46:50     18s] Keeping previous port order for module OAI2BB1X1.
[11/20 16:46:50     18s] Keeping previous port order for module OAI2BB1X2.
[11/20 16:46:50     18s] Keeping previous port order for module OAI2BB1X4.
[11/20 16:46:50     18s] Keeping previous port order for module OAI2BB1XL.
[11/20 16:46:50     18s] Keeping previous port order for module OAI2BB2X1.
[11/20 16:46:50     18s] Keeping previous port order for module OAI2BB2X2.
[11/20 16:46:50     18s] Keeping previous port order for module OAI2BB2X4.
[11/20 16:46:50     18s] Keeping previous port order for module OAI2BB2XL.
[11/20 16:46:50     18s] Keeping previous port order for module OAI31X1.
[11/20 16:46:50     18s] Keeping previous port order for module OAI31X2.
[11/20 16:46:50     18s] Keeping previous port order for module OAI31X4.
[11/20 16:46:50     18s] Keeping previous port order for module OAI31XL.
[11/20 16:46:50     18s] Keeping previous port order for module OAI32X1.
[11/20 16:46:50     18s] Keeping previous port order for module OAI32X2.
[11/20 16:46:50     18s] Keeping previous port order for module OAI32X4.
[11/20 16:46:50     18s] Keeping previous port order for module OAI32XL.
[11/20 16:46:50     18s] Keeping previous port order for module OAI33X1.
[11/20 16:46:50     18s] Keeping previous port order for module OAI33X2.
[11/20 16:46:50     18s] Keeping previous port order for module OAI33X4.
[11/20 16:46:50     18s] Keeping previous port order for module OAI33XL.
[11/20 16:46:50     18s] Keeping previous port order for module OR2X1.
[11/20 16:46:50     18s] Keeping previous port order for module OR2X2.
[11/20 16:46:50     18s] Keeping previous port order for module OR2X4.
[11/20 16:46:50     18s] Keeping previous port order for module OR2XL.
[11/20 16:46:50     18s] Keeping previous port order for module OR3X1.
[11/20 16:46:50     18s] Keeping previous port order for module OR3X2.
[11/20 16:46:50     18s] Keeping previous port order for module OR3X4.
[11/20 16:46:50     18s] Keeping previous port order for module OR3XL.
[11/20 16:46:50     18s] Keeping previous port order for module OR4X1.
[11/20 16:46:50     18s] Keeping previous port order for module OR4X2.
[11/20 16:46:50     18s] Keeping previous port order for module OR4X4.
[11/20 16:46:50     18s] Keeping previous port order for module OR4XL.
[11/20 16:46:50     18s] Keeping previous port order for module RF1R1WX2.
[11/20 16:46:50     18s] Keeping previous port order for module RF2R1WX2.
[11/20 16:46:50     18s] Keeping previous port order for module RFRDX1.
[11/20 16:46:50     18s] Keeping previous port order for module RFRDX2.
[11/20 16:46:50     18s] Keeping previous port order for module RFRDX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFHQX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFHQX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFHQX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFHQXL.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNRX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNRX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNRX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNRXL.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNSRX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNSRX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNSRX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNSRXL.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNSX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNSX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNSX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNSXL.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFNXL.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFRHQX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFRHQX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFRHQX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFRHQXL.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFRX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFRX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFRX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFRXL.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSHQX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSHQX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSHQX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSHQXL.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSRHQX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSRHQX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSRHQX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSRHQXL.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSRX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSRX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSRX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSRXL.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFSXL.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFTRX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFTRX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFTRX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFTRXL.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFX1.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFX2.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFX4.
[11/20 16:46:50     18s] Keeping previous port order for module SDFFXL.
[11/20 16:46:50     18s] Keeping previous port order for module SEDFFHQX1.
[11/20 16:46:50     18s] Keeping previous port order for module SEDFFHQX2.
[11/20 16:46:50     18s] Keeping previous port order for module SEDFFHQX4.
[11/20 16:46:50     18s] Keeping previous port order for module SEDFFHQXL.
[11/20 16:46:50     18s] Keeping previous port order for module SEDFFTRX1.
[11/20 16:46:50     18s] Keeping previous port order for module SEDFFTRX2.
[11/20 16:46:50     18s] Keeping previous port order for module SEDFFTRX4.
[11/20 16:46:50     18s] Keeping previous port order for module SEDFFTRXL.
[11/20 16:46:50     18s] Keeping previous port order for module SEDFFX1.
[11/20 16:46:50     18s] Keeping previous port order for module SEDFFX2.
[11/20 16:46:50     18s] Keeping previous port order for module SEDFFX4.
[11/20 16:46:50     18s] Keeping previous port order for module SEDFFXL.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFIX1.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFIX12.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFIX16.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFIX2.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFIX20.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFIX3.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFIX4.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFIX8.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFIXL.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFX1.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFX12.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFX16.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFX2.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFX20.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFX3.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFX4.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFX8.
[11/20 16:46:50     18s] Keeping previous port order for module TBUFXL.
[11/20 16:46:50     18s] Keeping previous port order for module TIEHI.
[11/20 16:46:50     18s] Keeping previous port order for module TIELO.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNRX1.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNRX2.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNRX4.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNRXL.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNSRX1.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNSRX2.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNSRX4.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNSRXL.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNSX1.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNSX2.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNSX4.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNSXL.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNX1.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNX2.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNX4.
[11/20 16:46:50     18s] Keeping previous port order for module TLATNXL.
[11/20 16:46:50     18s] Keeping previous port order for module TLATRX1.
[11/20 16:46:50     18s] Keeping previous port order for module TLATRX2.
[11/20 16:46:50     18s] Keeping previous port order for module TLATRX4.
[11/20 16:46:50     18s] Keeping previous port order for module TLATRXL.
[11/20 16:46:50     18s] Keeping previous port order for module TLATSRX1.
[11/20 16:46:50     18s] Keeping previous port order for module TLATSRX2.
[11/20 16:46:50     18s] Keeping previous port order for module TLATSRX4.
[11/20 16:46:50     18s] Keeping previous port order for module TLATSRXL.
[11/20 16:46:50     18s] Keeping previous port order for module TLATSX1.
[11/20 16:46:50     18s] Keeping previous port order for module TLATSX2.
[11/20 16:46:50     18s] Keeping previous port order for module TLATSX4.
[11/20 16:46:50     18s] Keeping previous port order for module TLATSXL.
[11/20 16:46:50     18s] Keeping previous port order for module TLATX1.
[11/20 16:46:50     18s] Keeping previous port order for module TLATX2.
[11/20 16:46:50     18s] Keeping previous port order for module TLATX4.
[11/20 16:46:50     18s] Keeping previous port order for module TLATXL.
[11/20 16:46:50     18s] Keeping previous port order for module TTLATX1.
[11/20 16:46:50     18s] Keeping previous port order for module TTLATX2.
[11/20 16:46:50     18s] Keeping previous port order for module TTLATX4.
[11/20 16:46:50     18s] Keeping previous port order for module TTLATXL.
[11/20 16:46:50     18s] Keeping previous port order for module XNOR2X1.
[11/20 16:46:50     18s] Keeping previous port order for module XNOR2X2.
[11/20 16:46:50     18s] Keeping previous port order for module XNOR2X4.
[11/20 16:46:50     18s] Keeping previous port order for module XNOR2XL.
[11/20 16:46:50     18s] Keeping previous port order for module XNOR3X2.
[11/20 16:46:50     18s] Keeping previous port order for module XNOR3X4.
[11/20 16:46:50     18s] Keeping previous port order for module XOR2X1.
[11/20 16:46:50     18s] Keeping previous port order for module XOR2X2.
[11/20 16:46:50     18s] Keeping previous port order for module XOR2X4.
[11/20 16:46:50     18s] Keeping previous port order for module XOR2XL.
[11/20 16:46:50     18s] Keeping previous port order for module XOR3X2.
[11/20 16:46:50     18s] Keeping previous port order for module XOR3X4.
[11/20 16:46:50     18s] Keeping previous port order for module PDIDGZ.
[11/20 16:46:50     18s] Keeping previous port order for module PDO04CDG.
[11/20 16:46:50     18s] Keeping previous port order for module PVDD1DGZ.
[11/20 16:46:50     18s] Keeping previous port order for module PVSS1DGZ.
[11/20 16:46:50     18s] Keeping previous port order for module pllclk.
[11/20 16:46:50     18s] Keeping previous port order for module ram_128x16A.
[11/20 16:46:50     18s] Keeping previous port order for module ram_256x16A.
[11/20 16:46:50     18s] Keeping previous port order for module rom_512x16A.
[11/20 16:46:50     18s] Reading verilog netlist '../verilog/dtmf_chip_ak.v'
[11/20 16:46:50     18s] Reading verilog netlist '../verilog/stubs.v'
[11/20 16:46:50     18s] 
[11/20 16:46:50     18s] *** Memory Usage v#1 (Current mem = 1132.375M, initial mem = 476.027M) ***
[11/20 16:46:50     18s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=1132.4M) ***
[11/20 16:46:50     18s] #% End Load netlist data ... (date=11/20 16:46:50, total cpu=0:00:00.1, real=0:00:01.0, peak res=794.4M, current mem=794.4M)
[11/20 16:46:50     18s] Set top cell to DTMF_CHIP.
[11/20 16:46:50     18s] Hooked 948 DB cells to tlib cells.
[11/20 16:46:50     18s] ** Removed 8 unused lib cells.
[11/20 16:46:50     18s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=806.9M, current mem=806.9M)
[11/20 16:46:50     18s] Starting recursive module instantiation check.
[11/20 16:46:50     18s] No recursion found.
[11/20 16:46:50     18s] Building hierarchical netlist for Cell DTMF_CHIP ...
[11/20 16:46:50     18s] *** Netlist is unique.
[11/20 16:46:50     18s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[11/20 16:46:50     18s] ** info: there are 985 modules.
[11/20 16:46:50     18s] ** info: there are 5906 stdCell insts.
[11/20 16:46:50     18s] ** info: there are 71 Pad insts.
[11/20 16:46:50     18s] ** info: there are 4 macros.
[11/20 16:46:51     18s] 
[11/20 16:46:51     18s] *** Memory Usage v#1 (Current mem = 1191.801M, initial mem = 476.027M) ***
[11/20 16:46:51     18s] Reading IO assignment file "dtmf.io" ...
[11/20 16:46:51     18s] Adjusting Core to Left to: 0.6200. Core to Bottom to: 0.2000.
[11/20 16:46:51     18s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 16:46:51     18s] Type 'man IMPFP-3961' for more detail.
[11/20 16:46:51     18s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 16:46:51     18s] Type 'man IMPFP-3961' for more detail.
[11/20 16:46:51     18s] Horizontal Layer M1 offset = 560 (derived)
[11/20 16:46:51     18s] Vertical Layer M2 offset = 660 (derived)
[11/20 16:46:51     18s] Start create_tracks
[11/20 16:46:51     18s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/20 16:46:51     18s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/20 16:46:52     18s] Extraction setup Started 
[11/20 16:46:52     18s] 
[11/20 16:46:52     18s] Trim Metal Layers:
[11/20 16:46:52     18s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/20 16:46:52     18s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/20 16:46:52     18s] Type 'man IMPEXT-6202' for more detail.
[11/20 16:46:52     18s] Reading Capacitance Table File ../captable/t018s6mlv.capTbl ...
[11/20 16:46:52     18s] Cap table was created using Encounter 10.10-s002_1.
[11/20 16:46:52     18s] Process name: t018s6mm.
[11/20 16:46:52     18s] Importing multi-corner RC tables ... 
[11/20 16:46:52     18s] Summary of Active RC-Corners : 
[11/20 16:46:52     18s]  
[11/20 16:46:52     18s]  Analysis View: dtmf_view_setup
[11/20 16:46:52     18s]     RC-Corner Name        : dtmf_rc_corner
[11/20 16:46:52     18s]     RC-Corner Index       : 0
[11/20 16:46:52     18s]     RC-Corner Temperature : 25 Celsius
[11/20 16:46:52     18s]     RC-Corner Cap Table   : '../captable/t018s6mlv.capTbl'
[11/20 16:46:52     18s]     RC-Corner PreRoute Res Factor         : 1
[11/20 16:46:52     18s]     RC-Corner PreRoute Cap Factor         : 1
[11/20 16:46:52     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/20 16:46:52     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/20 16:46:52     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/20 16:46:52     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/20 16:46:52     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/20 16:46:52     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/20 16:46:52     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/20 16:46:52     18s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/20 16:46:52     18s]     RC-Corner Technology file: '../QRC/t018s6mm.tch'
[11/20 16:46:52     18s]  
[11/20 16:46:52     18s]  Analysis View: dtmf_view_hold
[11/20 16:46:52     18s]     RC-Corner Name        : dtmf_rc_corner
[11/20 16:46:52     18s]     RC-Corner Index       : 0
[11/20 16:46:52     18s]     RC-Corner Temperature : 25 Celsius
[11/20 16:46:52     18s]     RC-Corner Cap Table   : '../captable/t018s6mlv.capTbl'
[11/20 16:46:52     18s]     RC-Corner PreRoute Res Factor         : 1
[11/20 16:46:52     18s]     RC-Corner PreRoute Cap Factor         : 1
[11/20 16:46:52     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/20 16:46:52     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/20 16:46:52     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/20 16:46:52     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/20 16:46:52     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/20 16:46:52     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/20 16:46:52     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/20 16:46:52     18s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/20 16:46:52     18s]     RC-Corner Technology file: '../QRC/t018s6mm.tch'
[11/20 16:46:52     18s] 
[11/20 16:46:52     18s] Trim Metal Layers:
[11/20 16:46:52     18s] LayerId::1 widthSet size::4
[11/20 16:46:52     18s] LayerId::2 widthSet size::4
[11/20 16:46:52     18s] LayerId::3 widthSet size::4
[11/20 16:46:52     18s] LayerId::4 widthSet size::4
[11/20 16:46:52     18s] LayerId::5 widthSet size::4
[11/20 16:46:52     18s] LayerId::6 widthSet size::3
[11/20 16:46:52     18s] Updating RC grid for preRoute extraction ...
[11/20 16:46:52     18s] eee: pegSigSF::1.070000
[11/20 16:46:52     18s] Initializing multi-corner capacitance tables ... 
[11/20 16:46:52     18s] Initializing multi-corner resistance tables ...
[11/20 16:46:52     18s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/20 16:46:52     18s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/20 16:46:52     18s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/20 16:46:52     18s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/20 16:46:52     18s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/20 16:46:52     18s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/20 16:46:52     18s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 16:46:52     18s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.566400 newSi=0.000000 wHLS=1.416000 siPrev=0 viaL=0.000000
[11/20 16:46:52     19s] *Info: initialize multi-corner CTS.
[11/20 16:46:52     19s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1065.7M, current mem=826.4M)
[11/20 16:46:53     19s] Reading timing constraints file 'dtmf.sdc' ...
[11/20 16:46:53     19s] Current (total cpu=0:00:19.1, real=0:01:23, peak res=1081.2M, current mem=1081.2M)
[11/20 16:46:53     19s] Number of path exceptions in the constraint file = 9
[11/20 16:46:53     19s] INFO (CTE): Constraints read successfully.
[11/20 16:46:53     19s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1201.6M, current mem=1201.6M)
[11/20 16:46:53     19s] Current (total cpu=0:00:19.3, real=0:01:23, peak res=1201.6M, current mem=1201.6M)
[11/20 16:46:53     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 16:46:53     19s] 
[11/20 16:46:53     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/20 16:46:53     19s] Summary for sequential cells identification: 
[11/20 16:46:53     19s]   Identified SBFF number: 116
[11/20 16:46:53     19s]   Identified MBFF number: 0
[11/20 16:46:53     19s]   Identified SB Latch number: 0
[11/20 16:46:53     19s]   Identified MB Latch number: 0
[11/20 16:46:53     19s]   Not identified SBFF number: 24
[11/20 16:46:53     19s]   Not identified MBFF number: 0
[11/20 16:46:53     19s]   Not identified SB Latch number: 0
[11/20 16:46:53     19s]   Not identified MB Latch number: 0
[11/20 16:46:53     19s]   Number of sequential cells which are not FFs: 38
[11/20 16:46:53     19s] Total number of combinational cells: 266
[11/20 16:46:53     19s] Total number of sequential cells: 178
[11/20 16:46:53     19s] Total number of tristate cells: 18
[11/20 16:46:53     19s] Total number of level shifter cells: 0
[11/20 16:46:53     19s] Total number of power gating cells: 0
[11/20 16:46:53     19s] Total number of isolation cells: 0
[11/20 16:46:53     19s] Total number of power switch cells: 0
[11/20 16:46:53     19s] Total number of pulse generator cells: 0
[11/20 16:46:53     19s] Total number of always on buffers: 0
[11/20 16:46:53     19s] Total number of retention cells: 0
[11/20 16:46:53     19s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[11/20 16:46:53     19s] Total number of usable buffers: 18
[11/20 16:46:53     19s] List of unusable buffers:
[11/20 16:46:53     19s] Total number of unusable buffers: 0
[11/20 16:46:53     19s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[11/20 16:46:53     19s] Total number of usable inverters: 18
[11/20 16:46:53     19s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[11/20 16:46:53     19s] Total number of unusable inverters: 3
[11/20 16:46:53     19s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[11/20 16:46:53     19s] Total number of identified usable delay cells: 4
[11/20 16:46:53     19s] List of identified unusable delay cells:
[11/20 16:46:53     19s] Total number of identified unusable delay cells: 0
[11/20 16:46:53     19s] 
[11/20 16:46:53     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/20 16:46:53     19s] 
[11/20 16:46:53     19s] TimeStamp Deleting Cell Server Begin ...
[11/20 16:46:53     19s] 
[11/20 16:46:53     19s] TimeStamp Deleting Cell Server End ...
[11/20 16:46:53     19s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1203.8M, current mem=1203.8M)
[11/20 16:46:53     19s] 
[11/20 16:46:53     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 16:46:53     19s] Summary for sequential cells identification: 
[11/20 16:46:53     19s]   Identified SBFF number: 116
[11/20 16:46:53     19s]   Identified MBFF number: 0
[11/20 16:46:53     19s]   Identified SB Latch number: 0
[11/20 16:46:53     19s]   Identified MB Latch number: 0
[11/20 16:46:53     19s]   Not identified SBFF number: 24
[11/20 16:46:53     19s]   Not identified MBFF number: 0
[11/20 16:46:53     19s]   Not identified SB Latch number: 0
[11/20 16:46:53     19s]   Not identified MB Latch number: 0
[11/20 16:46:53     19s]   Number of sequential cells which are not FFs: 38
[11/20 16:46:53     19s]  Visiting view : dtmf_view_setup
[11/20 16:46:53     19s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/20 16:46:53     19s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/20 16:46:53     19s]  Visiting view : dtmf_view_hold
[11/20 16:46:53     19s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/20 16:46:53     19s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/20 16:46:53     19s] TLC MultiMap info (StdDelay):
[11/20 16:46:53     19s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/20 16:46:53     19s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/20 16:46:53     19s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/20 16:46:53     19s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/20 16:46:53     19s]  Setting StdDelay to: 52.5ps
[11/20 16:46:53     19s] 
[11/20 16:46:53     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 16:46:53     19s] 
[11/20 16:46:53     19s] TimeStamp Deleting Cell Server Begin ...
[11/20 16:46:53     19s] 
[11/20 16:46:53     19s] TimeStamp Deleting Cell Server End ...
[11/20 16:46:54     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PDB04DGZ; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/20 16:46:54     19s] Type 'man IMPSYC-2' for more detail.
[11/20 16:46:54     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PCORNERDG; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/20 16:46:54     19s] Type 'man IMPSYC-2' for more detail.
[11/20 16:46:54     19s] 
[11/20 16:46:54     19s] *** Summary of all messages that are not suppressed in this session:
[11/20 16:46:54     19s] Severity  ID               Count  Summary                                  
[11/20 16:46:54     19s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/20 16:46:54     19s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/20 16:46:54     19s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/20 16:46:54     19s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/20 16:46:54     19s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[11/20 16:46:54     19s] WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
[11/20 16:46:54     19s] WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
[11/20 16:46:54     19s] WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
[11/20 16:46:54     19s] WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
[11/20 16:46:54     19s] *** Message Summary: 1017 warning(s), 0 error(s)
[11/20 16:46:54     19s] 
[11/20 16:47:18     20s] <CMD> loadFPlan dtmf.fp
[11/20 16:47:18     20s] Reading floorplan file - dtmf.fp (mem = 1705.8M).
[11/20 16:47:18     20s] #% Begin Load floorplan data ... (date=11/20 16:47:18, mem=1245.7M)
[11/20 16:47:18     20s] *info: reset 6467 existing net BottomPreferredLayer and AvoidDetour
[11/20 16:47:18     20s] Deleting old partition specification.
[11/20 16:47:18     20s] Set FPlanBox to (0 0 3023920 3024240)
[11/20 16:47:18     20s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 16:47:18     20s] Type 'man IMPFP-3961' for more detail.
[11/20 16:47:18     20s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 16:47:18     20s] Type 'man IMPFP-3961' for more detail.
[11/20 16:47:18     20s] Horizontal Layer M1 offset = 560 (derived)
[11/20 16:47:18     20s] Vertical Layer M2 offset = 660 (derived)
[11/20 16:47:18     20s] Start create_tracks
[11/20 16:47:18     20s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/20 16:47:18     20s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/20 16:47:18     20s]  ... processed partition successfully.
[11/20 16:47:18     20s] There are 71 io inst loaded
[11/20 16:47:18     20s] Extracting standard cell pins and blockage ...... 
[11/20 16:47:18     20s] Pin and blockage extraction finished
[11/20 16:47:18     20s] #% End Load floorplan data ... (date=11/20 16:47:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1246.7M, current mem=1246.7M)
[11/20 16:47:18     20s] <CMD> setDrawView fplan
[11/20 16:47:18     20s] <CMD> fit
[11/20 16:47:36     21s] <CMD> getPlaceMode
[11/20 16:47:37     21s] -place_design_floorplan_mode false         # bool, default=false
[11/20 16:47:37     21s] -place_design_refine_macro false           # bool, default=false
[11/20 16:47:37     21s] -place_design_refine_place true            # bool, default=true
[11/20 16:47:37     21s] -place_detail_activity_power_driven false
[11/20 16:47:37     21s]                                            # bool, default=false
[11/20 16:47:37     21s] -place_detail_allow_border_pin_abut false
[11/20 16:47:37     21s]                                            # bool, default=false
[11/20 16:47:37     21s] -place_detail_allow_single_height_row_symmetry_x {}
[11/20 16:47:37     21s]                                            # string, default=""
[11/20 16:47:37     21s] -place_detail_check_cut_spacing false      # bool, default=false
[11/20 16:47:37     21s] -place_detail_check_inst_space_group false
[11/20 16:47:37     21s]                                            # bool, default=false
[11/20 16:47:37     21s] -place_detail_check_route false            # bool, default=false
[11/20 16:47:37     21s] -place_detail_color_aware_legal false      # bool, default=false
[11/20 16:47:37     21s] -place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
[11/20 16:47:37     21s] -place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
[11/20 16:47:37     21s] -place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
[11/20 16:47:37     21s] -place_detail_fixed_shifter false          # bool, default=false
[11/20 16:47:37     21s] -place_detail_honor_inst_pad false         # bool, default=false
[11/20 16:47:37     21s] -place_detail_io_pin_blockage false        # bool, default=false
[11/20 16:47:37     21s] -place_detail_iraware_max_drive_strength 0
[11/20 16:47:37     21s]                                            # float, default=0, min=0, max=2147483647
[11/20 16:47:37     21s] -place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
[11/20 16:47:37     21s] -place_detail_irdrop_aware_timing_effort high
[11/20 16:47:37     21s]                                            # enums={none standard high}, default=high
[11/20 16:47:37     21s] -place_detail_irdrop_region_number 100     # uint, default=100
[11/20 16:47:37     21s] -place_detail_legalization_inst_gap 0      # int, default=0
[11/20 16:47:37     21s] -place_detail_max_shifter_column_depth 9999
[11/20 16:47:37     21s]                                            # float, default=9999
[11/20 16:47:37     21s] -place_detail_max_shifter_depth 9999       # float, default=9999
[11/20 16:47:37     21s] -place_detail_max_shifter_row_depth 9999
[11/20 16:47:37     21s]                                            # float, default=9999
[11/20 16:47:37     21s] -place_detail_no_filler_without_implant false
[11/20 16:47:37     21s]                                            # bool, default=false
[11/20 16:47:37     21s] -place_detail_pad_fixed_insts false        # bool, default=false
[11/20 16:47:37     21s] -place_detail_pad_physical_cells false     # bool, default=false
[11/20 16:47:37     21s] -place_detail_preroute_as_obs {}           # string, default=""
[11/20 16:47:37     21s] -place_detail_preserve_routing true        # bool, default=true
[11/20 16:47:37     21s] -place_detail_remove_affected_routing false
[11/20 16:47:37     21s]                                            # bool, default=false
[11/20 16:47:37     21s] -place_detail_sdp_alignment_in_refine false
[11/20 16:47:37     21s]                                            # bool, default=false
[11/20 16:47:37     21s] -place_detail_swap_eeq_cells false         # bool, default=false
[11/20 16:47:37     21s] -place_detail_use_check_drc false          # bool, default=false
[11/20 16:47:37     21s] -place_detail_use_diffusion_transition_fill false
[11/20 16:47:37     21s]                                            # bool, default=false
[11/20 16:47:37     21s] -place_detail_use_GA_filler_groups false
[11/20 16:47:37     21s]                                            # bool, default=false
[11/20 16:47:37     21s] -place_detail_use_no_diffusion_one_site_filler false
[11/20 16:47:37     21s]                                            # bool, default=false
[11/20 16:47:37     21s] -place_detail_wire_length_opt_effort medium
[11/20 16:47:37     21s]                                            # enums={none medium high}, default=medium
[11/20 16:47:37     21s] -place_global_activity_power_driven false
[11/20 16:47:37     21s]                                            # enums={false true}, default=false
[11/20 16:47:37     21s] -place_global_activity_power_driven_effort standard
[11/20 16:47:37     21s]                                            # enums={standard high}, default=standard
[11/20 16:47:37     21s] -place_global_align_macro false            # bool, default=false
[11/20 16:47:37     21s] -place_global_allow_3d_stack false         # bool, default=false
[11/20 16:47:37     21s] -place_global_auto_blockage_in_channel partial
[11/20 16:47:37     21s]                                            # enums={none soft partial}, default=partial
[11/20 16:47:37     21s] -place_global_clock_gate_aware true        # bool, default=true
[11/20 16:47:37     21s] -place_global_clock_power_driven true      # bool, default=true
[11/20 16:47:37     21s] -place_global_clock_power_driven_effort low
[11/20 16:47:37     21s]                                            # enums={low standard high}, default=low
[11/20 16:47:37     21s] -place_global_cong_effort auto             # enums={low medium high extreme auto}, default=auto
[11/20 16:47:37     21s] -place_global_cpg_effort low               # enums={low medium high}, default=low
[11/20 16:47:37     21s] -place_global_cpg_file {}                  # string, default=""
[11/20 16:47:37     21s] -place_global_enable_distributed_place false
[11/20 16:47:37     21s]                                            # bool, default=false
[11/20 16:47:37     21s] -place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true
[11/20 16:47:37     21s] -place_global_ignore_spare false           # bool, default=false
[11/20 16:47:37     21s] -place_global_max_density -1               # float, default=-1
[11/20 16:47:37     21s] -place_global_module_aware_spare false     # bool, default=false
[11/20 16:47:37     21s] -place_global_module_padding {}            # string, default=""
[11/20 16:47:37     21s] -place_global_place_io_pins false          # bool, default=false
[11/20 16:47:37     21s] -place_global_reorder_scan true            # bool, default=true
[11/20 16:47:37     21s] -place_global_sdp_alignment false          # bool, default=false
[11/20 16:47:37     21s] -place_global_sdp_place false              # enums={false true}, default=false
[11/20 16:47:37     21s] -place_global_soft_guide_strength low      # enums={low medium high}, default=low
[11/20 16:47:37     21s] -place_global_timing_effort medium         # enums={medium high}, default=medium
[11/20 16:47:37     21s] -place_global_uniform_density false        # enums={false true}, default=false
[11/20 16:47:37     21s] -place_hard_fence true                     # bool, default=true
[11/20 16:47:37     21s] -place_opt_post_place_tcl {}               # string, default=""
[11/20 16:47:37     21s] -place_opt_run_global_place full           # enums={none seed full}, default=full
[11/20 16:47:37     21s] -place_spare_update_timing_graph true      # bool, default=true
[11/20 16:47:37     21s] 
[11/20 16:48:48     25s] <CMD> defIn scan_input.def
[11/20 16:48:48     25s] Reading DEF file 'scan_input.def', current time is Thu Nov 20 16:48:48 2025 ...
[11/20 16:48:48     25s] --- DIVIDERCHAR '/'
[11/20 16:48:48     25s] --- UnitsPerDBU = 1.0000
[11/20 16:48:48     25s] --- DIEAREA (0 0) (3023920 3024240)
[11/20 16:48:48     25s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 16:48:48     25s] 
[11/20 16:48:48     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 16:48:48     25s] Summary for sequential cells identification: 
[11/20 16:48:48     25s]   Identified SBFF number: 116
[11/20 16:48:48     25s]   Identified MBFF number: 0
[11/20 16:48:48     25s]   Identified SB Latch number: 0
[11/20 16:48:48     25s]   Identified MB Latch number: 0
[11/20 16:48:48     25s]   Not identified SBFF number: 24
[11/20 16:48:48     25s]   Not identified MBFF number: 0
[11/20 16:48:48     25s]   Not identified SB Latch number: 0
[11/20 16:48:48     25s]   Not identified MB Latch number: 0
[11/20 16:48:48     25s]   Number of sequential cells which are not FFs: 38
[11/20 16:48:48     25s]  Visiting view : dtmf_view_setup
[11/20 16:48:48     25s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/20 16:48:48     25s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/20 16:48:48     25s]  Visiting view : dtmf_view_hold
[11/20 16:48:48     25s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/20 16:48:48     25s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/20 16:48:48     25s] TLC MultiMap info (StdDelay):
[11/20 16:48:48     25s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/20 16:48:48     25s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/20 16:48:48     25s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/20 16:48:48     25s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/20 16:48:48     25s]  Setting StdDelay to: 52.5ps
[11/20 16:48:48     25s] 
[11/20 16:48:48     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 16:48:48     25s] DEF file 'scan_input.def' is parsed, current time is Thu Nov 20 16:48:48 2025.
[11/20 16:48:48     25s] Updating the floorplan ...
[11/20 16:50:28     29s] <CMD> specifyScanChain
[11/20 16:50:28     29s] 
[11/20 16:50:28     29s] Usage: specifyScanChain [-help] <scanChainName> -start {ftname|instPinName} -stop {ftname|instPinName}
[11/20 16:50:28     29s] 
[11/20 16:50:28     29s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "specifyScanChain".

[11/20 16:50:42     30s] <CMD> specifyScanChain scan1 -start IOPADS_INST/Pscanin1ip/C -stop IOPADS_INST/Pscanout1op/I
[11/20 16:50:42     30s] **WARN: (IMPSYC-1704):	Scan group scan1 already exists in cell DTMF_CHIP.
[11/20 16:50:42     30s] <CMD> specifyScanChain scan2 -start IOPADS_INST/Pscanin2ip/C -stop IOPADS_INST/Pscanout2op/I
[11/20 16:50:42     30s] **WARN: (IMPSYC-1704):	Scan group scan2 already exists in cell DTMF_CHIP.
[11/20 16:51:09     31s] <CMD> place_opt_design
[11/20 16:51:09     31s] **INFO: User settings:
[11/20 16:51:09     31s] setDesignMode -process            180
[11/20 16:51:09     31s] setExtractRCMode -coupling_c_th   3
[11/20 16:51:09     31s] setExtractRCMode -lefTechFileMap  ../QRC/lefdef.layermap
[11/20 16:51:09     31s] setExtractRCMode -relative_c_th   0.03
[11/20 16:51:09     31s] setExtractRCMode -total_c_th      5
[11/20 16:51:09     31s] setDelayCalMode -engine           aae
[11/20 16:51:09     31s] 
[11/20 16:51:09     31s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:31.9/0:05:28.9 (0.1), mem = 1707.9M
[11/20 16:51:10     31s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/20 16:51:10     31s] *** Starting GigaPlace ***
[11/20 16:51:10     31s] #optDebug: fT-E <X 2 3 1 0>
[11/20 16:51:10     31s] OPERPROF: Starting DPlace-Init at level 1, MEM:1707.9M, EPOCH TIME: 1763637670.285914
[11/20 16:51:10     31s] # Init pin-track-align, new floorplan.
[11/20 16:51:10     31s] Processing tracks to init pin-track alignment.
[11/20 16:51:10     31s] z: 2, totalTracks: 1
[11/20 16:51:10     31s] z: 4, totalTracks: 1
[11/20 16:51:10     31s] z: 6, totalTracks: 1
[11/20 16:51:10     31s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:51:10     31s] All LLGs are deleted
[11/20 16:51:10     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:10     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:10     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1707.9M, EPOCH TIME: 1763637670.589856
[11/20 16:51:10     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.017, MEM:1707.9M, EPOCH TIME: 1763637670.606946
[11/20 16:51:10     31s] # Building DTMF_CHIP llgBox search-tree.
[11/20 16:51:10     31s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1707.9M, EPOCH TIME: 1763637670.631039
[11/20 16:51:10     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:10     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:10     31s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1707.9M, EPOCH TIME: 1763637670.639119
[11/20 16:51:10     31s] Max number of tech site patterns supported in site array is 256.
[11/20 16:51:10     31s] Core basic site is tsm3site
[11/20 16:51:10     31s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1707.9M, EPOCH TIME: 1763637670.737345
[11/20 16:51:10     31s] After signature check, allow fast init is false, keep pre-filter is false.
[11/20 16:51:10     31s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/20 16:51:10     31s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.000, MEM:1707.9M, EPOCH TIME: 1763637670.737745
[11/20 16:51:10     31s] Use non-trimmed site array because memory saving is not enough.
[11/20 16:51:10     31s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/20 16:51:10     31s] SiteArray: use 1,069,056 bytes
[11/20 16:51:10     31s] SiteArray: current memory after site array memory allocation 1709.0M
[11/20 16:51:10     31s] SiteArray: FP blocked sites are writable
[11/20 16:51:10     31s] Estimated cell power/ground rail width = 0.945 um
[11/20 16:51:10     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:51:10     31s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1709.0M, EPOCH TIME: 1763637670.761607
[11/20 16:51:10     31s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.013, MEM:1709.0M, EPOCH TIME: 1763637670.774138
[11/20 16:51:10     31s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/20 16:51:10     31s] Atter site array init, number of instance map data is 0.
[11/20 16:51:10     31s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.138, MEM:1709.0M, EPOCH TIME: 1763637670.777178
[11/20 16:51:10     31s] 
[11/20 16:51:10     31s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:10     31s] OPERPROF:     Starting CMU at level 3, MEM:1709.0M, EPOCH TIME: 1763637670.789915
[11/20 16:51:10     31s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:1709.0M, EPOCH TIME: 1763637670.797032
[11/20 16:51:10     31s] 
[11/20 16:51:10     31s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:51:10     31s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.167, MEM:1709.0M, EPOCH TIME: 1763637670.797719
[11/20 16:51:10     31s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1709.0M, EPOCH TIME: 1763637670.797761
[11/20 16:51:10     31s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1709.0M, EPOCH TIME: 1763637670.797806
[11/20 16:51:10     31s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1709.0MB).
[11/20 16:51:10     31s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.535, MEM:1709.0M, EPOCH TIME: 1763637670.820580
[11/20 16:51:10     31s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1709.0M, EPOCH TIME: 1763637670.820617
[11/20 16:51:10     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:51:10     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:10     31s] All LLGs are deleted
[11/20 16:51:10     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:10     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:10     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1709.0M, EPOCH TIME: 1763637670.840214
[11/20 16:51:10     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1709.0M, EPOCH TIME: 1763637670.840427
[11/20 16:51:10     31s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.038, MEM:1707.0M, EPOCH TIME: 1763637670.859101
[11/20 16:51:10     31s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:32.0/0:05:29.8 (0.1), mem = 1707.0M
[11/20 16:51:10     31s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/20 16:51:11     31s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 16:51:11     31s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 16:51:11     31s] Start applying DEF ordered sections ...
[11/20 16:51:11     31s] Successfully applied all DEF ordered sections.
[11/20 16:51:11     31s] *** Scan Sanity Check Summary:
[11/20 16:51:11     31s] *** 2 scan chains passed sanity check.
[11/20 16:51:11     31s] [check_scan_connected]: number of scan connected with missing definition = 1, number of scan = 541, number of sequential = 543, percentage of missing scan cell = 0.18% (1 / 543)
[11/20 16:51:11     32s] no activity file in design. spp won't run.
[11/20 16:51:11     32s] #Start colorize_geometry on Thu Nov 20 16:51:11 2025
[11/20 16:51:11     32s] #
[11/20 16:51:11     32s] ### Time Record (colorize_geometry) is installed.
[11/20 16:51:11     32s] ### Time Record (Pre Callback) is installed.
[11/20 16:51:11     32s] ### Time Record (Pre Callback) is uninstalled.
[11/20 16:51:11     32s] ### Time Record (DB Import) is installed.
[11/20 16:51:12     32s] #create default rule from bind_ndr_rule rule=0x7f0b598987f0 0x7f0b3722d538
[11/20 16:51:12     32s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1863664176 placement=977705290 pin_access=1 inst_pattern=1
[11/20 16:51:12     32s] ### Time Record (DB Import) is uninstalled.
[11/20 16:51:12     32s] ### Time Record (DB Export) is installed.
[11/20 16:51:13     32s] Extracting standard cell pins and blockage ...... 
[11/20 16:51:13     32s] Pin and blockage extraction finished
[11/20 16:51:13     32s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1863664176 placement=977705290 pin_access=1 inst_pattern=1
[11/20 16:51:13     32s] ### Time Record (DB Export) is uninstalled.
[11/20 16:51:13     32s] ### Time Record (Post Callback) is installed.
[11/20 16:51:13     32s] ### Time Record (Post Callback) is uninstalled.
[11/20 16:51:13     32s] #
[11/20 16:51:13     32s] #colorize_geometry statistics:
[11/20 16:51:13     32s] #Cpu time = 00:00:00
[11/20 16:51:13     32s] #Elapsed time = 00:00:01
[11/20 16:51:13     32s] #Increased memory = 13.40 (MB)
[11/20 16:51:13     32s] #Total memory = 1138.69 (MB)
[11/20 16:51:13     32s] #Peak memory = 1254.36 (MB)
[11/20 16:51:13     32s] #Number of warnings = 0
[11/20 16:51:13     32s] #Total number of warnings = 0
[11/20 16:51:13     32s] #Number of fails = 0
[11/20 16:51:13     32s] #Total number of fails = 0
[11/20 16:51:13     32s] #Complete colorize_geometry on Thu Nov 20 16:51:13 2025
[11/20 16:51:13     32s] #
[11/20 16:51:13     32s] ### Time Record (colorize_geometry) is uninstalled.
[11/20 16:51:13     32s] ### 
[11/20 16:51:13     32s] ###   Scalability Statistics
[11/20 16:51:13     32s] ### 
[11/20 16:51:13     32s] ### ------------------------+----------------+----------------+----------------+
[11/20 16:51:13     32s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/20 16:51:13     32s] ### ------------------------+----------------+----------------+----------------+
[11/20 16:51:13     32s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/20 16:51:13     32s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/20 16:51:13     32s] ###   DB Import             |        00:00:00|        00:00:01|             0.2|
[11/20 16:51:13     32s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/20 16:51:13     32s] ###   Entire Command        |        00:00:00|        00:00:01|             0.2|
[11/20 16:51:13     32s] ### ------------------------+----------------+----------------+----------------+
[11/20 16:51:13     32s] ### 
[11/20 16:51:13     32s] {MMLU 0 0 6274}
[11/20 16:51:13     32s] ### Creating LA Mngr. totSessionCpu=0:00:32.4 mem=1742.0M
[11/20 16:51:13     32s] ### Creating LA Mngr, finished. totSessionCpu=0:00:32.4 mem=1742.0M
[11/20 16:51:13     32s] *** Start deleteBufferTree ***
[11/20 16:51:14     32s] Info: Detect buffers to remove automatically.
[11/20 16:51:14     32s] Analyzing netlist ...
[11/20 16:51:14     32s] Updating netlist
[11/20 16:51:14     32s] 
[11/20 16:51:14     32s] *summary: 355 instances (buffers/inverters) removed
[11/20 16:51:14     32s] *** Finish deleteBufferTree (0:00:00.3) ***
[11/20 16:51:14     32s] 
[11/20 16:51:14     32s] TimeStamp Deleting Cell Server Begin ...
[11/20 16:51:14     32s] 
[11/20 16:51:14     32s] TimeStamp Deleting Cell Server End ...
[11/20 16:51:15     32s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/20 16:51:15     32s] Info: 1 threads available for lower-level modules during optimization.
[11/20 16:51:15     32s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1764.3M, EPOCH TIME: 1763637675.286096
[11/20 16:51:15     32s] Deleted 0 physical inst  (cell - / prefix -).
[11/20 16:51:15     32s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.006, MEM:1764.3M, EPOCH TIME: 1763637675.292279
[11/20 16:51:15     32s] INFO: #ExclusiveGroups=0
[11/20 16:51:15     32s] INFO: There are no Exclusive Groups.
[11/20 16:51:15     32s] No user-set net weight.
[11/20 16:51:15     32s] Net fanout histogram:
[11/20 16:51:15     32s] 2		: 3334 (56.3%) nets
[11/20 16:51:15     32s] 3		: 1090 (18.4%) nets
[11/20 16:51:15     32s] 4     -	14	: 1346 (22.7%) nets
[11/20 16:51:15     32s] 15    -	39	: 141 (2.4%) nets
[11/20 16:51:15     32s] 40    -	79	: 4 (0.1%) nets
[11/20 16:51:15     32s] 80    -	159	: 1 (0.0%) nets
[11/20 16:51:15     32s] 160   -	319	: 0 (0.0%) nets
[11/20 16:51:15     32s] 320   -	639	: 2 (0.0%) nets
[11/20 16:51:15     32s] 640   -	1279	: 0 (0.0%) nets
[11/20 16:51:15     32s] 1280  -	2559	: 0 (0.0%) nets
[11/20 16:51:15     32s] 2560  -	5119	: 0 (0.0%) nets
[11/20 16:51:15     32s] 5120+		: 0 (0.0%) nets
[11/20 16:51:15     32s] no activity file in design. spp won't run.
[11/20 16:51:15     32s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/20 16:51:15     32s] 
[11/20 16:51:15     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 16:51:15     32s] Summary for sequential cells identification: 
[11/20 16:51:15     32s]   Identified SBFF number: 116
[11/20 16:51:15     32s]   Identified MBFF number: 0
[11/20 16:51:15     32s]   Identified SB Latch number: 0
[11/20 16:51:15     32s]   Identified MB Latch number: 0
[11/20 16:51:15     32s]   Not identified SBFF number: 24
[11/20 16:51:15     32s]   Not identified MBFF number: 0
[11/20 16:51:15     32s]   Not identified SB Latch number: 0
[11/20 16:51:15     32s]   Not identified MB Latch number: 0
[11/20 16:51:15     32s]   Number of sequential cells which are not FFs: 38
[11/20 16:51:15     32s]  Visiting view : dtmf_view_setup
[11/20 16:51:15     32s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/20 16:51:15     32s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/20 16:51:15     32s]  Visiting view : dtmf_view_hold
[11/20 16:51:15     32s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/20 16:51:15     32s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/20 16:51:15     32s] TLC MultiMap info (StdDelay):
[11/20 16:51:15     32s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/20 16:51:15     32s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/20 16:51:15     32s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/20 16:51:15     32s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/20 16:51:15     32s]  Setting StdDelay to: 52.5ps
[11/20 16:51:15     32s] 
[11/20 16:51:15     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 16:51:15     32s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 16:51:15     32s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 16:51:15     32s] Start applying DEF ordered sections ...
[11/20 16:51:15     32s] Successfully applied all DEF ordered sections.
[11/20 16:51:15     32s] *** Scan Sanity Check Summary:
[11/20 16:51:15     32s] *** 2 scan chains passed sanity check.
[11/20 16:51:15     32s] Processing tracks to init pin-track alignment.
[11/20 16:51:15     32s] z: 2, totalTracks: 1
[11/20 16:51:15     32s] z: 4, totalTracks: 1
[11/20 16:51:15     32s] z: 6, totalTracks: 1
[11/20 16:51:15     32s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:51:15     32s] All LLGs are deleted
[11/20 16:51:15     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:15     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:15     32s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1956.3M, EPOCH TIME: 1763637675.366482
[11/20 16:51:15     32s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1956.3M, EPOCH TIME: 1763637675.366708
[11/20 16:51:15     32s] #std cell=5551 (0 fixed + 5551 movable) #buf cell=0 #inv cell=316 #block=4 (0 floating + 4 preplaced)
[11/20 16:51:15     32s] #ioInst=71 #net=5905 #term=21763 #term/net=3.69, #fixedIo=71, #floatIo=0, #fixedPin=57, #floatPin=0
[11/20 16:51:15     32s] stdCell: 5551 single + 0 double + 0 multi
[11/20 16:51:15     32s] Total standard cell length = 25.8324 (mm), area = 0.1302 (mm^2)
[11/20 16:51:15     32s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1956.3M, EPOCH TIME: 1763637675.368862
[11/20 16:51:15     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:15     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:15     32s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1956.3M, EPOCH TIME: 1763637675.368985
[11/20 16:51:15     32s] Max number of tech site patterns supported in site array is 256.
[11/20 16:51:15     32s] Core basic site is tsm3site
[11/20 16:51:15     32s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1956.3M, EPOCH TIME: 1763637675.376028
[11/20 16:51:15     32s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:51:15     32s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/20 16:51:15     32s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1956.3M, EPOCH TIME: 1763637675.376359
[11/20 16:51:15     32s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/20 16:51:15     32s] SiteArray: use 1,069,056 bytes
[11/20 16:51:15     32s] SiteArray: current memory after site array memory allocation 1956.3M
[11/20 16:51:15     32s] SiteArray: FP blocked sites are writable
[11/20 16:51:15     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:51:15     32s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1956.3M, EPOCH TIME: 1763637675.378635
[11/20 16:51:15     32s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:1956.3M, EPOCH TIME: 1763637675.381200
[11/20 16:51:15     32s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/20 16:51:15     32s] Atter site array init, number of instance map data is 0.
[11/20 16:51:15     32s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1956.3M, EPOCH TIME: 1763637675.383259
[11/20 16:51:15     32s] 
[11/20 16:51:15     32s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:15     32s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.016, MEM:1956.3M, EPOCH TIME: 1763637675.384996
[11/20 16:51:15     32s] 
[11/20 16:51:15     32s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:15     32s] Average module density = 0.486.
[11/20 16:51:15     32s] Density for the design = 0.486.
[11/20 16:51:15     32s]        = stdcell_area 39140 sites (130195 um^2) / alloc_area 80511 sites (267812 um^2).
[11/20 16:51:15     32s] Pin Density = 0.1022.
[11/20 16:51:15     32s]             = total # of pins 21763 / total area 212925.
[11/20 16:51:15     32s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1956.3M, EPOCH TIME: 1763637675.408773
[11/20 16:51:15     32s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.052, MEM:1956.3M, EPOCH TIME: 1763637675.460710
[11/20 16:51:15     32s] OPERPROF: Starting pre-place ADS at level 1, MEM:1956.3M, EPOCH TIME: 1763637675.461492
[11/20 16:51:15     32s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1956.3M, EPOCH TIME: 1763637675.466093
[11/20 16:51:15     32s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1956.3M, EPOCH TIME: 1763637675.466142
[11/20 16:51:15     32s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1956.3M, EPOCH TIME: 1763637675.466204
[11/20 16:51:15     32s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1956.3M, EPOCH TIME: 1763637675.466241
[11/20 16:51:15     32s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1956.3M, EPOCH TIME: 1763637675.466273
[11/20 16:51:15     32s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1956.3M, EPOCH TIME: 1763637675.467140
[11/20 16:51:15     32s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1956.3M, EPOCH TIME: 1763637675.467191
[11/20 16:51:15     32s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1956.3M, EPOCH TIME: 1763637675.467612
[11/20 16:51:15     32s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1956.3M, EPOCH TIME: 1763637675.467653
[11/20 16:51:15     32s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:1956.3M, EPOCH TIME: 1763637675.467768
[11/20 16:51:15     32s] ADSU 0.486 -> 0.512. site 80511.000 -> 76413.450. GS 40.320
[11/20 16:51:15     32s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.010, MEM:1956.3M, EPOCH TIME: 1763637675.471228
[11/20 16:51:15     32s] OPERPROF: Starting spMPad at level 1, MEM:1714.3M, EPOCH TIME: 1763637675.474647
[11/20 16:51:15     32s] OPERPROF:   Starting spContextMPad at level 2, MEM:1714.3M, EPOCH TIME: 1763637675.474915
[11/20 16:51:15     32s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1714.3M, EPOCH TIME: 1763637675.474952
[11/20 16:51:15     32s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1714.3M, EPOCH TIME: 1763637675.474984
[11/20 16:51:15     32s] Initial padding reaches pin density 0.500 for top
[11/20 16:51:15     32s] InitPadU 0.512 -> 0.825 for top
[11/20 16:51:15     32s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1714.3M, EPOCH TIME: 1763637675.555441
[11/20 16:51:15     32s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1714.3M, EPOCH TIME: 1763637675.556874
[11/20 16:51:15     32s] === lastAutoLevel = 9 
[11/20 16:51:15     32s] OPERPROF: Starting spInitNetWt at level 1, MEM:1714.3M, EPOCH TIME: 1763637675.584315
[11/20 16:51:15     32s] no activity file in design. spp won't run.
[11/20 16:51:15     32s] [spp] 0
[11/20 16:51:15     32s] [adp] 0:1:1:3
[11/20 16:51:15     32s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.005, MEM:1714.3M, EPOCH TIME: 1763637675.589660
[11/20 16:51:15     32s] Clock gating cells determined by native netlist tracing.
[11/20 16:51:15     32s] no activity file in design. spp won't run.
[11/20 16:51:15     32s] no activity file in design. spp won't run.
[11/20 16:51:15     32s] OPERPROF: Starting npMain at level 1, MEM:1714.3M, EPOCH TIME: 1763637675.608176
[11/20 16:51:16     32s] OPERPROF:   Starting npPlace at level 2, MEM:1718.3M, EPOCH TIME: 1763637676.760433
[11/20 16:51:16     32s] Iteration  1: Total net bbox = 1.356e+05 (7.62e+04 5.94e+04)
[11/20 16:51:16     32s]               Est.  stn bbox = 1.600e+05 (8.92e+04 7.07e+04)
[11/20 16:51:16     32s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1723.3M
[11/20 16:51:16     32s] Iteration  2: Total net bbox = 1.356e+05 (7.62e+04 5.94e+04)
[11/20 16:51:16     32s]               Est.  stn bbox = 1.600e+05 (8.92e+04 7.07e+04)
[11/20 16:51:16     32s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1723.3M
[11/20 16:51:16     32s] OPERPROF:     Starting InitSKP at level 3, MEM:1723.3M, EPOCH TIME: 1763637676.905451
[11/20 16:51:16     32s] 
[11/20 16:51:16     32s] TimeStamp Deleting Cell Server Begin ...
[11/20 16:51:16     32s] 
[11/20 16:51:16     32s] TimeStamp Deleting Cell Server End ...
[11/20 16:51:16     32s] 
[11/20 16:51:16     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 16:51:16     32s] TLC MultiMap info (StdDelay):
[11/20 16:51:16     32s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/20 16:51:16     32s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/20 16:51:16     32s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/20 16:51:16     32s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/20 16:51:16     32s]  Setting StdDelay to: 52.5ps
[11/20 16:51:16     32s] 
[11/20 16:51:16     32s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 16:51:18     33s] 
[11/20 16:51:18     33s] TimeStamp Deleting Cell Server Begin ...
[11/20 16:51:18     33s] 
[11/20 16:51:18     33s] TimeStamp Deleting Cell Server End ...
[11/20 16:51:18     33s] 
[11/20 16:51:18     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 16:51:18     33s] TLC MultiMap info (StdDelay):
[11/20 16:51:18     33s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/20 16:51:18     33s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/20 16:51:18     33s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/20 16:51:18     33s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/20 16:51:18     33s]  Setting StdDelay to: 52.5ps
[11/20 16:51:18     33s] 
[11/20 16:51:18     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 16:51:20     34s] *** Finished SKP initialization (cpu=0:00:01.7, real=0:00:04.0)***
[11/20 16:51:20     34s] OPERPROF:     Finished InitSKP at level 3, CPU:1.710, REAL:3.375, MEM:1802.0M, EPOCH TIME: 1763637680.280858
[11/20 16:51:20     34s] exp_mt_sequential is set from setPlaceMode option to 1
[11/20 16:51:20     34s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/20 16:51:20     34s] place_exp_mt_interval set to default 32
[11/20 16:51:20     34s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/20 16:51:21     35s] Iteration  3: Total net bbox = 1.331e+05 (6.57e+04 6.74e+04)
[11/20 16:51:21     35s]               Est.  stn bbox = 1.694e+05 (8.41e+04 8.53e+04)
[11/20 16:51:21     35s]               cpu = 0:00:02.4 real = 0:00:05.0 mem = 1797.0M
[11/20 16:51:22     36s] Iteration  4: Total net bbox = 2.038e+05 (9.10e+04 1.13e+05)
[11/20 16:51:22     36s]               Est.  stn bbox = 2.622e+05 (1.17e+05 1.45e+05)
[11/20 16:51:22     36s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1809.7M
[11/20 16:51:22     36s] Iteration  5: Total net bbox = 2.038e+05 (9.10e+04 1.13e+05)
[11/20 16:51:22     36s]               Est.  stn bbox = 2.622e+05 (1.17e+05 1.45e+05)
[11/20 16:51:22     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1809.7M
[11/20 16:51:22     36s] OPERPROF:   Finished npPlace at level 2, CPU:3.800, REAL:5.603, MEM:1809.7M, EPOCH TIME: 1763637682.363676
[11/20 16:51:22     36s] OPERPROF: Finished npMain at level 1, CPU:3.820, REAL:6.761, MEM:1809.7M, EPOCH TIME: 1763637682.368708
[11/20 16:51:22     36s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1809.7M, EPOCH TIME: 1763637682.393667
[11/20 16:51:22     36s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:51:22     36s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1809.7M, EPOCH TIME: 1763637682.394478
[11/20 16:51:22     36s] OPERPROF: Starting npMain at level 1, MEM:1809.7M, EPOCH TIME: 1763637682.394883
[11/20 16:51:22     36s] OPERPROF:   Starting npPlace at level 2, MEM:1809.7M, EPOCH TIME: 1763637682.428343
[11/20 16:51:23     37s] Iteration  6: Total net bbox = 2.361e+05 (1.15e+05 1.21e+05)
[11/20 16:51:23     37s]               Est.  stn bbox = 3.026e+05 (1.49e+05 1.54e+05)
[11/20 16:51:23     37s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1795.7M
[11/20 16:51:23     37s] OPERPROF:   Finished npPlace at level 2, CPU:1.290, REAL:1.285, MEM:1795.7M, EPOCH TIME: 1763637683.712961
[11/20 16:51:23     37s] OPERPROF: Finished npMain at level 1, CPU:1.320, REAL:1.323, MEM:1795.7M, EPOCH TIME: 1763637683.718345
[11/20 16:51:23     37s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1795.7M, EPOCH TIME: 1763637683.751923
[11/20 16:51:23     37s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:51:23     37s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1795.7M, EPOCH TIME: 1763637683.752387
[11/20 16:51:23     37s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1795.7M, EPOCH TIME: 1763637683.752500
[11/20 16:51:23     37s] Starting Early Global Route rough congestion estimation: mem = 1795.7M
[11/20 16:51:23     37s] (I)      ==================== Layers =====================
[11/20 16:51:23     37s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:23     37s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/20 16:51:23     37s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:23     37s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/20 16:51:23     37s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/20 16:51:23     37s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/20 16:51:23     37s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/20 16:51:23     37s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/20 16:51:23     37s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/20 16:51:23     37s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/20 16:51:23     37s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/20 16:51:23     37s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/20 16:51:23     37s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/20 16:51:23     37s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/20 16:51:23     37s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:23     37s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/20 16:51:23     37s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:23     37s] (I)      Started Import and model ( Curr Mem: 1795.71 MB )
[11/20 16:51:23     37s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:51:24     37s] (I)      == Non-default Options ==
[11/20 16:51:24     37s] (I)      Print mode                                         : 2
[11/20 16:51:24     37s] (I)      Stop if highly congested                           : false
[11/20 16:51:24     37s] (I)      Maximum routing layer                              : 6
[11/20 16:51:24     37s] (I)      Assign partition pins                              : false
[11/20 16:51:24     37s] (I)      Support large GCell                                : true
[11/20 16:51:24     37s] (I)      Number of threads                                  : 1
[11/20 16:51:24     37s] (I)      Number of rows per GCell                           : 11
[11/20 16:51:24     37s] (I)      Max num rows per GCell                             : 32
[11/20 16:51:24     37s] (I)      Method to set GCell size                           : row
[11/20 16:51:24     37s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/20 16:51:24     37s] (I)      Use row-based GCell size
[11/20 16:51:24     37s] (I)      Use row-based GCell align
[11/20 16:51:24     37s] (I)      layer 0 area = 0
[11/20 16:51:24     37s] (I)      layer 1 area = 0
[11/20 16:51:24     37s] (I)      layer 2 area = 0
[11/20 16:51:24     37s] (I)      layer 3 area = 0
[11/20 16:51:24     37s] (I)      layer 4 area = 0
[11/20 16:51:24     37s] (I)      layer 5 area = 0
[11/20 16:51:24     37s] (I)      GCell unit size   : 10080
[11/20 16:51:24     37s] (I)      GCell multiplier  : 11
[11/20 16:51:24     37s] (I)      GCell row height  : 10080
[11/20 16:51:24     37s] (I)      Actual row height : 10080
[11/20 16:51:24     37s] (I)      GCell align ref   : 670560 670880
[11/20 16:51:24     37s] [NR-eGR] Track table information for default rule: 
[11/20 16:51:24     37s] [NR-eGR] Metal1 has single uniform track structure
[11/20 16:51:24     37s] [NR-eGR] Metal2 has single uniform track structure
[11/20 16:51:24     37s] [NR-eGR] Metal3 has single uniform track structure
[11/20 16:51:24     37s] [NR-eGR] Metal4 has single uniform track structure
[11/20 16:51:24     37s] [NR-eGR] Metal5 has single uniform track structure
[11/20 16:51:24     37s] [NR-eGR] Metal6 has single uniform track structure
[11/20 16:51:24     37s] (I)      ================ Default via ================
[11/20 16:51:24     37s] (I)      +---+------------------+--------------------+
[11/20 16:51:24     37s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/20 16:51:24     37s] (I)      +---+------------------+--------------------+
[11/20 16:51:24     37s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/20 16:51:24     37s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/20 16:51:24     37s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/20 16:51:24     37s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/20 16:51:24     37s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/20 16:51:24     37s] (I)      +---+------------------+--------------------+
[11/20 16:51:24     37s] [NR-eGR] Read 4796 PG shapes
[11/20 16:51:24     37s] [NR-eGR] Read 0 clock shapes
[11/20 16:51:24     37s] [NR-eGR] Read 0 other shapes
[11/20 16:51:24     37s] [NR-eGR] #Routing Blockages  : 0
[11/20 16:51:24     37s] [NR-eGR] #Instance Blockages : 3227
[11/20 16:51:24     37s] [NR-eGR] #PG Blockages       : 4796
[11/20 16:51:24     37s] [NR-eGR] #Halo Blockages     : 0
[11/20 16:51:24     37s] [NR-eGR] #Boundary Blockages : 0
[11/20 16:51:24     37s] [NR-eGR] #Clock Blockages    : 0
[11/20 16:51:24     37s] [NR-eGR] #Other Blockages    : 0
[11/20 16:51:24     37s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 16:51:24     37s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 16:51:24     37s] [NR-eGR] Read 5905 nets ( ignored 0 )
[11/20 16:51:24     37s] (I)      early_global_route_priority property id does not exist.
[11/20 16:51:24     38s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/20 16:51:24     38s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/20 16:51:24     38s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/20 16:51:24     38s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/20 16:51:24     38s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/20 16:51:24     38s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/20 16:51:24     38s] (I)      Number of ignored nets                =      0
[11/20 16:51:24     38s] (I)      Number of connected nets              =      0
[11/20 16:51:24     38s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 16:51:24     38s] (I)      Number of clock nets                  =      6.  Ignored: No
[11/20 16:51:24     38s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 16:51:24     38s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 16:51:24     38s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 16:51:24     38s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 16:51:24     38s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 16:51:24     38s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/20 16:51:24     38s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/20 16:51:24     38s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[11/20 16:51:24     38s] (I)      Ndr track 0 does not exist
[11/20 16:51:24     38s] (I)      ---------------------Grid Graph Info--------------------
[11/20 16:51:24     38s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/20 16:51:24     38s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/20 16:51:24     38s] (I)      Site width          :  1320  (dbu)
[11/20 16:51:24     38s] (I)      Row height          : 10080  (dbu)
[11/20 16:51:24     38s] (I)      GCell row height    : 10080  (dbu)
[11/20 16:51:24     38s] (I)      GCell width         : 110880  (dbu)
[11/20 16:51:24     38s] (I)      GCell height        : 110880  (dbu)
[11/20 16:51:24     38s] (I)      Grid                :    28    28     6
[11/20 16:51:24     38s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/20 16:51:24     38s] (I)      Vertical capacity   :     0 110880     0 110880     0 110880
[11/20 16:51:24     38s] (I)      Horizontal capacity :     0     0 110880     0 110880     0
[11/20 16:51:24     38s] (I)      Default wire width  :   460   560   560   560   560   880
[11/20 16:51:24     38s] (I)      Default wire space  :   460   560   560   560   560   920
[11/20 16:51:24     38s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/20 16:51:24     38s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/20 16:51:24     38s] (I)      First track coord   :   560   660   560   660  1680   660
[11/20 16:51:24     38s] (I)      Num tracks per GCell: 120.52 84.00 99.00 84.00 49.50 42.00
[11/20 16:51:24     38s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/20 16:51:24     38s] (I)      Num of masks        :     1     1     1     1     1     1
[11/20 16:51:24     38s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/20 16:51:24     38s] (I)      --------------------------------------------------------
[11/20 16:51:24     38s] 
[11/20 16:51:24     38s] [NR-eGR] ============ Routing rule table ============
[11/20 16:51:24     38s] [NR-eGR] Rule id: 0  Nets: 5848
[11/20 16:51:24     38s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/20 16:51:24     38s] (I)                    Layer     2     3     4     5     6 
[11/20 16:51:24     38s] (I)                    Pitch  1320  1120  1320  2240  2640 
[11/20 16:51:24     38s] (I)             #Used tracks     1     1     1     1     1 
[11/20 16:51:24     38s] (I)       #Fully used tracks     1     1     1     1     1 
[11/20 16:51:24     38s] [NR-eGR] ========================================
[11/20 16:51:24     38s] [NR-eGR] 
[11/20 16:51:24     38s] (I)      =============== Blocked Tracks ===============
[11/20 16:51:24     38s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:24     38s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 16:51:24     38s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:24     38s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 16:51:24     38s] (I)      |     2 |   64148 |    44238 |        68.96% |
[11/20 16:51:24     38s] (I)      |     3 |   75600 |    50900 |        67.33% |
[11/20 16:51:24     38s] (I)      |     4 |   64148 |    45293 |        70.61% |
[11/20 16:51:24     38s] (I)      |     5 |   37800 |    22383 |        59.21% |
[11/20 16:51:24     38s] (I)      |     6 |   32088 |    19227 |        59.92% |
[11/20 16:51:24     38s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:24     38s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.25 sec, Curr Mem: 1795.71 MB )
[11/20 16:51:24     38s] (I)      Reset routing kernel
[11/20 16:51:24     38s] (I)      numLocalWires=25169  numGlobalNetBranches=6234  numLocalNetBranches=6363
[11/20 16:51:24     38s] (I)      totalPins=21649  totalGlobalPin=5215 (24.09%)
[11/20 16:51:24     38s] (I)      total 2D Cap : 119942 = (49854 H, 70088 V)
[11/20 16:51:24     38s] (I)      
[11/20 16:51:24     38s] (I)      ============  Phase 1a Route ============
[11/20 16:51:24     38s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[11/20 16:51:24     38s] (I)      Usage: 4639 = (2201 H, 2438 V) = (4.41% H, 3.48% V) = (1.220e+05um H, 1.352e+05um V)
[11/20 16:51:24     38s] (I)      
[11/20 16:51:24     38s] (I)      ============  Phase 1b Route ============
[11/20 16:51:24     38s] (I)      Usage: 4639 = (2201 H, 2438 V) = (4.41% H, 3.48% V) = (1.220e+05um H, 1.352e+05um V)
[11/20 16:51:24     38s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/20 16:51:24     38s] 
[11/20 16:51:24     38s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/20 16:51:24     38s] Finished Early Global Route rough congestion estimation: mem = 1795.7M
[11/20 16:51:24     38s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.416, MEM:1795.7M, EPOCH TIME: 1763637684.168457
[11/20 16:51:24     38s] earlyGlobalRoute rough estimation gcell size 11 row height
[11/20 16:51:24     38s] OPERPROF: Starting CDPad at level 1, MEM:1795.7M, EPOCH TIME: 1763637684.168612
[11/20 16:51:24     38s] CDPadU 0.825 -> 0.825. R=0.512, N=5551, GS=55.440
[11/20 16:51:24     38s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.023, MEM:1795.7M, EPOCH TIME: 1763637684.191885
[11/20 16:51:24     38s] OPERPROF: Starting npMain at level 1, MEM:1795.7M, EPOCH TIME: 1763637684.192390
[11/20 16:51:24     38s] OPERPROF:   Starting npPlace at level 2, MEM:1795.7M, EPOCH TIME: 1763637684.211630
[11/20 16:51:24     38s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.067, MEM:1795.7M, EPOCH TIME: 1763637684.278278
[11/20 16:51:24     38s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.091, MEM:1795.7M, EPOCH TIME: 1763637684.283737
[11/20 16:51:24     38s] Global placement CDP skipped at cutLevel 7.
[11/20 16:51:24     38s] Iteration  7: Total net bbox = 2.416e+05 (1.19e+05 1.23e+05)
[11/20 16:51:24     38s]               Est.  stn bbox = 3.082e+05 (1.53e+05 1.55e+05)
[11/20 16:51:24     38s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1795.7M
[11/20 16:51:24     38s] Iteration  8: Total net bbox = 2.416e+05 (1.19e+05 1.23e+05)
[11/20 16:51:24     38s]               Est.  stn bbox = 3.082e+05 (1.53e+05 1.55e+05)
[11/20 16:51:24     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1795.7M
[11/20 16:51:24     38s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1795.7M, EPOCH TIME: 1763637684.293017
[11/20 16:51:24     38s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:51:24     38s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1795.7M, EPOCH TIME: 1763637684.293394
[11/20 16:51:24     38s] OPERPROF: Starting npMain at level 1, MEM:1795.7M, EPOCH TIME: 1763637684.293775
[11/20 16:51:24     38s] OPERPROF:   Starting npPlace at level 2, MEM:1795.7M, EPOCH TIME: 1763637684.313094
[11/20 16:51:25     39s] OPERPROF:   Finished npPlace at level 2, CPU:1.250, REAL:1.242, MEM:1793.7M, EPOCH TIME: 1763637685.554765
[11/20 16:51:25     39s] OPERPROF: Finished npMain at level 1, CPU:1.270, REAL:1.266, MEM:1793.7M, EPOCH TIME: 1763637685.560275
[11/20 16:51:25     39s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1793.7M, EPOCH TIME: 1763637685.560741
[11/20 16:51:25     39s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:51:25     39s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1793.7M, EPOCH TIME: 1763637685.561119
[11/20 16:51:25     39s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1793.7M, EPOCH TIME: 1763637685.561223
[11/20 16:51:25     39s] Starting Early Global Route rough congestion estimation: mem = 1793.7M
[11/20 16:51:25     39s] (I)      ==================== Layers =====================
[11/20 16:51:25     39s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:25     39s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/20 16:51:25     39s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:25     39s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/20 16:51:25     39s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/20 16:51:25     39s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/20 16:51:25     39s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/20 16:51:25     39s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/20 16:51:25     39s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/20 16:51:25     39s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/20 16:51:25     39s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/20 16:51:25     39s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/20 16:51:25     39s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/20 16:51:25     39s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/20 16:51:25     39s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:25     39s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/20 16:51:25     39s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:25     39s] (I)      Started Import and model ( Curr Mem: 1793.71 MB )
[11/20 16:51:25     39s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:51:25     39s] (I)      == Non-default Options ==
[11/20 16:51:25     39s] (I)      Print mode                                         : 2
[11/20 16:51:25     39s] (I)      Stop if highly congested                           : false
[11/20 16:51:25     39s] (I)      Maximum routing layer                              : 6
[11/20 16:51:25     39s] (I)      Assign partition pins                              : false
[11/20 16:51:25     39s] (I)      Support large GCell                                : true
[11/20 16:51:25     39s] (I)      Number of threads                                  : 1
[11/20 16:51:25     39s] (I)      Number of rows per GCell                           : 6
[11/20 16:51:25     39s] (I)      Max num rows per GCell                             : 32
[11/20 16:51:25     39s] (I)      Method to set GCell size                           : row
[11/20 16:51:25     39s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/20 16:51:25     39s] (I)      Use row-based GCell size
[11/20 16:51:25     39s] (I)      Use row-based GCell align
[11/20 16:51:25     39s] (I)      layer 0 area = 0
[11/20 16:51:25     39s] (I)      layer 1 area = 0
[11/20 16:51:25     39s] (I)      layer 2 area = 0
[11/20 16:51:25     39s] (I)      layer 3 area = 0
[11/20 16:51:25     39s] (I)      layer 4 area = 0
[11/20 16:51:25     39s] (I)      layer 5 area = 0
[11/20 16:51:25     39s] (I)      GCell unit size   : 10080
[11/20 16:51:25     39s] (I)      GCell multiplier  : 6
[11/20 16:51:25     39s] (I)      GCell row height  : 10080
[11/20 16:51:25     39s] (I)      Actual row height : 10080
[11/20 16:51:25     39s] (I)      GCell align ref   : 670560 670880
[11/20 16:51:25     39s] [NR-eGR] Track table information for default rule: 
[11/20 16:51:25     39s] [NR-eGR] Metal1 has single uniform track structure
[11/20 16:51:25     39s] [NR-eGR] Metal2 has single uniform track structure
[11/20 16:51:25     39s] [NR-eGR] Metal3 has single uniform track structure
[11/20 16:51:25     39s] [NR-eGR] Metal4 has single uniform track structure
[11/20 16:51:25     39s] [NR-eGR] Metal5 has single uniform track structure
[11/20 16:51:25     39s] [NR-eGR] Metal6 has single uniform track structure
[11/20 16:51:25     39s] (I)      ================ Default via ================
[11/20 16:51:25     39s] (I)      +---+------------------+--------------------+
[11/20 16:51:25     39s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/20 16:51:25     39s] (I)      +---+------------------+--------------------+
[11/20 16:51:25     39s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/20 16:51:25     39s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/20 16:51:25     39s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/20 16:51:25     39s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/20 16:51:25     39s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/20 16:51:25     39s] (I)      +---+------------------+--------------------+
[11/20 16:51:25     39s] [NR-eGR] Read 4796 PG shapes
[11/20 16:51:25     39s] [NR-eGR] Read 0 clock shapes
[11/20 16:51:25     39s] [NR-eGR] Read 0 other shapes
[11/20 16:51:25     39s] [NR-eGR] #Routing Blockages  : 0
[11/20 16:51:25     39s] [NR-eGR] #Instance Blockages : 3227
[11/20 16:51:25     39s] [NR-eGR] #PG Blockages       : 4796
[11/20 16:51:25     39s] [NR-eGR] #Halo Blockages     : 0
[11/20 16:51:25     39s] [NR-eGR] #Boundary Blockages : 0
[11/20 16:51:25     39s] [NR-eGR] #Clock Blockages    : 0
[11/20 16:51:25     39s] [NR-eGR] #Other Blockages    : 0
[11/20 16:51:25     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 16:51:25     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 16:51:25     39s] [NR-eGR] Read 5905 nets ( ignored 0 )
[11/20 16:51:25     39s] (I)      early_global_route_priority property id does not exist.
[11/20 16:51:25     39s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/20 16:51:25     39s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/20 16:51:25     39s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/20 16:51:25     39s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/20 16:51:25     39s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/20 16:51:25     39s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/20 16:51:25     39s] (I)      Number of ignored nets                =      0
[11/20 16:51:25     39s] (I)      Number of connected nets              =      0
[11/20 16:51:25     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 16:51:25     39s] (I)      Number of clock nets                  =      6.  Ignored: No
[11/20 16:51:25     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 16:51:25     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 16:51:25     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 16:51:25     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 16:51:25     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 16:51:25     39s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/20 16:51:25     39s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/20 16:51:25     39s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[11/20 16:51:25     39s] (I)      Ndr track 0 does not exist
[11/20 16:51:25     39s] (I)      ---------------------Grid Graph Info--------------------
[11/20 16:51:25     39s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/20 16:51:25     39s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/20 16:51:25     39s] (I)      Site width          :  1320  (dbu)
[11/20 16:51:25     39s] (I)      Row height          : 10080  (dbu)
[11/20 16:51:25     39s] (I)      GCell row height    : 10080  (dbu)
[11/20 16:51:25     39s] (I)      GCell width         : 60480  (dbu)
[11/20 16:51:25     39s] (I)      GCell height        : 60480  (dbu)
[11/20 16:51:25     39s] (I)      Grid                :    50    50     6
[11/20 16:51:25     39s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/20 16:51:25     39s] (I)      Vertical capacity   :     0 60480     0 60480     0 60480
[11/20 16:51:25     39s] (I)      Horizontal capacity :     0     0 60480     0 60480     0
[11/20 16:51:25     39s] (I)      Default wire width  :   460   560   560   560   560   880
[11/20 16:51:25     39s] (I)      Default wire space  :   460   560   560   560   560   920
[11/20 16:51:25     39s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/20 16:51:25     39s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/20 16:51:25     39s] (I)      First track coord   :   560   660   560   660  1680   660
[11/20 16:51:25     39s] (I)      Num tracks per GCell: 65.74 45.82 54.00 45.82 27.00 22.91
[11/20 16:51:25     39s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/20 16:51:25     39s] (I)      Num of masks        :     1     1     1     1     1     1
[11/20 16:51:25     39s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/20 16:51:25     39s] (I)      --------------------------------------------------------
[11/20 16:51:25     39s] 
[11/20 16:51:25     39s] [NR-eGR] ============ Routing rule table ============
[11/20 16:51:25     39s] [NR-eGR] Rule id: 0  Nets: 5848
[11/20 16:51:25     39s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/20 16:51:25     39s] (I)                    Layer     2     3     4     5     6 
[11/20 16:51:25     39s] (I)                    Pitch  1320  1120  1320  2240  2640 
[11/20 16:51:25     39s] (I)             #Used tracks     1     1     1     1     1 
[11/20 16:51:25     39s] (I)       #Fully used tracks     1     1     1     1     1 
[11/20 16:51:25     39s] [NR-eGR] ========================================
[11/20 16:51:25     39s] [NR-eGR] 
[11/20 16:51:25     39s] (I)      =============== Blocked Tracks ===============
[11/20 16:51:25     39s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:25     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 16:51:25     39s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:25     39s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 16:51:25     39s] (I)      |     2 |  114550 |    72740 |        63.50% |
[11/20 16:51:25     39s] (I)      |     3 |  135000 |    85142 |        63.07% |
[11/20 16:51:25     39s] (I)      |     4 |  114550 |    76232 |        66.55% |
[11/20 16:51:25     39s] (I)      |     5 |   67500 |    37197 |        55.11% |
[11/20 16:51:25     39s] (I)      |     6 |   57300 |    32163 |        56.13% |
[11/20 16:51:25     39s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:25     39s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1793.71 MB )
[11/20 16:51:25     39s] (I)      Reset routing kernel
[11/20 16:51:25     39s] (I)      numLocalWires=19420  numGlobalNetBranches=5934  numLocalNetBranches=3785
[11/20 16:51:25     39s] (I)      totalPins=21649  totalGlobalPin=9182 (42.41%)
[11/20 16:51:25     39s] (I)      total 2D Cap : 217208 = (89845 H, 127363 V)
[11/20 16:51:25     39s] (I)      
[11/20 16:51:25     39s] (I)      ============  Phase 1a Route ============
[11/20 16:51:25     39s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[11/20 16:51:25     39s] (I)      Usage: 9819 = (4603 H, 5216 V) = (5.12% H, 4.10% V) = (1.392e+05um H, 1.577e+05um V)
[11/20 16:51:25     39s] (I)      
[11/20 16:51:25     39s] (I)      ============  Phase 1b Route ============
[11/20 16:51:25     39s] (I)      Usage: 9819 = (4603 H, 5216 V) = (5.12% H, 4.10% V) = (1.392e+05um H, 1.577e+05um V)
[11/20 16:51:25     39s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/20 16:51:25     39s] 
[11/20 16:51:25     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/20 16:51:25     39s] Finished Early Global Route rough congestion estimation: mem = 1793.7M
[11/20 16:51:25     39s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.034, MEM:1793.7M, EPOCH TIME: 1763637685.594827
[11/20 16:51:25     39s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/20 16:51:25     39s] OPERPROF: Starting CDPad at level 1, MEM:1793.7M, EPOCH TIME: 1763637685.594970
[11/20 16:51:25     39s] CDPadU 0.825 -> 0.825. R=0.512, N=5551, GS=30.240
[11/20 16:51:25     39s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.015, MEM:1793.7M, EPOCH TIME: 1763637685.609805
[11/20 16:51:25     39s] OPERPROF: Starting npMain at level 1, MEM:1793.7M, EPOCH TIME: 1763637685.610262
[11/20 16:51:25     39s] OPERPROF:   Starting npPlace at level 2, MEM:1793.7M, EPOCH TIME: 1763637685.629728
[11/20 16:51:25     39s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.038, MEM:1793.7M, EPOCH TIME: 1763637685.667373
[11/20 16:51:25     39s] OPERPROF: Finished npMain at level 1, CPU:0.070, REAL:0.063, MEM:1793.7M, EPOCH TIME: 1763637685.673406
[11/20 16:51:25     39s] Global placement CDP skipped at cutLevel 9.
[11/20 16:51:25     39s] Iteration  9: Total net bbox = 2.637e+05 (1.27e+05 1.37e+05)
[11/20 16:51:25     39s]               Est.  stn bbox = 3.355e+05 (1.63e+05 1.73e+05)
[11/20 16:51:25     39s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1793.7M
[11/20 16:51:25     39s] Iteration 10: Total net bbox = 2.637e+05 (1.27e+05 1.37e+05)
[11/20 16:51:25     39s]               Est.  stn bbox = 3.355e+05 (1.63e+05 1.73e+05)
[11/20 16:51:25     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1793.7M
[11/20 16:51:25     39s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1793.7M, EPOCH TIME: 1763637685.683187
[11/20 16:51:25     39s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:51:25     39s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1793.7M, EPOCH TIME: 1763637685.683547
[11/20 16:51:25     39s] OPERPROF: Starting npMain at level 1, MEM:1793.7M, EPOCH TIME: 1763637685.683938
[11/20 16:51:25     39s] OPERPROF:   Starting npPlace at level 2, MEM:1793.7M, EPOCH TIME: 1763637685.703808
[11/20 16:51:26     40s] OPERPROF:   Finished npPlace at level 2, CPU:1.120, REAL:1.121, MEM:1793.7M, EPOCH TIME: 1763637686.824854
[11/20 16:51:26     40s] OPERPROF: Finished npMain at level 1, CPU:1.150, REAL:1.147, MEM:1793.7M, EPOCH TIME: 1763637686.830453
[11/20 16:51:26     40s] Legalizing MH Cells... 0 / 0 (level 6)
[11/20 16:51:26     40s] No instances found in the vector
[11/20 16:51:26     40s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1793.7M, DRC: 0)
[11/20 16:51:26     40s] 0 (out of 0) MH cells were successfully legalized.
[11/20 16:51:26     40s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1793.7M, EPOCH TIME: 1763637686.848731
[11/20 16:51:26     40s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:51:26     40s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1793.7M, EPOCH TIME: 1763637686.849108
[11/20 16:51:26     40s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1793.7M, EPOCH TIME: 1763637686.849216
[11/20 16:51:26     40s] Starting Early Global Route rough congestion estimation: mem = 1793.7M
[11/20 16:51:26     40s] (I)      ==================== Layers =====================
[11/20 16:51:26     40s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:26     40s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/20 16:51:26     40s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:26     40s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/20 16:51:26     40s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/20 16:51:26     40s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/20 16:51:26     40s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/20 16:51:26     40s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/20 16:51:26     40s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/20 16:51:26     40s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/20 16:51:26     40s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/20 16:51:26     40s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/20 16:51:26     40s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/20 16:51:26     40s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/20 16:51:26     40s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:26     40s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/20 16:51:26     40s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:26     40s] (I)      Started Import and model ( Curr Mem: 1793.71 MB )
[11/20 16:51:26     40s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:51:26     40s] (I)      == Non-default Options ==
[11/20 16:51:26     40s] (I)      Print mode                                         : 2
[11/20 16:51:26     40s] (I)      Stop if highly congested                           : false
[11/20 16:51:26     40s] (I)      Maximum routing layer                              : 6
[11/20 16:51:26     40s] (I)      Assign partition pins                              : false
[11/20 16:51:26     40s] (I)      Support large GCell                                : true
[11/20 16:51:26     40s] (I)      Number of threads                                  : 1
[11/20 16:51:26     40s] (I)      Number of rows per GCell                           : 3
[11/20 16:51:26     40s] (I)      Max num rows per GCell                             : 32
[11/20 16:51:26     40s] (I)      Method to set GCell size                           : row
[11/20 16:51:26     40s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/20 16:51:26     40s] (I)      Use row-based GCell size
[11/20 16:51:26     40s] (I)      Use row-based GCell align
[11/20 16:51:26     40s] (I)      layer 0 area = 0
[11/20 16:51:26     40s] (I)      layer 1 area = 0
[11/20 16:51:26     40s] (I)      layer 2 area = 0
[11/20 16:51:26     40s] (I)      layer 3 area = 0
[11/20 16:51:26     40s] (I)      layer 4 area = 0
[11/20 16:51:26     40s] (I)      layer 5 area = 0
[11/20 16:51:26     40s] (I)      GCell unit size   : 10080
[11/20 16:51:26     40s] (I)      GCell multiplier  : 3
[11/20 16:51:26     40s] (I)      GCell row height  : 10080
[11/20 16:51:26     40s] (I)      Actual row height : 10080
[11/20 16:51:26     40s] (I)      GCell align ref   : 670560 670880
[11/20 16:51:26     40s] [NR-eGR] Track table information for default rule: 
[11/20 16:51:26     40s] [NR-eGR] Metal1 has single uniform track structure
[11/20 16:51:26     40s] [NR-eGR] Metal2 has single uniform track structure
[11/20 16:51:26     40s] [NR-eGR] Metal3 has single uniform track structure
[11/20 16:51:26     40s] [NR-eGR] Metal4 has single uniform track structure
[11/20 16:51:26     40s] [NR-eGR] Metal5 has single uniform track structure
[11/20 16:51:26     40s] [NR-eGR] Metal6 has single uniform track structure
[11/20 16:51:26     40s] (I)      ================ Default via ================
[11/20 16:51:26     40s] (I)      +---+------------------+--------------------+
[11/20 16:51:26     40s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/20 16:51:26     40s] (I)      +---+------------------+--------------------+
[11/20 16:51:26     40s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/20 16:51:26     40s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/20 16:51:26     40s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/20 16:51:26     40s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/20 16:51:26     40s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/20 16:51:26     40s] (I)      +---+------------------+--------------------+
[11/20 16:51:26     40s] [NR-eGR] Read 4796 PG shapes
[11/20 16:51:26     40s] [NR-eGR] Read 0 clock shapes
[11/20 16:51:26     40s] [NR-eGR] Read 0 other shapes
[11/20 16:51:26     40s] [NR-eGR] #Routing Blockages  : 0
[11/20 16:51:26     40s] [NR-eGR] #Instance Blockages : 3227
[11/20 16:51:26     40s] [NR-eGR] #PG Blockages       : 4796
[11/20 16:51:26     40s] [NR-eGR] #Halo Blockages     : 0
[11/20 16:51:26     40s] [NR-eGR] #Boundary Blockages : 0
[11/20 16:51:26     40s] [NR-eGR] #Clock Blockages    : 0
[11/20 16:51:26     40s] [NR-eGR] #Other Blockages    : 0
[11/20 16:51:26     40s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 16:51:26     40s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 16:51:26     40s] [NR-eGR] Read 5905 nets ( ignored 0 )
[11/20 16:51:26     40s] (I)      early_global_route_priority property id does not exist.
[11/20 16:51:26     40s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/20 16:51:26     40s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/20 16:51:26     40s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/20 16:51:26     40s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/20 16:51:26     40s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/20 16:51:26     40s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/20 16:51:26     40s] (I)      Number of ignored nets                =      0
[11/20 16:51:26     40s] (I)      Number of connected nets              =      0
[11/20 16:51:26     40s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 16:51:26     40s] (I)      Number of clock nets                  =      6.  Ignored: No
[11/20 16:51:26     40s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 16:51:26     40s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 16:51:26     40s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 16:51:26     40s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 16:51:26     40s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 16:51:26     40s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/20 16:51:26     40s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/20 16:51:26     40s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[11/20 16:51:26     40s] (I)      Ndr track 0 does not exist
[11/20 16:51:26     40s] (I)      ---------------------Grid Graph Info--------------------
[11/20 16:51:26     40s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/20 16:51:26     40s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/20 16:51:26     40s] (I)      Site width          :  1320  (dbu)
[11/20 16:51:26     40s] (I)      Row height          : 10080  (dbu)
[11/20 16:51:26     40s] (I)      GCell row height    : 10080  (dbu)
[11/20 16:51:26     40s] (I)      GCell width         : 30240  (dbu)
[11/20 16:51:26     40s] (I)      GCell height        : 30240  (dbu)
[11/20 16:51:26     40s] (I)      Grid                :   100   100     6
[11/20 16:51:26     40s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/20 16:51:26     40s] (I)      Vertical capacity   :     0 30240     0 30240     0 30240
[11/20 16:51:26     40s] (I)      Horizontal capacity :     0     0 30240     0 30240     0
[11/20 16:51:26     40s] (I)      Default wire width  :   460   560   560   560   560   880
[11/20 16:51:26     40s] (I)      Default wire space  :   460   560   560   560   560   920
[11/20 16:51:26     40s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/20 16:51:26     40s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/20 16:51:26     40s] (I)      First track coord   :   560   660   560   660  1680   660
[11/20 16:51:26     40s] (I)      Num tracks per GCell: 32.87 22.91 27.00 22.91 13.50 11.45
[11/20 16:51:26     40s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/20 16:51:26     40s] (I)      Num of masks        :     1     1     1     1     1     1
[11/20 16:51:26     40s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/20 16:51:26     40s] (I)      --------------------------------------------------------
[11/20 16:51:26     40s] 
[11/20 16:51:26     40s] [NR-eGR] ============ Routing rule table ============
[11/20 16:51:26     40s] [NR-eGR] Rule id: 0  Nets: 5848
[11/20 16:51:26     40s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/20 16:51:26     40s] (I)                    Layer     2     3     4     5     6 
[11/20 16:51:26     40s] (I)                    Pitch  1320  1120  1320  2240  2640 
[11/20 16:51:26     40s] (I)             #Used tracks     1     1     1     1     1 
[11/20 16:51:26     40s] (I)       #Fully used tracks     1     1     1     1     1 
[11/20 16:51:26     40s] [NR-eGR] ========================================
[11/20 16:51:26     40s] [NR-eGR] 
[11/20 16:51:26     40s] (I)      =============== Blocked Tracks ===============
[11/20 16:51:26     40s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:26     40s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 16:51:26     40s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:26     40s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 16:51:26     40s] (I)      |     2 |  229100 |   139569 |        60.92% |
[11/20 16:51:26     40s] (I)      |     3 |  270000 |   166594 |        61.70% |
[11/20 16:51:26     40s] (I)      |     4 |  229100 |   144910 |        63.25% |
[11/20 16:51:26     40s] (I)      |     5 |  135000 |    72880 |        53.99% |
[11/20 16:51:26     40s] (I)      |     6 |  114600 |    61651 |        53.80% |
[11/20 16:51:26     40s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:26     40s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1793.71 MB )
[11/20 16:51:26     40s] (I)      Reset routing kernel
[11/20 16:51:26     40s] (I)      numLocalWires=13094  numGlobalNetBranches=4421  numLocalNetBranches=2140
[11/20 16:51:26     40s] (I)      totalPins=21649  totalGlobalPin=13339 (61.61%)
[11/20 16:51:26     40s] (I)      total 2D Cap : 447477 = (185406 H, 262071 V)
[11/20 16:51:26     40s] (I)      
[11/20 16:51:26     40s] (I)      ============  Phase 1a Route ============
[11/20 16:51:26     40s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 2
[11/20 16:51:26     40s] (I)      Usage: 20191 = (9693 H, 10498 V) = (5.23% H, 4.01% V) = (1.466e+05um H, 1.587e+05um V)
[11/20 16:51:26     40s] (I)      
[11/20 16:51:26     40s] (I)      ============  Phase 1b Route ============
[11/20 16:51:26     40s] (I)      Usage: 20191 = (9693 H, 10498 V) = (5.23% H, 4.01% V) = (1.466e+05um H, 1.587e+05um V)
[11/20 16:51:26     40s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/20 16:51:26     40s] 
[11/20 16:51:26     40s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/20 16:51:26     40s] Finished Early Global Route rough congestion estimation: mem = 1793.7M
[11/20 16:51:26     40s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.048, MEM:1793.7M, EPOCH TIME: 1763637686.896849
[11/20 16:51:26     40s] earlyGlobalRoute rough estimation gcell size 3 row height
[11/20 16:51:26     40s] OPERPROF: Starting CDPad at level 1, MEM:1793.7M, EPOCH TIME: 1763637686.896998
[11/20 16:51:26     40s] CDPadU 0.825 -> 0.826. R=0.512, N=5551, GS=15.120
[11/20 16:51:26     40s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.020, MEM:1793.7M, EPOCH TIME: 1763637686.917384
[11/20 16:51:26     40s] OPERPROF: Starting npMain at level 1, MEM:1793.7M, EPOCH TIME: 1763637686.917834
[11/20 16:51:26     40s] OPERPROF:   Starting npPlace at level 2, MEM:1793.7M, EPOCH TIME: 1763637686.937218
[11/20 16:51:26     40s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.032, MEM:1793.7M, EPOCH TIME: 1763637686.968999
[11/20 16:51:26     40s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.057, MEM:1793.7M, EPOCH TIME: 1763637686.974369
[11/20 16:51:26     40s] Global placement CDP skipped at cutLevel 11.
[11/20 16:51:26     40s] Iteration 11: Total net bbox = 2.720e+05 (1.31e+05 1.41e+05)
[11/20 16:51:26     40s]               Est.  stn bbox = 3.450e+05 (1.67e+05 1.78e+05)
[11/20 16:51:26     40s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1793.7M
[11/20 16:51:26     40s] Iteration 12: Total net bbox = 2.720e+05 (1.31e+05 1.41e+05)
[11/20 16:51:26     40s]               Est.  stn bbox = 3.450e+05 (1.67e+05 1.78e+05)
[11/20 16:51:26     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1793.7M
[11/20 16:51:26     40s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1793.7M, EPOCH TIME: 1763637686.984358
[11/20 16:51:26     40s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:51:26     40s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1793.7M, EPOCH TIME: 1763637686.984708
[11/20 16:51:26     40s] Legalizing MH Cells... 0 / 0 (level 9)
[11/20 16:51:26     40s] No instances found in the vector
[11/20 16:51:26     40s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1793.7M, DRC: 0)
[11/20 16:51:26     40s] 0 (out of 0) MH cells were successfully legalized.
[11/20 16:51:26     40s] OPERPROF: Starting npMain at level 1, MEM:1793.7M, EPOCH TIME: 1763637686.985035
[11/20 16:51:27     40s] OPERPROF:   Starting npPlace at level 2, MEM:1793.7M, EPOCH TIME: 1763637687.004129
[11/20 16:51:31     45s] GP RA stats: MHOnly 0 nrInst 5551 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/20 16:51:32     46s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1795.7M, EPOCH TIME: 1763637692.318544
[11/20 16:51:32     46s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.010, REAL:0.006, MEM:1798.7M, EPOCH TIME: 1763637692.324747
[11/20 16:51:32     46s] OPERPROF:   Finished npPlace at level 2, CPU:5.350, REAL:5.321, MEM:1798.7M, EPOCH TIME: 1763637692.325217
[11/20 16:51:32     46s] OPERPROF: Finished npMain at level 1, CPU:5.380, REAL:5.346, MEM:1798.7M, EPOCH TIME: 1763637692.331177
[11/20 16:51:32     46s] Iteration 13: Total net bbox = 2.791e+05 (1.34e+05 1.45e+05)
[11/20 16:51:32     46s]               Est.  stn bbox = 3.501e+05 (1.70e+05 1.80e+05)
[11/20 16:51:32     46s]               cpu = 0:00:05.4 real = 0:00:06.0 mem = 1798.7M
[11/20 16:51:32     46s] Iteration 14: Total net bbox = 2.791e+05 (1.34e+05 1.45e+05)
[11/20 16:51:32     46s]               Est.  stn bbox = 3.501e+05 (1.70e+05 1.80e+05)
[11/20 16:51:32     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1798.7M
[11/20 16:51:32     46s] [adp] clock
[11/20 16:51:32     46s] [adp] weight, nr nets, wire length
[11/20 16:51:32     46s] [adp]      0        6  2466.932500
[11/20 16:51:32     46s] [adp] data
[11/20 16:51:32     46s] [adp] weight, nr nets, wire length
[11/20 16:51:32     46s] [adp]      0     5899  276655.882500
[11/20 16:51:32     46s] [adp] 0.000000|0.000000|0.000000
[11/20 16:51:32     46s] Iteration 15: Total net bbox = 2.791e+05 (1.34e+05 1.45e+05)
[11/20 16:51:32     46s]               Est.  stn bbox = 3.501e+05 (1.70e+05 1.80e+05)
[11/20 16:51:32     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1798.7M
[11/20 16:51:32     46s] Clear WL Bound Manager after Global Placement... 
[11/20 16:51:32     46s] Finished Global Placement (cpu=0:00:13.3, real=0:00:17.0, mem=1798.7M)
[11/20 16:51:32     46s] Keep Tdgp Graph and DB for later use
[11/20 16:51:32     46s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[11/20 16:51:32     46s] Saved padding area to DB
[11/20 16:51:32     46s] All LLGs are deleted
[11/20 16:51:32     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:51:32     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:32     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1798.7M, EPOCH TIME: 1763637692.351811
[11/20 16:51:32     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1798.7M, EPOCH TIME: 1763637692.352029
[11/20 16:51:32     46s] Solver runtime cpu: 0:00:10.4 real: 0:00:10.5
[11/20 16:51:32     46s] Core Placement runtime cpu: 0:00:13.1 real: 0:00:16.0
[11/20 16:51:32     46s] INFO: Running scanReorder auto flow in placeOpt
[11/20 16:51:32     46s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 16:51:32     46s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 16:51:32     46s] Found 0 hierarchical instance(s) in the file.
[11/20 16:51:32     46s] *** Scan Skip Mode Summary:
[11/20 16:51:32     46s] Start flexRegrouping ...
[11/20 16:51:32     46s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 16:51:32     46s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 16:51:32     46s] Start applying DEF ordered sections ...
[11/20 16:51:32     46s] Successfully applied all DEF ordered sections.
[11/20 16:51:32     46s] *** Scan Sanity Check Summary:
[11/20 16:51:32     46s] *** 2 scan chains passed sanity check.
[11/20 16:51:32     46s] INFO: Auto effort scan reorder.
[11/20 16:51:32     46s] *** Summary: Scan Reorder within scan chain
[11/20 16:51:32     46s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[11/20 16:51:32     46s] Successfully reordered 2 scan chains.
[11/20 16:51:32     46s] Initial total scan wire length:    31406.945 (floating:    30639.952)
[11/20 16:51:32     46s] Final   total scan wire length:    13113.830 (floating:    12346.837)
[11/20 16:51:32     46s] Improvement:    18293.115   percent 58.25 (floating improvement:    18293.115   percent 59.70)
[11/20 16:51:32     46s] Current max long connection 541.524
[11/20 16:51:32     46s] Base max long connection 541.524
[11/20 16:51:32     46s] Base total floating scan len 12346.837
[11/20 16:51:32     46s] *** End of ScanReorder (cpu=0:00:00.0, real=0:00:00.0, mem=1990.7M) ***
[11/20 16:51:32     46s] Running long connection bin pre-assignment, iteration 1
[11/20 16:51:32     46s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 16:51:32     46s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 16:51:32     46s] Start applying DEF ordered sections ...
[11/20 16:51:32     46s] Successfully applied all DEF ordered sections.
[11/20 16:51:32     46s] *** Scan Sanity Check Summary:
[11/20 16:51:32     46s] *** 2 scan chains passed sanity check.
[11/20 16:51:32     46s] INFO: Auto effort scan reorder.
[11/20 16:51:32     46s] *** Summary: Scan Reorder within scan chain
[11/20 16:51:32     46s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[11/20 16:51:32     46s] Successfully reordered 2 scan chains.
[11/20 16:51:32     46s] Initial total scan wire length:    13113.830 (floating:    12346.837)
[11/20 16:51:32     46s] Final   total scan wire length:    13113.830 (floating:    12346.837)
[11/20 16:51:32     46s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[11/20 16:51:32     46s] Current max long connection 541.524
[11/20 16:51:32     46s] From the base to this iteration, long connection reduced  0.00%, total floating scan length reduced  0.00%
[11/20 16:51:32     46s] *** End of ScanReorder (cpu=0:00:00.0, real=0:00:00.0, mem=1990.7M) ***
[11/20 16:51:32     46s] Running long connection bin pre-assignment, iteration 2
[11/20 16:51:32     46s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 16:51:32     46s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 16:51:32     46s] Start applying DEF ordered sections ...
[11/20 16:51:32     46s] Successfully applied all DEF ordered sections.
[11/20 16:51:32     46s] *** Scan Sanity Check Summary:
[11/20 16:51:32     46s] *** 2 scan chains passed sanity check.
[11/20 16:51:32     46s] INFO: Auto effort scan reorder.
[11/20 16:51:32     46s] *** Summary: Scan Reorder within scan chain
[11/20 16:51:32     46s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[11/20 16:51:32     46s] Successfully reordered 2 scan chains.
[11/20 16:51:32     46s] Initial total scan wire length:    13113.830 (floating:    12346.837)
[11/20 16:51:32     46s] Final   total scan wire length:    13113.830 (floating:    12346.837)
[11/20 16:51:32     46s] Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
[11/20 16:51:32     46s] Current max long connection 541.524
[11/20 16:51:32     46s] From the base to this iteration, long connection reduced  0.00%, total floating scan length reduced  0.00%
[11/20 16:51:32     46s] The best result is iteration 1
[11/20 16:51:32     46s] *** End of ScanReorder (cpu=0:00:00.0, real=0:00:00.0, mem=1990.7M) ***
[11/20 16:51:32     46s] Finished flexRegrouping
[11/20 16:51:32     46s] *** Summary: Scan Reorder within scan chain
[11/20 16:51:32     46s] Initial total scan wire length:    31406.945 (floating:    30639.952)
[11/20 16:51:32     46s] Final   total scan wire length:    13113.830 (floating:    12346.837)
[11/20 16:51:32     46s] Improvement:    18293.115   percent 58.25 (floating improvement:    18293.115   percent 59.70)
[11/20 16:51:32     46s] Initial scan reorder max long connection:      702.137
[11/20 16:51:32     46s] Final   scan reorder max long connection:      541.524
[11/20 16:51:32     46s] Improvement:      160.612   percent 22.87
[11/20 16:51:32     46s] Total net length = 2.794e+05 (1.346e+05 1.448e+05) (ext = 0.000e+00)
[11/20 16:51:32     46s] *** End of ScanReorder (cpu=0:00:00.1, real=0:00:00.0, mem=1990.7M) ***
[11/20 16:51:32     46s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1990.7M, EPOCH TIME: 1763637692.555195
[11/20 16:51:32     46s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1990.7M, EPOCH TIME: 1763637692.555259
[11/20 16:51:32     46s] Processing tracks to init pin-track alignment.
[11/20 16:51:32     46s] z: 2, totalTracks: 1
[11/20 16:51:32     46s] z: 4, totalTracks: 1
[11/20 16:51:32     46s] z: 6, totalTracks: 1
[11/20 16:51:32     46s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:51:32     46s] All LLGs are deleted
[11/20 16:51:32     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:32     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:32     46s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1990.7M, EPOCH TIME: 1763637692.558864
[11/20 16:51:32     46s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1990.7M, EPOCH TIME: 1763637692.559081
[11/20 16:51:32     46s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1990.7M, EPOCH TIME: 1763637692.560343
[11/20 16:51:32     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:32     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:32     46s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1990.7M, EPOCH TIME: 1763637692.560560
[11/20 16:51:32     46s] Max number of tech site patterns supported in site array is 256.
[11/20 16:51:32     46s] Core basic site is tsm3site
[11/20 16:51:32     46s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1990.7M, EPOCH TIME: 1763637692.567500
[11/20 16:51:32     46s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:51:32     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:51:32     46s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:1990.7M, EPOCH TIME: 1763637692.568042
[11/20 16:51:32     46s] Fast DP-INIT is on for default
[11/20 16:51:32     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:51:32     46s] Atter site array init, number of instance map data is 0.
[11/20 16:51:32     46s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1990.7M, EPOCH TIME: 1763637692.570753
[11/20 16:51:32     46s] 
[11/20 16:51:32     46s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:32     46s] # Found 3 fixed insts to be non-legal.
[11/20 16:51:32     46s] OPERPROF:       Starting CMU at level 4, MEM:1990.7M, EPOCH TIME: 1763637692.599422
[11/20 16:51:32     46s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.032, MEM:1990.7M, EPOCH TIME: 1763637692.631435
[11/20 16:51:32     46s] 
[11/20 16:51:32     46s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:51:32     46s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.072, MEM:1990.7M, EPOCH TIME: 1763637692.632088
[11/20 16:51:32     46s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1990.7M, EPOCH TIME: 1763637692.632132
[11/20 16:51:32     46s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1990.7M, EPOCH TIME: 1763637692.632169
[11/20 16:51:32     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1990.7MB).
[11/20 16:51:32     46s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.079, MEM:1990.7M, EPOCH TIME: 1763637692.634466
[11/20 16:51:32     46s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.079, MEM:1990.7M, EPOCH TIME: 1763637692.634504
[11/20 16:51:32     46s] TDRefine: refinePlace mode is spiral
[11/20 16:51:32     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3364.1
[11/20 16:51:32     46s] OPERPROF: Starting RefinePlace at level 1, MEM:1990.7M, EPOCH TIME: 1763637692.651274
[11/20 16:51:32     46s] *** Starting refinePlace (0:00:46.2 mem=1990.7M) ***
[11/20 16:51:32     46s] Total net bbox length = 2.838e+05 (1.373e+05 1.465e+05) (ext = 2.698e+04)
[11/20 16:51:32     46s] 
[11/20 16:51:32     46s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:32     46s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:51:32     46s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1990.7M, EPOCH TIME: 1763637692.682297
[11/20 16:51:32     46s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1990.7M, EPOCH TIME: 1763637692.682749
[11/20 16:51:32     46s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:51:32     46s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:51:32     46s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1990.7M, EPOCH TIME: 1763637692.726290
[11/20 16:51:32     46s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1990.7M, EPOCH TIME: 1763637692.726777
[11/20 16:51:32     46s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1990.7M, EPOCH TIME: 1763637692.726827
[11/20 16:51:32     46s] Starting refinePlace ...
[11/20 16:51:32     46s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:51:32     46s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:51:32     46s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1990.7M, EPOCH TIME: 1763637692.863823
[11/20 16:51:32     46s] DDP initSite1 nrRow 167 nrJob 167
[11/20 16:51:32     46s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1990.7M, EPOCH TIME: 1763637692.863906
[11/20 16:51:32     46s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1990.7M, EPOCH TIME: 1763637692.864086
[11/20 16:51:32     46s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1990.7M, EPOCH TIME: 1763637692.864122
[11/20 16:51:32     46s] DDP markSite nrRow 167 nrJob 167
[11/20 16:51:32     46s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1990.7M, EPOCH TIME: 1763637692.864530
[11/20 16:51:32     46s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1990.7M, EPOCH TIME: 1763637692.864573
[11/20 16:51:32     46s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/20 16:51:32     46s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1990.7M, EPOCH TIME: 1763637692.870059
[11/20 16:51:32     46s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1990.7M, EPOCH TIME: 1763637692.870097
[11/20 16:51:32     46s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.001, MEM:1990.7M, EPOCH TIME: 1763637692.871234
[11/20 16:51:32     46s] ** Cut row section cpu time 0:00:00.0.
[11/20 16:51:32     46s]  ** Cut row section real time 0:00:00.0.
[11/20 16:51:32     46s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.001, MEM:1990.7M, EPOCH TIME: 1763637692.871295
[11/20 16:51:32     46s]   Spread Effort: high, standalone mode, useDDP on.
[11/20 16:51:32     46s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1990.7MB) @(0:00:46.3 - 0:00:46.3).
[11/20 16:51:32     46s] Move report: preRPlace moves 5551 insts, mean move: 0.22 um, max move: 7.12 um 
[11/20 16:51:32     46s] 	Max move on inst (DTMF_INST/TDSP_CORE_INST/MPY_32_INST/M16X16_INST/i_195): (399.87, 1124.75) --> (403.92, 1121.68)
[11/20 16:51:32     46s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: AND2X1
[11/20 16:51:32     46s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:51:32     46s] Placement tweakage begins.
[11/20 16:51:32     46s] wire length = 3.368e+05
[11/20 16:51:33     46s] wire length = 3.284e+05
[11/20 16:51:33     46s] Placement tweakage ends.
[11/20 16:51:33     46s] Move report: tweak moves 750 insts, mean move: 8.46 um, max move: 45.72 um 
[11/20 16:51:33     46s] 	Max move on inst (DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0): (607.86, 658.00) --> (572.22, 668.08)
[11/20 16:51:33     46s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:01.0, mem=1998.7MB) @(0:00:46.3 - 0:00:46.6).
[11/20 16:51:33     46s] 
[11/20 16:51:33     46s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/20 16:51:33     46s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/20 16:51:33     46s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:51:33     46s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:51:33     46s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2014.7MB) @(0:00:46.6 - 0:00:46.7).
[11/20 16:51:33     46s] Move report: Detail placement moves 5551 insts, mean move: 1.33 um, max move: 45.60 um 
[11/20 16:51:33     46s] 	Max move on inst (DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0): (607.75, 658.01) --> (572.22, 668.08)
[11/20 16:51:33     46s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2014.7MB
[11/20 16:51:33     46s] Statistics of distance of Instance movement in refine placement:
[11/20 16:51:33     46s]   maximum (X+Y) =        45.60 um
[11/20 16:51:33     46s]   inst (DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0) with max move: (607.75, 658.01) -> (572.22, 668.08)
[11/20 16:51:33     46s]   mean    (X+Y) =         1.33 um
[11/20 16:51:33     46s] Summary Report:
[11/20 16:51:33     46s] Instances move: 5551 (out of 5551 movable)
[11/20 16:51:33     46s] Instances flipped: 0
[11/20 16:51:33     46s] Mean displacement: 1.33 um
[11/20 16:51:33     46s] Max displacement: 45.60 um (Instance: DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/sel_op_a_reg_0) (607.75, 658.01) -> (572.22, 668.08)
[11/20 16:51:33     46s] 	Length: 27 sites, height: 1 rows, site name: tsm3site, cell type: SEDFFX1
[11/20 16:51:33     46s] Total instances moved : 5551
[11/20 16:51:33     46s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.470, REAL:0.834, MEM:2014.7M, EPOCH TIME: 1763637693.560360
[11/20 16:51:33     46s] Total net bbox length = 2.763e+05 (1.298e+05 1.464e+05) (ext = 2.696e+04)
[11/20 16:51:33     46s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2014.7MB
[11/20 16:51:33     46s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2014.7MB) @(0:00:46.2 - 0:00:46.7).
[11/20 16:51:33     46s] *** Finished refinePlace (0:00:46.7 mem=2014.7M) ***
[11/20 16:51:33     46s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3364.1
[11/20 16:51:33     46s] OPERPROF: Finished RefinePlace at level 1, CPU:0.480, REAL:0.911, MEM:2014.7M, EPOCH TIME: 1763637693.561974
[11/20 16:51:33     46s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2014.7M, EPOCH TIME: 1763637693.562019
[11/20 16:51:33     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5719).
[11/20 16:51:33     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:33     46s] All LLGs are deleted
[11/20 16:51:33     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:33     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:33     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2014.7M, EPOCH TIME: 1763637693.565468
[11/20 16:51:33     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2014.7M, EPOCH TIME: 1763637693.565675
[11/20 16:51:33     46s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:1813.7M, EPOCH TIME: 1763637693.568167
[11/20 16:51:33     46s] *** Finished Initial Placement (cpu=0:00:14.0, real=0:00:18.0, mem=1813.7M) ***
[11/20 16:51:33     46s] Processing tracks to init pin-track alignment.
[11/20 16:51:33     46s] z: 2, totalTracks: 1
[11/20 16:51:33     46s] z: 4, totalTracks: 1
[11/20 16:51:33     46s] z: 6, totalTracks: 1
[11/20 16:51:33     46s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:51:33     46s] All LLGs are deleted
[11/20 16:51:33     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:33     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:33     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1813.7M, EPOCH TIME: 1763637693.571806
[11/20 16:51:33     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1813.7M, EPOCH TIME: 1763637693.572018
[11/20 16:51:33     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1813.7M, EPOCH TIME: 1763637693.572777
[11/20 16:51:33     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:33     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:33     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1813.7M, EPOCH TIME: 1763637693.572908
[11/20 16:51:33     46s] Max number of tech site patterns supported in site array is 256.
[11/20 16:51:33     46s] Core basic site is tsm3site
[11/20 16:51:33     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1813.7M, EPOCH TIME: 1763637693.579928
[11/20 16:51:33     46s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:51:33     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:51:33     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1813.7M, EPOCH TIME: 1763637693.580579
[11/20 16:51:33     46s] Fast DP-INIT is on for default
[11/20 16:51:33     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:51:33     46s] Atter site array init, number of instance map data is 0.
[11/20 16:51:33     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1813.7M, EPOCH TIME: 1763637693.583332
[11/20 16:51:33     46s] 
[11/20 16:51:33     46s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:33     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:1813.7M, EPOCH TIME: 1763637693.585114
[11/20 16:51:33     46s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1813.7M, EPOCH TIME: 1763637693.586564
[11/20 16:51:33     46s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1813.7M, EPOCH TIME: 1763637693.593943
[11/20 16:51:33     46s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.002, MEM:1813.7M, EPOCH TIME: 1763637693.595995
[11/20 16:51:33     46s] default core: bins with density > 0.750 = 58.13 % ( 168 / 289 )
[11/20 16:51:33     46s] Density distribution unevenness ratio = 14.951%
[11/20 16:51:33     46s] Density distribution unevenness ratio (U70) = 14.951%
[11/20 16:51:33     46s] Density distribution unevenness ratio (U80) = 14.469%
[11/20 16:51:33     46s] Density distribution unevenness ratio (U90) = 7.185%
[11/20 16:51:33     46s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.009, MEM:1813.7M, EPOCH TIME: 1763637693.596060
[11/20 16:51:33     46s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1813.7M, EPOCH TIME: 1763637693.596094
[11/20 16:51:33     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:51:33     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:33     46s] All LLGs are deleted
[11/20 16:51:33     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:33     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:33     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1813.7M, EPOCH TIME: 1763637693.598943
[11/20 16:51:33     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1813.7M, EPOCH TIME: 1763637693.599134
[11/20 16:51:33     46s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:1813.7M, EPOCH TIME: 1763637693.599847
[11/20 16:51:33     46s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/20 16:51:33     46s] 
[11/20 16:51:33     46s] *** Start incrementalPlace ***
[11/20 16:51:33     46s] User Input Parameters:
[11/20 16:51:33     46s] - Congestion Driven    : On
[11/20 16:51:33     46s] - Timing Driven        : On
[11/20 16:51:33     46s] - Area-Violation Based : On
[11/20 16:51:33     46s] - Start Rollback Level : -5
[11/20 16:51:33     46s] - Legalized            : On
[11/20 16:51:33     46s] - Window Based         : Off
[11/20 16:51:33     46s] - eDen incr mode       : Off
[11/20 16:51:33     46s] - Small incr mode      : Off
[11/20 16:51:33     46s] 
[11/20 16:51:33     46s] No Views given, use default active views for adaptive view pruning
[11/20 16:51:33     46s] SKP will enable view:
[11/20 16:51:33     46s]   dtmf_view_setup
[11/20 16:51:33     46s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1815.7M, EPOCH TIME: 1763637693.785295
[11/20 16:51:34     46s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.030, REAL:0.548, MEM:1815.7M, EPOCH TIME: 1763637694.333385
[11/20 16:51:34     46s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1815.7M, EPOCH TIME: 1763637694.333457
[11/20 16:51:34     46s] Starting Early Global Route congestion estimation: mem = 1815.7M
[11/20 16:51:34     46s] (I)      ==================== Layers =====================
[11/20 16:51:34     46s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:34     46s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/20 16:51:34     46s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:34     46s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/20 16:51:34     46s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/20 16:51:34     46s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/20 16:51:34     46s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/20 16:51:34     46s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/20 16:51:34     46s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/20 16:51:34     46s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/20 16:51:34     46s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/20 16:51:34     46s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/20 16:51:34     46s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/20 16:51:34     46s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/20 16:51:34     46s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:34     46s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/20 16:51:34     46s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:34     46s] (I)      Started Import and model ( Curr Mem: 1815.72 MB )
[11/20 16:51:34     46s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:51:34     46s] (I)      == Non-default Options ==
[11/20 16:51:34     46s] (I)      Maximum routing layer                              : 6
[11/20 16:51:34     46s] (I)      Number of threads                                  : 1
[11/20 16:51:34     46s] (I)      Use non-blocking free Dbs wires                    : false
[11/20 16:51:34     46s] (I)      Method to set GCell size                           : row
[11/20 16:51:34     46s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/20 16:51:34     46s] (I)      Use row-based GCell size
[11/20 16:51:34     46s] (I)      Use row-based GCell align
[11/20 16:51:34     46s] (I)      layer 0 area = 0
[11/20 16:51:34     46s] (I)      layer 1 area = 0
[11/20 16:51:34     46s] (I)      layer 2 area = 0
[11/20 16:51:34     46s] (I)      layer 3 area = 0
[11/20 16:51:34     46s] (I)      layer 4 area = 0
[11/20 16:51:34     46s] (I)      layer 5 area = 0
[11/20 16:51:34     46s] (I)      GCell unit size   : 10080
[11/20 16:51:34     46s] (I)      GCell multiplier  : 1
[11/20 16:51:34     46s] (I)      GCell row height  : 10080
[11/20 16:51:34     46s] (I)      Actual row height : 10080
[11/20 16:51:34     46s] (I)      GCell align ref   : 670560 670880
[11/20 16:51:34     46s] [NR-eGR] Track table information for default rule: 
[11/20 16:51:34     46s] [NR-eGR] Metal1 has single uniform track structure
[11/20 16:51:34     46s] [NR-eGR] Metal2 has single uniform track structure
[11/20 16:51:34     46s] [NR-eGR] Metal3 has single uniform track structure
[11/20 16:51:34     46s] [NR-eGR] Metal4 has single uniform track structure
[11/20 16:51:34     46s] [NR-eGR] Metal5 has single uniform track structure
[11/20 16:51:34     46s] [NR-eGR] Metal6 has single uniform track structure
[11/20 16:51:34     46s] (I)      ================ Default via ================
[11/20 16:51:34     46s] (I)      +---+------------------+--------------------+
[11/20 16:51:34     46s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/20 16:51:34     46s] (I)      +---+------------------+--------------------+
[11/20 16:51:34     46s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/20 16:51:34     46s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/20 16:51:34     46s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/20 16:51:34     46s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/20 16:51:34     46s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/20 16:51:34     46s] (I)      +---+------------------+--------------------+
[11/20 16:51:34     46s] [NR-eGR] Read 4796 PG shapes
[11/20 16:51:34     46s] [NR-eGR] Read 0 clock shapes
[11/20 16:51:34     46s] [NR-eGR] Read 0 other shapes
[11/20 16:51:34     46s] [NR-eGR] #Routing Blockages  : 0
[11/20 16:51:34     46s] [NR-eGR] #Instance Blockages : 3227
[11/20 16:51:34     46s] [NR-eGR] #PG Blockages       : 4796
[11/20 16:51:34     46s] [NR-eGR] #Halo Blockages     : 0
[11/20 16:51:34     46s] [NR-eGR] #Boundary Blockages : 0
[11/20 16:51:34     46s] [NR-eGR] #Clock Blockages    : 0
[11/20 16:51:34     46s] [NR-eGR] #Other Blockages    : 0
[11/20 16:51:34     46s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 16:51:34     46s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 16:51:34     46s] [NR-eGR] Read 5918 nets ( ignored 0 )
[11/20 16:51:34     46s] (I)      early_global_route_priority property id does not exist.
[11/20 16:51:34     46s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/20 16:51:34     46s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/20 16:51:34     46s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/20 16:51:34     46s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/20 16:51:34     46s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/20 16:51:34     46s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/20 16:51:34     46s] (I)      Number of ignored nets                =      0
[11/20 16:51:34     46s] (I)      Number of connected nets              =      0
[11/20 16:51:34     46s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 16:51:34     46s] (I)      Number of clock nets                  =      6.  Ignored: No
[11/20 16:51:34     46s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 16:51:34     46s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 16:51:34     46s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 16:51:34     46s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 16:51:34     46s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 16:51:34     46s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/20 16:51:34     46s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/20 16:51:34     46s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[11/20 16:51:34     46s] (I)      Ndr track 0 does not exist
[11/20 16:51:34     46s] (I)      ---------------------Grid Graph Info--------------------
[11/20 16:51:34     46s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/20 16:51:34     46s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/20 16:51:34     46s] (I)      Site width          :  1320  (dbu)
[11/20 16:51:34     46s] (I)      Row height          : 10080  (dbu)
[11/20 16:51:34     46s] (I)      GCell row height    : 10080  (dbu)
[11/20 16:51:34     46s] (I)      GCell width         : 10080  (dbu)
[11/20 16:51:34     46s] (I)      GCell height        : 10080  (dbu)
[11/20 16:51:34     46s] (I)      Grid                :   300   300     6
[11/20 16:51:34     46s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/20 16:51:34     46s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[11/20 16:51:34     46s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[11/20 16:51:34     46s] (I)      Default wire width  :   460   560   560   560   560   880
[11/20 16:51:34     46s] (I)      Default wire space  :   460   560   560   560   560   920
[11/20 16:51:34     46s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/20 16:51:34     46s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/20 16:51:34     46s] (I)      First track coord   :   560   660   560   660  1680   660
[11/20 16:51:34     46s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  4.50  3.82
[11/20 16:51:34     46s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/20 16:51:34     46s] (I)      Num of masks        :     1     1     1     1     1     1
[11/20 16:51:34     46s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/20 16:51:34     46s] (I)      --------------------------------------------------------
[11/20 16:51:34     46s] 
[11/20 16:51:34     46s] [NR-eGR] ============ Routing rule table ============
[11/20 16:51:34     46s] [NR-eGR] Rule id: 0  Nets: 5861
[11/20 16:51:34     46s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/20 16:51:34     46s] (I)                    Layer     2     3     4     5     6 
[11/20 16:51:34     46s] (I)                    Pitch  1320  1120  1320  2240  2640 
[11/20 16:51:34     46s] (I)             #Used tracks     1     1     1     1     1 
[11/20 16:51:34     46s] (I)       #Fully used tracks     1     1     1     1     1 
[11/20 16:51:34     46s] [NR-eGR] ========================================
[11/20 16:51:34     46s] [NR-eGR] 
[11/20 16:51:34     46s] (I)      =============== Blocked Tracks ===============
[11/20 16:51:34     46s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:34     46s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 16:51:34     46s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:34     46s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 16:51:34     46s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/20 16:51:34     46s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/20 16:51:34     46s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/20 16:51:34     46s] (I)      |     5 |  405000 |   204664 |        50.53% |
[11/20 16:51:34     46s] (I)      |     6 |  343800 |   173509 |        50.47% |
[11/20 16:51:34     46s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:34     46s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1822.78 MB )
[11/20 16:51:34     46s] (I)      Reset routing kernel
[11/20 16:51:34     46s] (I)      Started Global Routing ( Curr Mem: 1822.78 MB )
[11/20 16:51:34     46s] (I)      totalPins=22200  totalGlobalPin=22072 (99.42%)
[11/20 16:51:34     46s] (I)      total 2D Cap : 1355492 = (562588 H, 792904 V)
[11/20 16:51:34     46s] [NR-eGR] Layer group 1: route 5861 net(s) in layer range [2, 6]
[11/20 16:51:34     46s] (I)      
[11/20 16:51:34     46s] (I)      ============  Phase 1a Route ============
[11/20 16:51:34     46s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[11/20 16:51:34     46s] (I)      Usage: 62908 = (29694 H, 33214 V) = (5.28% H, 4.19% V) = (1.497e+05um H, 1.674e+05um V)
[11/20 16:51:34     46s] (I)      
[11/20 16:51:34     46s] (I)      ============  Phase 1b Route ============
[11/20 16:51:34     46s] (I)      Usage: 62915 = (29698 H, 33217 V) = (5.28% H, 4.19% V) = (1.497e+05um H, 1.674e+05um V)
[11/20 16:51:34     46s] (I)      Overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.170916e+05um
[11/20 16:51:34     46s] (I)      Congestion metric : 0.01%H 0.02%V, 0.03%HV
[11/20 16:51:34     46s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 16:51:34     46s] (I)      
[11/20 16:51:34     46s] (I)      ============  Phase 1c Route ============
[11/20 16:51:34     46s] (I)      Level2 Grid: 60 x 60
[11/20 16:51:34     46s] (I)      Usage: 62915 = (29698 H, 33217 V) = (5.28% H, 4.19% V) = (1.497e+05um H, 1.674e+05um V)
[11/20 16:51:34     46s] (I)      
[11/20 16:51:34     46s] (I)      ============  Phase 1d Route ============
[11/20 16:51:34     46s] (I)      Usage: 62936 = (29714 H, 33222 V) = (5.28% H, 4.19% V) = (1.498e+05um H, 1.674e+05um V)
[11/20 16:51:34     46s] (I)      
[11/20 16:51:34     46s] (I)      ============  Phase 1e Route ============
[11/20 16:51:34     46s] (I)      Usage: 62936 = (29714 H, 33222 V) = (5.28% H, 4.19% V) = (1.498e+05um H, 1.674e+05um V)
[11/20 16:51:34     46s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.171974e+05um
[11/20 16:51:34     46s] (I)      
[11/20 16:51:34     46s] (I)      ============  Phase 1l Route ============
[11/20 16:51:34     46s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 16:51:34     46s] (I)      Layer  2:     316851     27582        10      335633      349348    (49.00%) 
[11/20 16:51:34     46s] (I)      Layer  3:     355537     26252         1      415395      391905    (51.45%) 
[11/20 16:51:34     46s] (I)      Layer  4:     300731      9106         7      346324      338657    (50.56%) 
[11/20 16:51:34     46s] (I)      Layer  5:     206893      4520         7      176872      226778    (43.82%) 
[11/20 16:51:34     46s] (I)      Layer  6:     175576      4813         6      150734      191757    (44.01%) 
[11/20 16:51:34     46s] (I)      Total:       1355588     72273        31     1424958     1498443    (48.74%) 
[11/20 16:51:34     46s] (I)      
[11/20 16:51:34     46s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 16:51:34     46s] [NR-eGR]                        OverCon            
[11/20 16:51:34     46s] [NR-eGR]                         #Gcell     %Gcell
[11/20 16:51:34     46s] [NR-eGR]        Layer             (1-2)    OverCon
[11/20 16:51:34     46s] [NR-eGR] ----------------------------------------------
[11/20 16:51:34     46s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/20 16:51:34     46s] [NR-eGR]  Metal2 ( 2)         9( 0.02%)   ( 0.02%) 
[11/20 16:51:34     46s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[11/20 16:51:34     46s] [NR-eGR]  Metal4 ( 4)         7( 0.02%)   ( 0.02%) 
[11/20 16:51:34     46s] [NR-eGR]  Metal5 ( 5)         7( 0.01%)   ( 0.01%) 
[11/20 16:51:34     46s] [NR-eGR]  Metal6 ( 6)         6( 0.01%)   ( 0.01%) 
[11/20 16:51:34     46s] [NR-eGR] ----------------------------------------------
[11/20 16:51:34     46s] [NR-eGR]        Total        30( 0.01%)   ( 0.01%) 
[11/20 16:51:34     46s] [NR-eGR] 
[11/20 16:51:34     46s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.15 sec, Curr Mem: 1825.65 MB )
[11/20 16:51:34     46s] (I)      total 2D Cap : 1361718 = (564967 H, 796751 V)
[11/20 16:51:34     46s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[11/20 16:51:34     46s] Early Global Route congestion estimation runtime: 0.21 seconds, mem = 1825.7M
[11/20 16:51:34     46s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.150, REAL:0.207, MEM:1825.7M, EPOCH TIME: 1763637694.540110
[11/20 16:51:34     46s] OPERPROF: Starting HotSpotCal at level 1, MEM:1825.7M, EPOCH TIME: 1763637694.540150
[11/20 16:51:34     46s] [hotspot] +------------+---------------+---------------+
[11/20 16:51:34     46s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 16:51:34     46s] [hotspot] +------------+---------------+---------------+
[11/20 16:51:34     46s] [hotspot] | normalized |          0.00 |          0.00 |
[11/20 16:51:34     46s] [hotspot] +------------+---------------+---------------+
[11/20 16:51:34     46s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/20 16:51:34     46s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/20 16:51:34     46s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.091, MEM:1825.7M, EPOCH TIME: 1763637694.630756
[11/20 16:51:34     46s] Skipped repairing congestion.
[11/20 16:51:34     46s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1825.7M, EPOCH TIME: 1763637694.675638
[11/20 16:51:34     46s] Starting Early Global Route wiring: mem = 1825.7M
[11/20 16:51:34     46s] (I)      ============= Track Assignment ============
[11/20 16:51:34     46s] (I)      Started Track Assignment (1T) ( Curr Mem: 1825.65 MB )
[11/20 16:51:34     46s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/20 16:51:34     46s] (I)      Run Multi-thread track assignment
[11/20 16:51:34     47s] (I)      Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.22 sec, Curr Mem: 1825.65 MB )
[11/20 16:51:34     47s] (I)      Started Export ( Curr Mem: 1825.65 MB )
[11/20 16:51:34     47s] [NR-eGR]                 Length (um)   Vias 
[11/20 16:51:34     47s] [NR-eGR] -----------------------------------
[11/20 16:51:34     47s] [NR-eGR]  Metal1  (1H)             0  22033 
[11/20 16:51:34     47s] [NR-eGR]  Metal2  (2V)        104555  32120 
[11/20 16:51:34     47s] [NR-eGR]  Metal3  (3H)        132519   2677 
[11/20 16:51:34     47s] [NR-eGR]  Metal4  (4V)         45165    535 
[11/20 16:51:34     47s] [NR-eGR]  Metal5  (5H)         22155    292 
[11/20 16:51:34     47s] [NR-eGR]  Metal6  (6V)         24644      0 
[11/20 16:51:34     47s] [NR-eGR] -----------------------------------
[11/20 16:51:34     47s] [NR-eGR]          Total       329039  57657 
[11/20 16:51:34     47s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:51:34     47s] [NR-eGR] Total half perimeter of net bounding box: 276289um
[11/20 16:51:34     47s] [NR-eGR] Total length: 329039um, number of vias: 57657
[11/20 16:51:34     47s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:51:34     47s] [NR-eGR] Total eGR-routed clock nets wire length: 7448um, number of vias: 1549
[11/20 16:51:34     47s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:51:35     47s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.18 sec, Curr Mem: 1825.65 MB )
[11/20 16:51:35     47s] Early Global Route wiring runtime: 0.45 seconds, mem = 1825.7M
[11/20 16:51:35     47s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.120, REAL:0.450, MEM:1825.7M, EPOCH TIME: 1763637695.125873
[11/20 16:51:35     47s] 0 delay mode for cte disabled.
[11/20 16:51:35     47s] SKP cleared!
[11/20 16:51:35     47s] 
[11/20 16:51:35     47s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:02.0)***
[11/20 16:51:35     47s] Tdgp not successfully inited but do clear! skip clearing
[11/20 16:51:35     47s] **placeDesign ... cpu = 0: 0:15, real = 0: 0:24, mem = 1818.7M **
[11/20 16:51:37     47s] AAE DB initialization (MEM=1841.55 CPU=0:00:00.0 REAL=0:00:01.0) 
[11/20 16:51:37     47s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/20 16:51:37     47s] VSMManager cleared!
[11/20 16:51:37     47s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:15.6/0:00:26.2 (0.6), totSession cpu/real = 0:00:47.6/0:05:56.0 (0.1), mem = 1841.6M
[11/20 16:51:37     47s] 
[11/20 16:51:37     47s] =============================================================================================
[11/20 16:51:37     47s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[11/20 16:51:37     47s] =============================================================================================
[11/20 16:51:37     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:51:37     47s] ---------------------------------------------------------------------------------------------
[11/20 16:51:37     47s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[11/20 16:51:37     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:51:37     47s] [ TimingUpdate           ]      3   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.1    0.5
[11/20 16:51:37     47s] [ MISC                   ]          0:00:26.0  (  99.1 % )     0:00:26.0 /  0:00:15.5    0.6
[11/20 16:51:37     47s] ---------------------------------------------------------------------------------------------
[11/20 16:51:37     47s]  GlobalPlace #1 TOTAL               0:00:26.2  ( 100.0 % )     0:00:26.2 /  0:00:15.6    0.6
[11/20 16:51:37     47s] ---------------------------------------------------------------------------------------------
[11/20 16:51:37     47s] 
[11/20 16:51:37     47s] Enable CTE adjustment.
[11/20 16:51:37     47s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1193.1M, totSessionCpu=0:00:48 **
[11/20 16:51:37     47s] GigaOpt running with 1 threads.
[11/20 16:51:37     47s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.6/0:05:56.3 (0.1), mem = 1841.6M
[11/20 16:51:37     47s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/20 16:51:37     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:1841.6M, EPOCH TIME: 1763637697.531627
[11/20 16:51:37     47s] Processing tracks to init pin-track alignment.
[11/20 16:51:37     47s] z: 2, totalTracks: 1
[11/20 16:51:37     47s] z: 4, totalTracks: 1
[11/20 16:51:37     47s] z: 6, totalTracks: 1
[11/20 16:51:37     47s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:51:37     47s] All LLGs are deleted
[11/20 16:51:37     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:37     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:37     47s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1841.6M, EPOCH TIME: 1763637697.536498
[11/20 16:51:37     47s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1841.6M, EPOCH TIME: 1763637697.536763
[11/20 16:51:37     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1841.6M, EPOCH TIME: 1763637697.538373
[11/20 16:51:37     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:37     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:37     47s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1841.6M, EPOCH TIME: 1763637697.538678
[11/20 16:51:37     47s] Max number of tech site patterns supported in site array is 256.
[11/20 16:51:37     47s] Core basic site is tsm3site
[11/20 16:51:37     47s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1841.6M, EPOCH TIME: 1763637697.547670
[11/20 16:51:37     47s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:51:37     47s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:51:37     47s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:1841.6M, EPOCH TIME: 1763637697.548261
[11/20 16:51:37     47s] Fast DP-INIT is on for default
[11/20 16:51:37     47s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:51:37     47s] Atter site array init, number of instance map data is 0.
[11/20 16:51:37     47s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.012, MEM:1841.6M, EPOCH TIME: 1763637697.551000
[11/20 16:51:37     47s] 
[11/20 16:51:37     47s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:37     47s] OPERPROF:     Starting CMU at level 3, MEM:1841.6M, EPOCH TIME: 1763637697.552393
[11/20 16:51:37     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1841.6M, EPOCH TIME: 1763637697.552854
[11/20 16:51:37     47s] 
[11/20 16:51:37     47s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:51:37     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1841.6M, EPOCH TIME: 1763637697.553473
[11/20 16:51:37     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1841.6M, EPOCH TIME: 1763637697.553515
[11/20 16:51:37     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1841.6M, EPOCH TIME: 1763637697.553551
[11/20 16:51:37     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1841.6MB).
[11/20 16:51:37     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:1841.6M, EPOCH TIME: 1763637697.555829
[11/20 16:51:37     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1841.6M, EPOCH TIME: 1763637697.555925
[11/20 16:51:37     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:51:37     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:37     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:37     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:37     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.046, MEM:1841.6M, EPOCH TIME: 1763637697.602055
[11/20 16:51:37     47s] 
[11/20 16:51:37     47s] Trim Metal Layers:
[11/20 16:51:37     47s] LayerId::1 widthSet size::4
[11/20 16:51:37     47s] LayerId::2 widthSet size::4
[11/20 16:51:37     47s] LayerId::3 widthSet size::4
[11/20 16:51:37     47s] LayerId::4 widthSet size::4
[11/20 16:51:37     47s] LayerId::5 widthSet size::4
[11/20 16:51:37     47s] LayerId::6 widthSet size::3
[11/20 16:51:37     47s] Updating RC grid for preRoute extraction ...
[11/20 16:51:37     47s] eee: pegSigSF::1.070000
[11/20 16:51:37     47s] Initializing multi-corner capacitance tables ... 
[11/20 16:51:37     47s] Initializing multi-corner resistance tables ...
[11/20 16:51:37     47s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/20 16:51:37     47s] eee: l::2 avDens::0.159925 usedTrk::2086.071228 availTrk::13044.021000 sigTrk::2086.071228
[11/20 16:51:37     47s] eee: l::3 avDens::0.153097 usedTrk::2631.732751 availTrk::17189.936410 sigTrk::2631.732751
[11/20 16:51:37     47s] eee: l::4 avDens::0.065849 usedTrk::898.472915 availTrk::13644.515494 sigTrk::898.472915
[11/20 16:51:37     47s] eee: l::5 avDens::0.046584 usedTrk::560.056347 availTrk::12022.441867 sigTrk::560.056347
[11/20 16:51:37     47s] eee: l::6 avDens::0.060563 usedTrk::733.429465 availTrk::12110.110059 sigTrk::733.429465
[11/20 16:51:37     47s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 16:51:37     47s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.241741 uaWl=1.000000 uaWlH=0.279494 aWlH=0.000000 lMod=0 pMax=0.854100 pMod=81 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/20 16:51:37     47s] 
[11/20 16:51:37     47s] Creating Lib Analyzer ...
[11/20 16:51:37     47s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/20 16:51:37     47s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/20 16:51:37     47s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/20 16:51:37     47s] 
[11/20 16:51:38     47s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 16:51:39     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.5 mem=1847.6M
[11/20 16:51:39     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.5 mem=1847.6M
[11/20 16:51:39     49s] Creating Lib Analyzer, finished. 
[11/20 16:51:39     49s] AAE DB initialization (MEM=1847.57 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/20 16:51:39     49s] #optDebug: fT-S <1 2 3 1 0>
[11/20 16:51:40     49s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/20 16:51:40     49s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/20 16:51:40     49s] **optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1199.4M, totSessionCpu=0:00:50 **
[11/20 16:51:40     49s] *** optDesign -preCTS ***
[11/20 16:51:40     49s] DRC Margin: user margin 0.0; extra margin 0.2
[11/20 16:51:40     49s] Setup Target Slack: user slack 0; extra slack 0.0
[11/20 16:51:40     49s] Hold Target Slack: user slack 0
[11/20 16:51:40     49s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/20 16:51:40     49s] Type 'man IMPOPT-3195' for more detail.
[11/20 16:51:40     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1847.6M, EPOCH TIME: 1763637700.127781
[11/20 16:51:40     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:40     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:40     49s] 
[11/20 16:51:40     49s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:40     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1847.6M, EPOCH TIME: 1763637700.138397
[11/20 16:51:40     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:51:40     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:40     49s] 
[11/20 16:51:40     49s] TimeStamp Deleting Cell Server Begin ...
[11/20 16:51:40     49s] Deleting Lib Analyzer.
[11/20 16:51:40     49s] 
[11/20 16:51:40     49s] TimeStamp Deleting Cell Server End ...
[11/20 16:51:40     49s] Multi-VT timing optimization disabled based on library information.
[11/20 16:51:40     49s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 16:51:40     49s] 
[11/20 16:51:40     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 16:51:40     49s] Summary for sequential cells identification: 
[11/20 16:51:40     49s]   Identified SBFF number: 116
[11/20 16:51:40     49s]   Identified MBFF number: 0
[11/20 16:51:40     49s]   Identified SB Latch number: 0
[11/20 16:51:40     49s]   Identified MB Latch number: 0
[11/20 16:51:40     49s]   Not identified SBFF number: 24
[11/20 16:51:40     49s]   Not identified MBFF number: 0
[11/20 16:51:40     49s]   Not identified SB Latch number: 0
[11/20 16:51:40     49s]   Not identified MB Latch number: 0
[11/20 16:51:40     49s]   Number of sequential cells which are not FFs: 38
[11/20 16:51:40     49s]  Visiting view : dtmf_view_setup
[11/20 16:51:40     49s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/20 16:51:40     49s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/20 16:51:40     49s]  Visiting view : dtmf_view_hold
[11/20 16:51:40     49s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/20 16:51:40     49s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/20 16:51:40     49s] TLC MultiMap info (StdDelay):
[11/20 16:51:40     49s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/20 16:51:40     49s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/20 16:51:40     49s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/20 16:51:40     49s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/20 16:51:40     49s]  Setting StdDelay to: 52.5ps
[11/20 16:51:40     49s] 
[11/20 16:51:40     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 16:51:40     49s] 
[11/20 16:51:40     49s] TimeStamp Deleting Cell Server Begin ...
[11/20 16:51:40     49s] 
[11/20 16:51:40     49s] TimeStamp Deleting Cell Server End ...
[11/20 16:51:40     49s] 
[11/20 16:51:40     49s] Creating Lib Analyzer ...
[11/20 16:51:40     49s] 
[11/20 16:51:40     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 16:51:40     49s] Summary for sequential cells identification: 
[11/20 16:51:40     49s]   Identified SBFF number: 116
[11/20 16:51:40     49s]   Identified MBFF number: 0
[11/20 16:51:40     49s]   Identified SB Latch number: 0
[11/20 16:51:40     49s]   Identified MB Latch number: 0
[11/20 16:51:40     49s]   Not identified SBFF number: 24
[11/20 16:51:40     49s]   Not identified MBFF number: 0
[11/20 16:51:40     49s]   Not identified SB Latch number: 0
[11/20 16:51:40     49s]   Not identified MB Latch number: 0
[11/20 16:51:40     49s]   Number of sequential cells which are not FFs: 38
[11/20 16:51:40     49s]  Visiting view : dtmf_view_setup
[11/20 16:51:40     49s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/20 16:51:40     49s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/20 16:51:40     49s]  Visiting view : dtmf_view_hold
[11/20 16:51:40     49s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/20 16:51:40     49s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/20 16:51:40     49s] TLC MultiMap info (StdDelay):
[11/20 16:51:40     49s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/20 16:51:40     49s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/20 16:51:40     49s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/20 16:51:40     49s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/20 16:51:40     49s]  Setting StdDelay to: 52.5ps
[11/20 16:51:40     49s] 
[11/20 16:51:40     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 16:51:40     49s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/20 16:51:40     49s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/20 16:51:40     49s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/20 16:51:40     49s] 
[11/20 16:51:40     49s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 16:51:41     51s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:51.1 mem=1847.6M
[11/20 16:51:41     51s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.1 mem=1847.6M
[11/20 16:51:41     51s] Creating Lib Analyzer, finished. 
[11/20 16:51:41     51s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1847.6M, EPOCH TIME: 1763637701.756506
[11/20 16:51:41     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:41     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:41     51s] All LLGs are deleted
[11/20 16:51:41     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:41     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:41     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1847.6M, EPOCH TIME: 1763637701.756573
[11/20 16:51:41     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1847.6M, EPOCH TIME: 1763637701.756623
[11/20 16:51:41     51s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1847.6M, EPOCH TIME: 1763637701.756838
[11/20 16:51:41     51s] {MMLU 0 0 5919}
[11/20 16:51:41     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.1 mem=1847.6M
[11/20 16:51:41     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.1 mem=1847.6M
[11/20 16:51:41     51s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1847.57 MB )
[11/20 16:51:41     51s] (I)      ==================== Layers =====================
[11/20 16:51:41     51s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:41     51s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/20 16:51:41     51s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:41     51s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/20 16:51:41     51s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/20 16:51:41     51s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/20 16:51:41     51s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/20 16:51:41     51s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/20 16:51:41     51s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/20 16:51:41     51s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/20 16:51:41     51s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/20 16:51:41     51s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/20 16:51:41     51s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/20 16:51:41     51s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/20 16:51:41     51s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:41     51s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/20 16:51:41     51s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:51:41     51s] (I)      Started Import and model ( Curr Mem: 1847.57 MB )
[11/20 16:51:41     51s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:51:41     51s] (I)      Number of ignored instance 0
[11/20 16:51:41     51s] (I)      Number of inbound cells 75
[11/20 16:51:41     51s] (I)      Number of opened ILM blockages 0
[11/20 16:51:41     51s] (I)      Number of instances temporarily fixed by detailed placement 75
[11/20 16:51:41     51s] (I)      numMoveCells=5551, numMacros=75  numPads=57  numMultiRowHeightInsts=0
[11/20 16:51:41     51s] (I)      cell height: 10080, count: 5551
[11/20 16:51:41     51s] (I)      Number of nets = 5918 ( 1 ignored )
[11/20 16:51:41     51s] (I)      Read rows... (mem=1847.6M)
[11/20 16:51:41     51s] (I)      rowRegion is not equal to core box, resetting core box
[11/20 16:51:41     51s] (I)      rowRegion : (670560, 670880) - (2353560, 2354240)
[11/20 16:51:41     51s] (I)      coreBox   : (670560, 670880) - (2353920, 2354240)
[11/20 16:51:41     51s] (I)      Done Read rows (cpu=0.000s, mem=1847.6M)
[11/20 16:51:41     51s] (I)      Identified Clock instances: Flop 546, Clock buffer/inverter 0, Gate 0, Logic 6
[11/20 16:51:41     51s] (I)      Read module constraints... (mem=1847.6M)
[11/20 16:51:41     51s] (I)      Done Read module constraints (cpu=0.000s, mem=1847.6M)
[11/20 16:51:41     51s] (I)      == Non-default Options ==
[11/20 16:51:41     51s] (I)      Maximum routing layer                              : 6
[11/20 16:51:41     51s] (I)      Buffering-aware routing                            : true
[11/20 16:51:41     51s] (I)      Spread congestion away from blockages              : true
[11/20 16:51:41     51s] (I)      Number of threads                                  : 1
[11/20 16:51:41     51s] (I)      Overflow penalty cost                              : 10
[11/20 16:51:41     51s] (I)      Punch through distance                             : 10000.000000
[11/20 16:51:41     51s] (I)      Source-to-sink ratio                               : 0.300000
[11/20 16:51:41     51s] (I)      Method to set GCell size                           : row
[11/20 16:51:41     51s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/20 16:51:41     51s] (I)      Use row-based GCell size
[11/20 16:51:41     51s] (I)      Use row-based GCell align
[11/20 16:51:41     51s] (I)      layer 0 area = 0
[11/20 16:51:41     51s] (I)      layer 1 area = 0
[11/20 16:51:41     51s] (I)      layer 2 area = 0
[11/20 16:51:41     51s] (I)      layer 3 area = 0
[11/20 16:51:41     51s] (I)      layer 4 area = 0
[11/20 16:51:41     51s] (I)      layer 5 area = 0
[11/20 16:51:41     51s] (I)      GCell unit size   : 10080
[11/20 16:51:41     51s] (I)      GCell multiplier  : 1
[11/20 16:51:41     51s] (I)      GCell row height  : 10080
[11/20 16:51:41     51s] (I)      Actual row height : 10080
[11/20 16:51:41     51s] (I)      GCell align ref   : 670560 670880
[11/20 16:51:41     51s] [NR-eGR] Track table information for default rule: 
[11/20 16:51:41     51s] [NR-eGR] Metal1 has single uniform track structure
[11/20 16:51:41     51s] [NR-eGR] Metal2 has single uniform track structure
[11/20 16:51:41     51s] [NR-eGR] Metal3 has single uniform track structure
[11/20 16:51:41     51s] [NR-eGR] Metal4 has single uniform track structure
[11/20 16:51:41     51s] [NR-eGR] Metal5 has single uniform track structure
[11/20 16:51:41     51s] [NR-eGR] Metal6 has single uniform track structure
[11/20 16:51:41     51s] (I)      ================ Default via ================
[11/20 16:51:41     51s] (I)      +---+------------------+--------------------+
[11/20 16:51:41     51s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/20 16:51:41     51s] (I)      +---+------------------+--------------------+
[11/20 16:51:41     51s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/20 16:51:41     51s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/20 16:51:41     51s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/20 16:51:41     51s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/20 16:51:41     51s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/20 16:51:41     51s] (I)      +---+------------------+--------------------+
[11/20 16:51:41     51s] [NR-eGR] Read 4796 PG shapes
[11/20 16:51:41     51s] [NR-eGR] Read 0 clock shapes
[11/20 16:51:41     51s] [NR-eGR] Read 0 other shapes
[11/20 16:51:41     51s] [NR-eGR] #Routing Blockages  : 0
[11/20 16:51:41     51s] [NR-eGR] #Instance Blockages : 3227
[11/20 16:51:41     51s] [NR-eGR] #PG Blockages       : 4796
[11/20 16:51:41     51s] [NR-eGR] #Halo Blockages     : 0
[11/20 16:51:41     51s] [NR-eGR] #Boundary Blockages : 0
[11/20 16:51:41     51s] [NR-eGR] #Clock Blockages    : 0
[11/20 16:51:41     51s] [NR-eGR] #Other Blockages    : 0
[11/20 16:51:41     51s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 16:51:41     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 16:51:41     51s] [NR-eGR] Read 5918 nets ( ignored 0 )
[11/20 16:51:41     51s] (I)      early_global_route_priority property id does not exist.
[11/20 16:51:41     51s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/20 16:51:41     51s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/20 16:51:41     51s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/20 16:51:41     51s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/20 16:51:41     51s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/20 16:51:41     51s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/20 16:51:41     51s] (I)      Number of ignored nets                =      0
[11/20 16:51:41     51s] (I)      Number of connected nets              =      0
[11/20 16:51:41     51s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 16:51:41     51s] (I)      Number of clock nets                  =      6.  Ignored: No
[11/20 16:51:41     51s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 16:51:41     51s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 16:51:41     51s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 16:51:41     51s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 16:51:41     51s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 16:51:41     51s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/20 16:51:41     51s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/20 16:51:41     51s] (I)      Constructing bin map
[11/20 16:51:41     51s] (I)      Initialize bin information with width=20160 height=20160
[11/20 16:51:41     51s] (I)      Done constructing bin map
[11/20 16:51:41     51s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[11/20 16:51:41     51s] (I)      Ndr track 0 does not exist
[11/20 16:51:41     51s] (I)      ---------------------Grid Graph Info--------------------
[11/20 16:51:41     51s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/20 16:51:41     51s] (I)      Core area           : (670560, 670880) - (2353560, 2354240)
[11/20 16:51:41     51s] (I)      Site width          :  1320  (dbu)
[11/20 16:51:41     51s] (I)      Row height          : 10080  (dbu)
[11/20 16:51:41     51s] (I)      GCell row height    : 10080  (dbu)
[11/20 16:51:41     51s] (I)      GCell width         : 10080  (dbu)
[11/20 16:51:41     51s] (I)      GCell height        : 10080  (dbu)
[11/20 16:51:41     51s] (I)      Grid                :   300   300     6
[11/20 16:51:41     51s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/20 16:51:41     51s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[11/20 16:51:41     51s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[11/20 16:51:41     51s] (I)      Default wire width  :   460   560   560   560   560   880
[11/20 16:51:41     51s] (I)      Default wire space  :   460   560   560   560   560   920
[11/20 16:51:41     51s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/20 16:51:41     51s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/20 16:51:41     51s] (I)      First track coord   :   560   660   560   660  1680   660
[11/20 16:51:41     51s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  4.50  3.82
[11/20 16:51:41     51s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/20 16:51:41     51s] (I)      Num of masks        :     1     1     1     1     1     1
[11/20 16:51:41     51s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/20 16:51:41     51s] (I)      --------------------------------------------------------
[11/20 16:51:41     51s] 
[11/20 16:51:41     51s] [NR-eGR] ============ Routing rule table ============
[11/20 16:51:41     51s] [NR-eGR] Rule id: 0  Nets: 5861
[11/20 16:51:41     51s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/20 16:51:41     51s] (I)                    Layer     2     3     4     5     6 
[11/20 16:51:41     51s] (I)                    Pitch  1320  1120  1320  2240  2640 
[11/20 16:51:41     51s] (I)             #Used tracks     1     1     1     1     1 
[11/20 16:51:41     51s] (I)       #Fully used tracks     1     1     1     1     1 
[11/20 16:51:41     51s] [NR-eGR] ========================================
[11/20 16:51:41     51s] [NR-eGR] 
[11/20 16:51:41     51s] (I)      =============== Blocked Tracks ===============
[11/20 16:51:41     51s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:41     51s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 16:51:41     51s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:41     51s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 16:51:41     51s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/20 16:51:41     51s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/20 16:51:41     51s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/20 16:51:41     51s] (I)      |     5 |  405000 |   204664 |        50.53% |
[11/20 16:51:41     51s] (I)      |     6 |  343800 |   173509 |        50.47% |
[11/20 16:51:41     51s] (I)      +-------+---------+----------+---------------+
[11/20 16:51:41     51s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.08 sec, Curr Mem: 1851.18 MB )
[11/20 16:51:41     51s] (I)      Reset routing kernel
[11/20 16:51:41     51s] (I)      Started Global Routing ( Curr Mem: 1851.18 MB )
[11/20 16:51:41     51s] (I)      totalPins=22200  totalGlobalPin=22072 (99.42%)
[11/20 16:51:41     51s] (I)      total 2D Cap : 1355492 = (562588 H, 792904 V)
[11/20 16:51:41     51s] (I)      #blocked areas for congestion spreading : 8
[11/20 16:51:41     51s] [NR-eGR] Layer group 1: route 5861 net(s) in layer range [2, 6]
[11/20 16:51:41     51s] (I)      
[11/20 16:51:41     51s] (I)      ============  Phase 1a Route ============
[11/20 16:51:41     51s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[11/20 16:51:41     51s] (I)      Usage: 63341 = (30065 H, 33276 V) = (5.34% H, 4.20% V) = (1.515e+05um H, 1.677e+05um V)
[11/20 16:51:41     51s] (I)      
[11/20 16:51:41     51s] (I)      ============  Phase 1b Route ============
[11/20 16:51:41     51s] (I)      Usage: 63350 = (30071 H, 33279 V) = (5.35% H, 4.20% V) = (1.516e+05um H, 1.677e+05um V)
[11/20 16:51:41     51s] (I)      Overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.192840e+05um
[11/20 16:51:41     51s] (I)      Congestion metric : 0.01%H 0.02%V, 0.03%HV
[11/20 16:51:41     51s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 16:51:41     51s] (I)      
[11/20 16:51:41     51s] (I)      ============  Phase 1c Route ============
[11/20 16:51:41     51s] (I)      Level2 Grid: 60 x 60
[11/20 16:51:41     51s] (I)      Usage: 63350 = (30071 H, 33279 V) = (5.35% H, 4.20% V) = (1.516e+05um H, 1.677e+05um V)
[11/20 16:51:41     51s] (I)      
[11/20 16:51:41     51s] (I)      ============  Phase 1d Route ============
[11/20 16:51:41     51s] (I)      Usage: 63362 = (30080 H, 33282 V) = (5.35% H, 4.20% V) = (1.516e+05um H, 1.677e+05um V)
[11/20 16:51:41     51s] (I)      
[11/20 16:51:41     51s] (I)      ============  Phase 1e Route ============
[11/20 16:51:41     51s] (I)      Usage: 63362 = (30080 H, 33282 V) = (5.35% H, 4.20% V) = (1.516e+05um H, 1.677e+05um V)
[11/20 16:51:41     51s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 3.193445e+05um
[11/20 16:51:41     51s] (I)      
[11/20 16:51:41     51s] (I)      ============  Phase 1l Route ============
[11/20 16:51:41     51s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 16:51:41     51s] (I)      Layer  2:     316851     27443        11      335633      349348    (49.00%) 
[11/20 16:51:41     51s] (I)      Layer  3:     355537     26615         0      415395      391905    (51.45%) 
[11/20 16:51:41     51s] (I)      Layer  4:     300731      9517         7      346324      338657    (50.56%) 
[11/20 16:51:41     51s] (I)      Layer  5:     206893      4519         7      176872      226778    (43.82%) 
[11/20 16:51:41     51s] (I)      Layer  6:     175576      4628         6      150734      191757    (44.01%) 
[11/20 16:51:41     51s] (I)      Total:       1355588     72722        31     1424958     1498443    (48.74%) 
[11/20 16:51:41     51s] (I)      
[11/20 16:51:41     51s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 16:51:41     51s] [NR-eGR]                        OverCon            
[11/20 16:51:41     51s] [NR-eGR]                         #Gcell     %Gcell
[11/20 16:51:41     51s] [NR-eGR]        Layer             (1-2)    OverCon
[11/20 16:51:41     51s] [NR-eGR] ----------------------------------------------
[11/20 16:51:41     51s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/20 16:51:41     51s] [NR-eGR]  Metal2 ( 2)        11( 0.02%)   ( 0.02%) 
[11/20 16:51:41     51s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/20 16:51:41     51s] [NR-eGR]  Metal4 ( 4)         7( 0.02%)   ( 0.02%) 
[11/20 16:51:41     51s] [NR-eGR]  Metal5 ( 5)         7( 0.01%)   ( 0.01%) 
[11/20 16:51:41     51s] [NR-eGR]  Metal6 ( 6)         6( 0.01%)   ( 0.01%) 
[11/20 16:51:41     51s] [NR-eGR] ----------------------------------------------
[11/20 16:51:41     51s] [NR-eGR]        Total        31( 0.01%)   ( 0.01%) 
[11/20 16:51:41     51s] [NR-eGR] 
[11/20 16:51:41     51s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1851.18 MB )
[11/20 16:51:41     51s] (I)      total 2D Cap : 1361718 = (564967 H, 796751 V)
[11/20 16:51:42     51s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[11/20 16:51:42     51s] (I)      ============= Track Assignment ============
[11/20 16:51:42     51s] (I)      Started Track Assignment (1T) ( Curr Mem: 1851.18 MB )
[11/20 16:51:42     51s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/20 16:51:42     51s] (I)      Run Multi-thread track assignment
[11/20 16:51:42     51s] (I)      Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1851.18 MB )
[11/20 16:51:42     51s] (I)      Started Export ( Curr Mem: 1851.18 MB )
[11/20 16:51:42     51s] [NR-eGR]                 Length (um)   Vias 
[11/20 16:51:42     51s] [NR-eGR] -----------------------------------
[11/20 16:51:42     51s] [NR-eGR]  Metal1  (1H)             0  22033 
[11/20 16:51:42     51s] [NR-eGR]  Metal2  (2V)        103873  32058 
[11/20 16:51:42     51s] [NR-eGR]  Metal3  (3H)        134290   2706 
[11/20 16:51:42     51s] [NR-eGR]  Metal4  (4V)         47227    561 
[11/20 16:51:42     51s] [NR-eGR]  Metal5  (5H)         22157    294 
[11/20 16:51:42     51s] [NR-eGR]  Metal6  (6V)         23700      0 
[11/20 16:51:42     51s] [NR-eGR] -----------------------------------
[11/20 16:51:42     51s] [NR-eGR]          Total       331246  57652 
[11/20 16:51:42     51s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:51:42     51s] [NR-eGR] Total half perimeter of net bounding box: 276258um
[11/20 16:51:42     51s] [NR-eGR] Total length: 331246um, number of vias: 57652
[11/20 16:51:42     51s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:51:42     51s] [NR-eGR] Total eGR-routed clock nets wire length: 7767um, number of vias: 1535
[11/20 16:51:42     51s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:51:42     51s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1851.18 MB )
[11/20 16:51:42     51s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.29 sec, Curr Mem: 1851.18 MB )
[11/20 16:51:42     51s] (I)      ========================================== Runtime Summary ===========================================
[11/20 16:51:42     51s] (I)       Step                                                     %      Start     Finish      Real       CPU 
[11/20 16:51:42     51s] (I)      ------------------------------------------------------------------------------------------------------
[11/20 16:51:42     51s] (I)       Early Global Route kernel                          100.00%  17.97 sec  18.26 sec  0.29 sec  0.25 sec 
[11/20 16:51:42     51s] (I)       +-Import and model                                  27.76%  17.97 sec  18.05 sec  0.08 sec  0.05 sec 
[11/20 16:51:42     51s] (I)       | +-Create place DB                                  5.27%  17.97 sec  17.99 sec  0.02 sec  0.02 sec 
[11/20 16:51:42     51s] (I)       | | +-Import place data                              5.25%  17.97 sec  17.99 sec  0.02 sec  0.02 sec 
[11/20 16:51:42     51s] (I)       | | | +-Read instances and placement                 1.41%  17.97 sec  17.98 sec  0.00 sec  0.01 sec 
[11/20 16:51:42     51s] (I)       | | | +-Read nets                                    3.25%  17.98 sec  17.99 sec  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)       | +-Create route DB                                  7.78%  17.99 sec  18.01 sec  0.02 sec  0.02 sec 
[11/20 16:51:42     51s] (I)       | | +-Import route data (1T)                         7.69%  17.99 sec  18.01 sec  0.02 sec  0.02 sec 
[11/20 16:51:42     51s] (I)       | | | +-Read blockages ( Layer 2-6 )                 0.70%  17.99 sec  17.99 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Read routing blockages                     0.00%  17.99 sec  17.99 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Read instance blockages                    0.37%  17.99 sec  17.99 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Read PG blockages                          0.12%  17.99 sec  17.99 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Read clock blockages                       0.00%  17.99 sec  17.99 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Read other blockages                       0.00%  17.99 sec  17.99 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Read halo blockages                        0.01%  17.99 sec  17.99 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Read boundary cut boxes                    0.00%  17.99 sec  17.99 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | +-Read blackboxes                              0.00%  17.99 sec  17.99 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | +-Read prerouted                               0.07%  17.99 sec  17.99 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | +-Read unlegalized nets                        0.12%  17.99 sec  17.99 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | +-Read nets                                    0.49%  17.99 sec  18.00 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | +-Set up via pillars                           0.01%  18.00 sec  18.00 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | +-Initialize 3D grid graph                     0.31%  18.00 sec  18.00 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | +-Model blockage capacity                      4.98%  18.00 sec  18.01 sec  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Initialize 3D capacity                     4.47%  18.00 sec  18.01 sec  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)       | +-Read aux data                                   12.56%  18.01 sec  18.05 sec  0.04 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | +-Others data preparation                          0.21%  18.05 sec  18.05 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | +-Create route kernel                              1.66%  18.05 sec  18.05 sec  0.00 sec  0.01 sec 
[11/20 16:51:42     51s] (I)       +-Global Routing                                    32.30%  18.05 sec  18.15 sec  0.09 sec  0.09 sec 
[11/20 16:51:42     51s] (I)       | +-Initialization                                   0.95%  18.05 sec  18.06 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | +-Net group 1                                     28.56%  18.06 sec  18.14 sec  0.08 sec  0.08 sec 
[11/20 16:51:42     51s] (I)       | | +-Generate topology                              2.31%  18.06 sec  18.06 sec  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)       | | +-Phase 1a                                       5.47%  18.08 sec  18.09 sec  0.02 sec  0.02 sec 
[11/20 16:51:42     51s] (I)       | | | +-Pattern routing (1T)                         3.91%  18.08 sec  18.09 sec  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.81%  18.09 sec  18.09 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | +-Add via demand to 2D                         0.61%  18.09 sec  18.09 sec  0.00 sec  0.01 sec 
[11/20 16:51:42     51s] (I)       | | +-Phase 1b                                       1.31%  18.09 sec  18.10 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | +-Monotonic routing (1T)                       1.19%  18.09 sec  18.10 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | +-Phase 1c                                       1.11%  18.10 sec  18.10 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | +-Two level Routing                            1.08%  18.10 sec  18.10 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Two Level Routing (Regular)                0.51%  18.10 sec  18.10 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Two Level Routing (Strong)                 0.15%  18.10 sec  18.10 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.13%  18.10 sec  18.10 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | +-Phase 1d                                       3.19%  18.10 sec  18.11 sec  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)       | | | +-Detoured routing (1T)                        3.15%  18.10 sec  18.11 sec  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)       | | +-Phase 1e                                       0.46%  18.11 sec  18.11 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | +-Route legalization                           0.36%  18.11 sec  18.11 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Legalize Blockage Violations               0.27%  18.11 sec  18.11 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | | | +-Legalize Reach Aware Violations            0.04%  18.11 sec  18.11 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | | +-Phase 1l                                      10.57%  18.11 sec  18.14 sec  0.03 sec  0.03 sec 
[11/20 16:51:42     51s] (I)       | | | +-Layer assignment (1T)                        9.03%  18.11 sec  18.14 sec  0.03 sec  0.02 sec 
[11/20 16:51:42     51s] (I)       | +-Clean cong LA                                    0.00%  18.14 sec  18.14 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       +-Export 3D cong map                                 3.59%  18.15 sec  18.16 sec  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)       | +-Export 2D cong map                               0.52%  18.16 sec  18.16 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       +-Extract Global 3D Wires                            0.38%  18.16 sec  18.16 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       +-Track Assignment (1T)                             23.71%  18.16 sec  18.23 sec  0.07 sec  0.07 sec 
[11/20 16:51:42     51s] (I)       | +-Initialization                                   0.09%  18.16 sec  18.16 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | +-Track Assignment Kernel                         23.26%  18.16 sec  18.23 sec  0.07 sec  0.07 sec 
[11/20 16:51:42     51s] (I)       | +-Free Memory                                      0.00%  18.23 sec  18.23 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       +-Export                                            10.65%  18.23 sec  18.26 sec  0.03 sec  0.03 sec 
[11/20 16:51:42     51s] (I)       | +-Export DB wires                                  6.22%  18.23 sec  18.25 sec  0.02 sec  0.02 sec 
[11/20 16:51:42     51s] (I)       | | +-Export all nets                                4.87%  18.23 sec  18.24 sec  0.01 sec  0.02 sec 
[11/20 16:51:42     51s] (I)       | | +-Set wire vias                                  0.98%  18.24 sec  18.25 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | +-Report wirelength                                2.15%  18.25 sec  18.25 sec  0.01 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       | +-Update net boxes                                 2.18%  18.25 sec  18.26 sec  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)       | +-Update timing                                    0.00%  18.26 sec  18.26 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)       +-Postprocess design                                 0.39%  18.26 sec  18.26 sec  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)      ========================== Summary by functions ==========================
[11/20 16:51:42     51s] (I)       Lv  Step                                           %      Real       CPU 
[11/20 16:51:42     51s] (I)      --------------------------------------------------------------------------
[11/20 16:51:42     51s] (I)        0  Early Global Route kernel                100.00%  0.29 sec  0.25 sec 
[11/20 16:51:42     51s] (I)        1  Global Routing                            32.30%  0.09 sec  0.09 sec 
[11/20 16:51:42     51s] (I)        1  Import and model                          27.76%  0.08 sec  0.05 sec 
[11/20 16:51:42     51s] (I)        1  Track Assignment (1T)                     23.71%  0.07 sec  0.07 sec 
[11/20 16:51:42     51s] (I)        1  Export                                    10.65%  0.03 sec  0.03 sec 
[11/20 16:51:42     51s] (I)        1  Export 3D cong map                         3.59%  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)        1  Postprocess design                         0.39%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        1  Extract Global 3D Wires                    0.38%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        2  Net group 1                               28.56%  0.08 sec  0.08 sec 
[11/20 16:51:42     51s] (I)        2  Track Assignment Kernel                   23.26%  0.07 sec  0.07 sec 
[11/20 16:51:42     51s] (I)        2  Read aux data                             12.56%  0.04 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        2  Create route DB                            7.78%  0.02 sec  0.02 sec 
[11/20 16:51:42     51s] (I)        2  Export DB wires                            6.22%  0.02 sec  0.02 sec 
[11/20 16:51:42     51s] (I)        2  Create place DB                            5.27%  0.02 sec  0.02 sec 
[11/20 16:51:42     51s] (I)        2  Update net boxes                           2.18%  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)        2  Report wirelength                          2.15%  0.01 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        2  Create route kernel                        1.66%  0.00 sec  0.01 sec 
[11/20 16:51:42     51s] (I)        2  Initialization                             1.04%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        2  Export 2D cong map                         0.52%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        2  Others data preparation                    0.21%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        2  Update timing                              0.00%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        3  Phase 1l                                  10.57%  0.03 sec  0.03 sec 
[11/20 16:51:42     51s] (I)        3  Import route data (1T)                     7.69%  0.02 sec  0.02 sec 
[11/20 16:51:42     51s] (I)        3  Phase 1a                                   5.47%  0.02 sec  0.02 sec 
[11/20 16:51:42     51s] (I)        3  Import place data                          5.25%  0.02 sec  0.02 sec 
[11/20 16:51:42     51s] (I)        3  Export all nets                            4.87%  0.01 sec  0.02 sec 
[11/20 16:51:42     51s] (I)        3  Phase 1d                                   3.19%  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)        3  Generate topology                          2.31%  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)        3  Phase 1b                                   1.31%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        3  Phase 1c                                   1.11%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        3  Set wire vias                              0.98%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        3  Phase 1e                                   0.46%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        4  Layer assignment (1T)                      9.03%  0.03 sec  0.02 sec 
[11/20 16:51:42     51s] (I)        4  Model blockage capacity                    4.98%  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)        4  Pattern routing (1T)                       3.91%  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)        4  Read nets                                  3.74%  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)        4  Detoured routing (1T)                      3.15%  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)        4  Read instances and placement               1.41%  0.00 sec  0.01 sec 
[11/20 16:51:42     51s] (I)        4  Monotonic routing (1T)                     1.19%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        4  Two level Routing                          1.08%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        4  Pattern Routing Avoiding Blockages         0.81%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        4  Read blockages ( Layer 2-6 )               0.70%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        4  Add via demand to 2D                       0.61%  0.00 sec  0.01 sec 
[11/20 16:51:42     51s] (I)        4  Route legalization                         0.36%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        4  Initialize 3D grid graph                   0.31%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        4  Read unlegalized nets                      0.12%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        4  Read prerouted                             0.07%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        4  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        5  Initialize 3D capacity                     4.47%  0.01 sec  0.01 sec 
[11/20 16:51:42     51s] (I)        5  Two Level Routing (Regular)                0.51%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        5  Read instance blockages                    0.37%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        5  Legalize Blockage Violations               0.27%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        5  Two Level Routing (Strong)                 0.15%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.13%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        5  Read PG blockages                          0.12%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        5  Legalize Reach Aware Violations            0.04%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        5  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        5  Read clock blockages                       0.00%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        5  Read other blockages                       0.00%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[11/20 16:51:42     51s] Extraction called for design 'DTMF_CHIP' of instances=5626 and nets=6229 using extraction engine 'preRoute' .
[11/20 16:51:42     51s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/20 16:51:42     51s] RC Extraction called in multi-corner(1) mode.
[11/20 16:51:42     51s] RCMode: PreRoute
[11/20 16:51:42     51s]       RC Corner Indexes            0   
[11/20 16:51:42     51s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:51:42     51s] Resistance Scaling Factor    : 1.00000 
[11/20 16:51:42     51s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:51:42     51s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:51:42     51s] Shrink Factor                : 1.00000
[11/20 16:51:42     51s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:51:42     51s] Using capacitance table file ...
[11/20 16:51:42     51s] 
[11/20 16:51:42     51s] Trim Metal Layers:
[11/20 16:51:42     51s] LayerId::1 widthSet size::4
[11/20 16:51:42     51s] LayerId::2 widthSet size::4
[11/20 16:51:42     51s] LayerId::3 widthSet size::4
[11/20 16:51:42     51s] LayerId::4 widthSet size::4
[11/20 16:51:42     51s] LayerId::5 widthSet size::4
[11/20 16:51:42     51s] LayerId::6 widthSet size::3
[11/20 16:51:42     51s] Updating RC grid for preRoute extraction ...
[11/20 16:51:42     51s] eee: pegSigSF::1.070000
[11/20 16:51:42     51s] Initializing multi-corner capacitance tables ... 
[11/20 16:51:42     51s] Initializing multi-corner resistance tables ...
[11/20 16:51:42     51s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/20 16:51:42     51s] eee: l::2 avDens::0.158888 usedTrk::2072.536610 availTrk::13044.021000 sigTrk::2072.536610
[11/20 16:51:42     51s] eee: l::3 avDens::0.151335 usedTrk::2666.855949 availTrk::17622.205029 sigTrk::2666.855949
[11/20 16:51:42     51s] eee: l::4 avDens::0.066236 usedTrk::939.370731 availTrk::14182.088445 sigTrk::939.370731
[11/20 16:51:42     51s] eee: l::5 avDens::0.046828 usedTrk::560.080159 availTrk::11960.460053 sigTrk::560.080159
[11/20 16:51:42     51s] eee: l::6 avDens::0.059017 usedTrk::714.702778 availTrk::12110.110059 sigTrk::714.702778
[11/20 16:51:42     51s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 16:51:42     51s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.251401 uaWl=1.000000 uaWlH=0.281009 aWlH=0.000000 lMod=0 pMax=0.854500 pMod=81 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/20 16:51:42     51s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1849.176M)
[11/20 16:51:42     51s] All LLGs are deleted
[11/20 16:51:42     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:42     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:42     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1849.2M, EPOCH TIME: 1763637702.390102
[11/20 16:51:42     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1849.2M, EPOCH TIME: 1763637702.390324
[11/20 16:51:42     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1849.2M, EPOCH TIME: 1763637702.391262
[11/20 16:51:42     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:42     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:42     51s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1849.2M, EPOCH TIME: 1763637702.391503
[11/20 16:51:42     51s] Max number of tech site patterns supported in site array is 256.
[11/20 16:51:42     51s] Core basic site is tsm3site
[11/20 16:51:42     51s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1849.2M, EPOCH TIME: 1763637702.398482
[11/20 16:51:42     51s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:51:42     51s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:51:42     51s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1849.2M, EPOCH TIME: 1763637702.399035
[11/20 16:51:42     51s] Fast DP-INIT is on for default
[11/20 16:51:42     51s] Atter site array init, number of instance map data is 0.
[11/20 16:51:42     51s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1849.2M, EPOCH TIME: 1763637702.401727
[11/20 16:51:42     51s] 
[11/20 16:51:42     51s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:42     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:1849.2M, EPOCH TIME: 1763637702.403671
[11/20 16:51:42     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:51:42     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:42     51s] Starting delay calculation for Setup views
[11/20 16:51:42     51s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 16:51:42     51s] #################################################################################
[11/20 16:51:42     51s] # Design Stage: PreRoute
[11/20 16:51:42     51s] # Design Name: DTMF_CHIP
[11/20 16:51:42     51s] # Design Mode: 180nm
[11/20 16:51:42     51s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:51:42     51s] # Parasitics Mode: No SPEF/RCDB 
[11/20 16:51:42     51s] # Signoff Settings: SI Off 
[11/20 16:51:42     51s] #################################################################################
[11/20 16:51:42     51s] Calculate delays in BcWc mode...
[11/20 16:51:42     51s] Topological Sorting (REAL = 0:00:00.0, MEM = 1859.0M, InitMEM = 1858.0M)
[11/20 16:51:42     51s] Start delay calculation (fullDC) (1 T). (MEM=1858.97)
[11/20 16:51:42     51s] AAE_INFO: Cdb files are: 
[11/20 16:51:42     51s]  	../CDB/slow.cdb
[11/20 16:51:42     51s] 	/home/shadab/PhysicalDesign-RAKs/Genus/ff_rak_testcase/lib/gsclib045_svt_v4.4/gsclib045/celtic/fast.cdb
[11/20 16:51:42     51s]  
[11/20 16:51:42     51s] Start AAE Lib Loading. (MEM=1870.49)
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:43     51s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 16:51:43     51s] Type 'man IMPESI-3311' for more detail.
[11/20 16:51:44     52s] End AAE Lib Loading. (MEM=1978.62 CPU=0:00:00.7 Real=0:00:02.0)
[11/20 16:51:44     52s] End AAE Lib Interpolated Model. (MEM=1978.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_15/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_14/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_13/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_12/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_11/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_10/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_9/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_8/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_7/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_6/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_5/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_4/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_3/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_2/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_1/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/data_out_reg_0/Q (cell SDFFRHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/digit_out_reg_7/Q (cell SDFFSHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/digit_out_reg_6/Q (cell SDFFSHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/DIGIT_REG_INST/digit_out_reg_5/Q (cell SDFFSHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/digit_out_reg_4/Q (cell SDFFSHQX1) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 16:51:46     52s] Type 'man IMPMSMV-1810' for more detail.
[11/20 16:51:46     52s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/20 16:51:46     52s] To increase the message display limit, refer to the product command reference manual.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'PDIDGZ' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'pllclk' does not have characterized noise model(s) for 'pllclk' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'SDFFNX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'SDFFNRX1' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'SDFFNXL' does not have characterized noise model(s) for 'tsmc18' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'PDO04CDG' does not have characterized noise model(s) for 'tpz973g' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'rom_512x16A' does not have characterized noise model(s) for 'rom_512x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'ram_128x16A' does not have characterized noise model(s) for 'ram_128x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:47     52s] **WARN: (IMPESI-3086):	The cell 'ram_256x16A' does not have characterized noise model(s) for 'ram_256x16A' lib(s). Missing noise information could compromise the accuracy of analysis.
[11/20 16:51:47     52s] Type 'man IMPESI-3086' for more detail.
[11/20 16:51:48     53s] Total number of fetched objects 6164
[11/20 16:51:48     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:51:48     53s] End delay calculation. (MEM=2027.91 CPU=0:00:00.8 REAL=0:00:02.0)
[11/20 16:51:48     53s] End delay calculation (fullDC). (MEM=1991.3 CPU=0:00:01.7 REAL=0:00:06.0)
[11/20 16:51:48     53s] *** CDM Built up (cpu=0:00:01.9  real=0:00:06.0  mem= 1991.3M) ***
[11/20 16:51:48     53s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:06.0 totSessionCpu=0:00:53.5 mem=1991.3M)
[11/20 16:51:49     53s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.622  |
|           TNS (ns):| -11.487 |
|    Violating Paths:|    9    |
|          All Paths:|   228   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.181   |      8 (8)       |
|   max_tran     |    65 (1945)     |   -3.833   |    65 (1945)     |
|   max_fanout   |    125 (125)     |    -525    |    127 (127)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2006.6M, EPOCH TIME: 1763637709.939141
[11/20 16:51:49     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:49     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:49     53s] 
[11/20 16:51:49     53s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:49     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2006.6M, EPOCH TIME: 1763637709.949376
[11/20 16:51:49     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:51:49     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:49     53s] Density: 48.614%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:12, mem = 1296.9M, totSessionCpu=0:00:54 **
[11/20 16:51:49     53s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.0/0:00:12.6 (0.5), totSession cpu/real = 0:00:53.6/0:06:08.9 (0.1), mem = 1968.6M
[11/20 16:51:49     53s] 
[11/20 16:51:49     53s] =============================================================================================
[11/20 16:51:49     53s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.15-s110_1
[11/20 16:51:49     53s] =============================================================================================
[11/20 16:51:49     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:51:49     53s] ---------------------------------------------------------------------------------------------
[11/20 16:51:49     53s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:51:49     53s] [ OptSummaryReport       ]      1   0:00:00.2  (   1.2 % )     0:00:07.6 /  0:00:02.2    0.3
[11/20 16:51:49     53s] [ DrvReport              ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.1    0.2
[11/20 16:51:49     53s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[11/20 16:51:49     53s] [ LibAnalyzerInit        ]      2   0:00:03.4  (  27.3 % )     0:00:03.4 /  0:00:03.2    0.9
[11/20 16:51:49     53s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:51:49     53s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:51:49     53s] [ EarlyGlobalRoute       ]      1   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    0.8
[11/20 16:51:49     53s] [ ExtractRC              ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.4
[11/20 16:51:49     53s] [ TimingUpdate           ]      1   0:00:00.4  (   3.2 % )     0:00:06.6 /  0:00:02.1    0.3
[11/20 16:51:49     53s] [ FullDelayCalc          ]      1   0:00:06.1  (  48.7 % )     0:00:06.1 /  0:00:01.9    0.3
[11/20 16:51:49     53s] [ TimingReport           ]      1   0:00:00.6  (   5.1 % )     0:00:00.6 /  0:00:00.0    0.0
[11/20 16:51:49     53s] [ MISC                   ]          0:00:01.1  (   8.8 % )     0:00:01.1 /  0:00:00.3    0.3
[11/20 16:51:49     53s] ---------------------------------------------------------------------------------------------
[11/20 16:51:49     53s]  InitOpt #1 TOTAL                   0:00:12.6  ( 100.0 % )     0:00:12.6 /  0:00:06.0    0.5
[11/20 16:51:49     53s] ---------------------------------------------------------------------------------------------
[11/20 16:51:49     53s] 
[11/20 16:51:49     53s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/20 16:51:49     53s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/20 16:51:49     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.6 mem=1968.6M
[11/20 16:51:50     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1968.6M, EPOCH TIME: 1763637710.019218
[11/20 16:51:50     53s] Processing tracks to init pin-track alignment.
[11/20 16:51:50     53s] z: 2, totalTracks: 1
[11/20 16:51:50     53s] z: 4, totalTracks: 1
[11/20 16:51:50     53s] z: 6, totalTracks: 1
[11/20 16:51:50     53s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:51:50     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1968.6M, EPOCH TIME: 1763637710.024064
[11/20 16:51:50     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:50     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:50     53s] 
[11/20 16:51:50     53s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:50     53s] OPERPROF:     Starting CMU at level 3, MEM:1968.6M, EPOCH TIME: 1763637710.033677
[11/20 16:51:50     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1968.6M, EPOCH TIME: 1763637710.034144
[11/20 16:51:50     53s] 
[11/20 16:51:50     53s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:51:50     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1968.6M, EPOCH TIME: 1763637710.034783
[11/20 16:51:50     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1968.6M, EPOCH TIME: 1763637710.034826
[11/20 16:51:50     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1968.6M, EPOCH TIME: 1763637710.034864
[11/20 16:51:50     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1968.6MB).
[11/20 16:51:50     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1968.6M, EPOCH TIME: 1763637710.035475
[11/20 16:51:50     53s] TotalInstCnt at PhyDesignMc Initialization: 5551
[11/20 16:51:50     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.7 mem=1969.6M
[11/20 16:51:50     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1969.6M, EPOCH TIME: 1763637710.059279
[11/20 16:51:50     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:336).
[11/20 16:51:50     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:50     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:50     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:50     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1969.6M, EPOCH TIME: 1763637710.068405
[11/20 16:51:50     53s] TotalInstCnt at PhyDesignMc Destruction: 5551
[11/20 16:51:50     53s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/20 16:51:50     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.7 mem=1969.6M
[11/20 16:51:50     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1969.6M, EPOCH TIME: 1763637710.068751
[11/20 16:51:50     53s] Processing tracks to init pin-track alignment.
[11/20 16:51:50     53s] z: 2, totalTracks: 1
[11/20 16:51:50     53s] z: 4, totalTracks: 1
[11/20 16:51:50     53s] z: 6, totalTracks: 1
[11/20 16:51:50     53s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:51:50     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1969.6M, EPOCH TIME: 1763637710.073385
[11/20 16:51:50     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:50     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:50     53s] 
[11/20 16:51:50     53s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:50     53s] OPERPROF:     Starting CMU at level 3, MEM:1969.6M, EPOCH TIME: 1763637710.082886
[11/20 16:51:50     53s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1969.6M, EPOCH TIME: 1763637710.083361
[11/20 16:51:50     53s] 
[11/20 16:51:50     53s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:51:50     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1969.6M, EPOCH TIME: 1763637710.083986
[11/20 16:51:50     53s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1969.6M, EPOCH TIME: 1763637710.084024
[11/20 16:51:50     53s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1969.6M, EPOCH TIME: 1763637710.084062
[11/20 16:51:50     53s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1969.6MB).
[11/20 16:51:50     53s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:1969.6M, EPOCH TIME: 1763637710.084702
[11/20 16:51:50     53s] TotalInstCnt at PhyDesignMc Initialization: 5551
[11/20 16:51:50     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.7 mem=1969.6M
[11/20 16:51:50     53s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1969.6M, EPOCH TIME: 1763637710.090351
[11/20 16:51:50     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:336).
[11/20 16:51:50     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:50     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:50     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:50     53s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.009, MEM:1969.6M, EPOCH TIME: 1763637710.099346
[11/20 16:51:50     53s] TotalInstCnt at PhyDesignMc Destruction: 5551
[11/20 16:51:50     53s] *** Starting optimizing excluded clock nets MEM= 1969.6M) ***
[11/20 16:51:50     53s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1969.6M) ***
[11/20 16:51:50     53s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[11/20 16:51:50     53s] Begin: GigaOpt Route Type Constraints Refinement
[11/20 16:51:50     53s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.7/0:06:09.3 (0.1), mem = 1969.6M
[11/20 16:51:50     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3364.1
[11/20 16:51:50     53s] ### Creating RouteCongInterface, started
[11/20 16:51:50     53s] ### Creating TopoMgr, started
[11/20 16:51:50     53s] ### Creating TopoMgr, finished
[11/20 16:51:50     53s] #optDebug: Start CG creation (mem=1969.6M)
[11/20 16:51:50     53s]  ...initializing CG  maxDriveDist 2396.159000 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 239.615500 
[11/20 16:51:50     53s] (cpu=0:00:00.1, mem=2086.8M)
[11/20 16:51:50     53s]  ...processing cgPrt (cpu=0:00:00.1, mem=2086.8M)
[11/20 16:51:50     53s]  ...processing cgEgp (cpu=0:00:00.1, mem=2086.8M)
[11/20 16:51:50     53s]  ...processing cgPbk (cpu=0:00:00.1, mem=2086.8M)
[11/20 16:51:50     53s]  ...processing cgNrb(cpu=0:00:00.1, mem=2086.8M)
[11/20 16:51:50     53s]  ...processing cgObs (cpu=0:00:00.1, mem=2086.8M)
[11/20 16:51:50     53s]  ...processing cgCon (cpu=0:00:00.1, mem=2086.8M)
[11/20 16:51:50     53s]  ...processing cgPdm (cpu=0:00:00.1, mem=2086.8M)
[11/20 16:51:50     53s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2086.8M)
[11/20 16:51:50     53s] 
[11/20 16:51:50     53s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[11/20 16:51:50     53s] 
[11/20 16:51:50     53s] #optDebug: {0, 1.000}
[11/20 16:51:50     53s] ### Creating RouteCongInterface, finished
[11/20 16:51:50     53s] Updated routing constraints on 0 nets.
[11/20 16:51:50     53s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3364.1
[11/20 16:51:50     53s] Bottom Preferred Layer:
[11/20 16:51:50     53s]     None
[11/20 16:51:50     53s] Via Pillar Rule:
[11/20 16:51:50     53s]     None
[11/20 16:51:50     53s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.5 (0.4), totSession cpu/real = 0:00:53.9/0:06:09.7 (0.1), mem = 2086.8M
[11/20 16:51:50     53s] 
[11/20 16:51:50     53s] =============================================================================================
[11/20 16:51:50     53s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.15-s110_1
[11/20 16:51:50     53s] =============================================================================================
[11/20 16:51:50     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:51:50     53s] ---------------------------------------------------------------------------------------------
[11/20 16:51:50     53s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (  94.9 % )     0:00:00.4 /  0:00:00.2    0.4
[11/20 16:51:50     53s] [ MISC                   ]          0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    0.4
[11/20 16:51:50     53s] ---------------------------------------------------------------------------------------------
[11/20 16:51:50     53s]  CongRefineRouteType #1 TOTAL       0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.2    0.4
[11/20 16:51:50     53s] ---------------------------------------------------------------------------------------------
[11/20 16:51:50     53s] 
[11/20 16:51:50     53s] End: GigaOpt Route Type Constraints Refinement
[11/20 16:51:50     53s] The useful skew maximum allowed delay is: 0.3
[11/20 16:51:51     53s] Deleting Lib Analyzer.
[11/20 16:51:51     54s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:54.0/0:06:10.2 (0.1), mem = 2032.8M
[11/20 16:51:51     54s] Info: 57 io nets excluded
[11/20 16:51:51     54s] Info: 6 clock nets excluded from IPO operation.
[11/20 16:51:51     54s] ### Creating LA Mngr. totSessionCpu=0:00:54.0 mem=2032.8M
[11/20 16:51:51     54s] ### Creating LA Mngr, finished. totSessionCpu=0:00:54.0 mem=2032.8M
[11/20 16:51:51     54s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/20 16:51:51     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3364.2
[11/20 16:51:51     54s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/20 16:51:51     54s] ### Creating PhyDesignMc. totSessionCpu=0:00:54.0 mem=2032.8M
[11/20 16:51:51     54s] OPERPROF: Starting DPlace-Init at level 1, MEM:2032.8M, EPOCH TIME: 1763637711.718581
[11/20 16:51:51     54s] Processing tracks to init pin-track alignment.
[11/20 16:51:51     54s] z: 2, totalTracks: 1
[11/20 16:51:51     54s] z: 4, totalTracks: 1
[11/20 16:51:51     54s] z: 6, totalTracks: 1
[11/20 16:51:51     54s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:51:51     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2032.8M, EPOCH TIME: 1763637711.723540
[11/20 16:51:51     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:51     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:51     54s] 
[11/20 16:51:51     54s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:51     54s] OPERPROF:     Starting CMU at level 3, MEM:2032.8M, EPOCH TIME: 1763637711.733116
[11/20 16:51:51     54s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2032.8M, EPOCH TIME: 1763637711.733587
[11/20 16:51:51     54s] 
[11/20 16:51:51     54s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:51:51     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2032.8M, EPOCH TIME: 1763637711.734210
[11/20 16:51:51     54s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2032.8M, EPOCH TIME: 1763637711.734250
[11/20 16:51:51     54s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2032.8M, EPOCH TIME: 1763637711.734288
[11/20 16:51:51     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2032.8MB).
[11/20 16:51:51     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:2032.8M, EPOCH TIME: 1763637711.734904
[11/20 16:51:51     54s] TotalInstCnt at PhyDesignMc Initialization: 5551
[11/20 16:51:51     54s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:54.1 mem=2032.8M
[11/20 16:51:51     54s] 
[11/20 16:51:51     54s] Footprint cell information for calculating maxBufDist
[11/20 16:51:51     54s] *info: There are 17 candidate Buffer cells
[11/20 16:51:51     54s] *info: There are 15 candidate Inverter cells
[11/20 16:51:51     54s] 
[11/20 16:51:52     54s] #optDebug: Start CG creation (mem=2032.8M)
[11/20 16:51:52     54s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 5.040000 defLenToSkip 35.280000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 35.280000 
[11/20 16:51:52     54s] (cpu=0:00:00.2, mem=2087.4M)
[11/20 16:51:52     54s]  ...processing cgPrt (cpu=0:00:00.2, mem=2087.4M)
[11/20 16:51:52     54s]  ...processing cgEgp (cpu=0:00:00.2, mem=2087.4M)
[11/20 16:51:52     54s]  ...processing cgPbk (cpu=0:00:00.2, mem=2087.4M)
[11/20 16:51:52     54s]  ...processing cgNrb(cpu=0:00:00.2, mem=2087.4M)
[11/20 16:51:52     54s]  ...processing cgObs (cpu=0:00:00.2, mem=2087.4M)
[11/20 16:51:52     54s]  ...processing cgCon (cpu=0:00:00.2, mem=2087.4M)
[11/20 16:51:52     54s]  ...processing cgPdm (cpu=0:00:00.2, mem=2087.4M)
[11/20 16:51:52     54s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2087.4M)
[11/20 16:51:52     54s] ### Creating RouteCongInterface, started
[11/20 16:51:52     54s] 
[11/20 16:51:52     54s] Creating Lib Analyzer ...
[11/20 16:51:52     54s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/20 16:51:52     54s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/20 16:51:52     54s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/20 16:51:52     54s] 
[11/20 16:51:52     54s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 16:51:53     55s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:55.8 mem=2103.4M
[11/20 16:51:53     55s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:55.8 mem=2103.4M
[11/20 16:51:53     55s] Creating Lib Analyzer, finished. 
[11/20 16:51:53     55s] 
[11/20 16:51:53     55s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[11/20 16:51:53     55s] 
[11/20 16:51:53     55s] #optDebug: {0, 1.000}
[11/20 16:51:53     55s] ### Creating RouteCongInterface, finished
[11/20 16:51:53     55s] {MG  {5 0 60 1.14438} }
[11/20 16:51:54     56s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2122.5M, EPOCH TIME: 1763637714.732039
[11/20 16:51:54     56s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.024, MEM:2122.5M, EPOCH TIME: 1763637714.756203
[11/20 16:51:54     56s] 
[11/20 16:51:54     56s] Netlist preparation processing... 
[11/20 16:51:55     56s] Removed 1 instance
[11/20 16:51:55     56s] *info: Marking 0 isolation instances dont touch
[11/20 16:51:55     56s] *info: Marking 0 level shifter instances dont touch
[11/20 16:51:55     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2141.6M, EPOCH TIME: 1763637715.644114
[11/20 16:51:55     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5887).
[11/20 16:51:55     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:55     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:55     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:55     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2051.6M, EPOCH TIME: 1763637715.654395
[11/20 16:51:55     56s] TotalInstCnt at PhyDesignMc Destruction: 5550
[11/20 16:51:55     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3364.2
[11/20 16:51:55     56s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:04.4 (0.5), totSession cpu/real = 0:00:56.0/0:06:14.6 (0.1), mem = 2051.6M
[11/20 16:51:55     56s] 
[11/20 16:51:55     56s] =============================================================================================
[11/20 16:51:55     56s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.15-s110_1
[11/20 16:51:55     56s] =============================================================================================
[11/20 16:51:55     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:51:55     56s] ---------------------------------------------------------------------------------------------
[11/20 16:51:55     56s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  32.1 % )     0:00:01.4 /  0:00:01.4    1.0
[11/20 16:51:55     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:51:55     56s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.0    0.3
[11/20 16:51:55     56s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    0.2
[11/20 16:51:55     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:01.4 /  0:00:01.4    1.0
[11/20 16:51:55     56s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   8.6 % )     0:00:00.4 /  0:00:00.3    0.9
[11/20 16:51:55     56s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.1
[11/20 16:51:55     56s] [ IncrDelayCalc          ]      3   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.0    0.1
[11/20 16:51:55     56s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:51:55     56s] [ MISC                   ]          0:00:02.3  (  51.5 % )     0:00:02.3 /  0:00:00.2    0.1
[11/20 16:51:55     56s] ---------------------------------------------------------------------------------------------
[11/20 16:51:55     56s]  SimplifyNetlist #1 TOTAL           0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:02.0    0.5
[11/20 16:51:55     56s] ---------------------------------------------------------------------------------------------
[11/20 16:51:55     56s] 
[11/20 16:51:55     56s] Deleting Lib Analyzer.
[11/20 16:51:55     56s] Begin: GigaOpt high fanout net optimization
[11/20 16:51:55     56s] GigaOpt HFN: use maxLocalDensity 1.2
[11/20 16:51:55     56s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/20 16:51:55     56s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.1/0:06:14.9 (0.1), mem = 2051.6M
[11/20 16:51:55     56s] Info: 57 io nets excluded
[11/20 16:51:55     56s] Info: 6 clock nets excluded from IPO operation.
[11/20 16:51:55     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3364.3
[11/20 16:51:55     56s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/20 16:51:55     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.1 mem=2051.6M
[11/20 16:51:55     56s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/20 16:51:55     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:2051.6M, EPOCH TIME: 1763637715.920873
[11/20 16:51:55     56s] Processing tracks to init pin-track alignment.
[11/20 16:51:55     56s] z: 2, totalTracks: 1
[11/20 16:51:55     56s] z: 4, totalTracks: 1
[11/20 16:51:55     56s] z: 6, totalTracks: 1
[11/20 16:51:55     56s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:51:55     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2051.6M, EPOCH TIME: 1763637715.925694
[11/20 16:51:55     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:55     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:55     56s] 
[11/20 16:51:55     56s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:55     56s] OPERPROF:     Starting CMU at level 3, MEM:2051.6M, EPOCH TIME: 1763637715.935277
[11/20 16:51:55     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2051.6M, EPOCH TIME: 1763637715.935768
[11/20 16:51:55     56s] 
[11/20 16:51:55     56s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:51:55     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2051.6M, EPOCH TIME: 1763637715.936390
[11/20 16:51:55     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2051.6M, EPOCH TIME: 1763637715.936430
[11/20 16:51:55     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2051.6M, EPOCH TIME: 1763637715.936467
[11/20 16:51:55     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2051.6MB).
[11/20 16:51:55     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:2051.6M, EPOCH TIME: 1763637715.937095
[11/20 16:51:55     56s] TotalInstCnt at PhyDesignMc Initialization: 5550
[11/20 16:51:55     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.2 mem=2051.6M
[11/20 16:51:55     56s] ### Creating RouteCongInterface, started
[11/20 16:51:55     56s] 
[11/20 16:51:55     56s] Creating Lib Analyzer ...
[11/20 16:51:55     56s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/20 16:51:55     56s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/20 16:51:55     56s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/20 16:51:55     56s] 
[11/20 16:51:55     56s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 16:51:57     57s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:57.6 mem=2051.6M
[11/20 16:51:57     57s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:57.6 mem=2051.6M
[11/20 16:51:57     57s] Creating Lib Analyzer, finished. 
[11/20 16:51:57     57s] 
[11/20 16:51:57     57s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[11/20 16:51:57     57s] 
[11/20 16:51:57     57s] #optDebug: {0, 1.000}
[11/20 16:51:57     57s] ### Creating RouteCongInterface, finished
[11/20 16:51:57     57s] {MG  {5 0 60 1.14438} }
[11/20 16:51:57     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:51:57     57s] [GPS-DRV] Optimizer parameters ============================= 
[11/20 16:51:57     57s] [GPS-DRV] maxDensity (design): 0.95
[11/20 16:51:57     57s] [GPS-DRV] maxLocalDensity: 1.2
[11/20 16:51:57     57s] [GPS-DRV] All active and enabled setup views
[11/20 16:51:57     57s] [GPS-DRV]     dtmf_view_setup
[11/20 16:51:57     57s] [GPS-DRV] maxTran off
[11/20 16:51:57     57s] [GPS-DRV] maxCap off
[11/20 16:51:57     57s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/20 16:51:57     57s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/20 16:51:57     57s] [GPS-DRV] timing-driven DRV settings
[11/20 16:51:57     57s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/20 16:51:57     57s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2108.8M, EPOCH TIME: 1763637717.727725
[11/20 16:51:57     57s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2108.8M, EPOCH TIME: 1763637717.727865
[11/20 16:51:57     57s] +---------+---------+--------+--------+------------+--------+
[11/20 16:51:57     57s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/20 16:51:57     57s] +---------+---------+--------+--------+------------+--------+
[11/20 16:51:57     57s] |   48.61%|        -|  -2.622| -11.487|   0:00:00.0| 2108.8M|
[11/20 16:51:57     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:51:58     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:51:58     57s] |   48.74%|       10|  -2.622| -11.487|   0:00:01.0| 2157.5M|
[11/20 16:51:58     57s] +---------+---------+--------+--------+------------+--------+
[11/20 16:51:58     57s] 
[11/20 16:51:58     57s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=2157.5M) ***
[11/20 16:51:58     57s] Bottom Preferred Layer:
[11/20 16:51:58     57s]     None
[11/20 16:51:58     57s] Via Pillar Rule:
[11/20 16:51:58     57s]     None
[11/20 16:51:58     57s] Total-nets :: 5928, Stn-nets :: 69, ratio :: 1.16397 %, Total-len 332147, Stn-len 8447.93
[11/20 16:51:58     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2138.5M, EPOCH TIME: 1763637718.361203
[11/20 16:51:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5896).
[11/20 16:51:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:58     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:58     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:58     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2067.5M, EPOCH TIME: 1763637718.371620
[11/20 16:51:58     57s] TotalInstCnt at PhyDesignMc Destruction: 5560
[11/20 16:51:58     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3364.3
[11/20 16:51:58     57s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:02.5 (0.7), totSession cpu/real = 0:00:58.0/0:06:17.3 (0.2), mem = 2067.5M
[11/20 16:51:58     57s] 
[11/20 16:51:58     57s] =============================================================================================
[11/20 16:51:58     57s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.15-s110_1
[11/20 16:51:58     57s] =============================================================================================
[11/20 16:51:58     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:51:58     57s] ---------------------------------------------------------------------------------------------
[11/20 16:51:58     57s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:51:58     57s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  57.2 % )     0:00:01.4 /  0:00:01.4    1.0
[11/20 16:51:58     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:51:58     57s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:51:58     57s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:51:58     57s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:01.4 /  0:00:01.4    1.0
[11/20 16:51:58     57s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:51:58     57s] [ OptimizationStep       ]      1   0:00:00.0  (   1.5 % )     0:00:00.5 /  0:00:00.1    0.2
[11/20 16:51:58     57s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.1    0.2
[11/20 16:51:58     57s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:51:58     57s] [ OptEval                ]      1   0:00:00.2  (   8.1 % )     0:00:00.2 /  0:00:00.0    0.1
[11/20 16:51:58     57s] [ OptCommit              ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.0    0.2
[11/20 16:51:58     57s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.0    0.3
[11/20 16:51:58     57s] [ IncrDelayCalc          ]      2   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.0    0.4
[11/20 16:51:58     57s] [ DrvFindVioNets         ]      3   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.0    0.2
[11/20 16:51:58     57s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:51:58     57s] [ MISC                   ]          0:00:00.4  (  16.5 % )     0:00:00.4 /  0:00:00.3    0.6
[11/20 16:51:58     57s] ---------------------------------------------------------------------------------------------
[11/20 16:51:58     57s]  DrvOpt #1 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:01.8    0.7
[11/20 16:51:58     57s] ---------------------------------------------------------------------------------------------
[11/20 16:51:58     57s] 
[11/20 16:51:58     57s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/20 16:51:58     57s] End: GigaOpt high fanout net optimization
[11/20 16:51:58     57s] Begin: GigaOpt DRV Optimization
[11/20 16:51:58     57s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/20 16:51:58     57s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:58.0/0:06:17.3 (0.2), mem = 2067.5M
[11/20 16:51:58     57s] Info: 57 io nets excluded
[11/20 16:51:58     57s] Info: 6 clock nets excluded from IPO operation.
[11/20 16:51:58     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3364.4
[11/20 16:51:58     57s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/20 16:51:58     57s] ### Creating PhyDesignMc. totSessionCpu=0:00:58.0 mem=2067.5M
[11/20 16:51:58     57s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/20 16:51:58     57s] OPERPROF: Starting DPlace-Init at level 1, MEM:2067.5M, EPOCH TIME: 1763637718.381629
[11/20 16:51:58     57s] Processing tracks to init pin-track alignment.
[11/20 16:51:58     57s] z: 2, totalTracks: 1
[11/20 16:51:58     57s] z: 4, totalTracks: 1
[11/20 16:51:58     57s] z: 6, totalTracks: 1
[11/20 16:51:58     57s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:51:58     58s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2067.5M, EPOCH TIME: 1763637718.386467
[11/20 16:51:58     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:58     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:51:58     58s] 
[11/20 16:51:58     58s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:51:58     58s] OPERPROF:     Starting CMU at level 3, MEM:2067.5M, EPOCH TIME: 1763637718.396253
[11/20 16:51:58     58s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2067.5M, EPOCH TIME: 1763637718.396777
[11/20 16:51:58     58s] 
[11/20 16:51:58     58s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:51:58     58s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2067.5M, EPOCH TIME: 1763637718.397403
[11/20 16:51:58     58s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2067.5M, EPOCH TIME: 1763637718.397443
[11/20 16:51:58     58s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2067.5M, EPOCH TIME: 1763637718.397480
[11/20 16:51:58     58s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2067.5MB).
[11/20 16:51:58     58s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:2067.5M, EPOCH TIME: 1763637718.398139
[11/20 16:51:58     58s] TotalInstCnt at PhyDesignMc Initialization: 5560
[11/20 16:51:58     58s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:58.0 mem=2067.5M
[11/20 16:51:58     58s] ### Creating RouteCongInterface, started
[11/20 16:51:58     58s] 
[11/20 16:51:58     58s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[11/20 16:51:58     58s] 
[11/20 16:51:58     58s] #optDebug: {0, 1.000}
[11/20 16:51:58     58s] ### Creating RouteCongInterface, finished
[11/20 16:51:58     58s] {MG  {5 0 60 1.14438} }
[11/20 16:51:58     58s] [GPS-DRV] Optimizer parameters ============================= 
[11/20 16:51:58     58s] [GPS-DRV] maxDensity (design): 0.95
[11/20 16:51:58     58s] [GPS-DRV] maxLocalDensity: 1.2
[11/20 16:51:58     58s] [GPS-DRV] All active and enabled setup views
[11/20 16:51:58     58s] [GPS-DRV]     dtmf_view_setup
[11/20 16:51:58     58s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/20 16:51:58     58s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/20 16:51:58     58s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/20 16:51:58     58s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/20 16:51:58     58s] [GPS-DRV] timing-driven DRV settings
[11/20 16:51:58     58s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/20 16:51:58     58s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2124.7M, EPOCH TIME: 1763637718.681706
[11/20 16:51:58     58s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2124.7M, EPOCH TIME: 1763637718.681820
[11/20 16:51:58     58s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:51:58     58s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/20 16:51:58     58s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:51:58     58s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/20 16:51:58     58s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:51:58     58s] Info: violation cost 1347.726318 (cap = 4.862950, tran = 1342.863403, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:51:58     58s] |   119|  2382|    -4.37|    36|    36|    -0.24|   134|   134|     0|     0|    -2.62|   -11.49|       0|       0|       0| 48.74%|          |         |
[11/20 16:52:00     59s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:52:00     59s] |     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|    -1.66|    -9.95|      67|       0|      52| 49.17%| 0:00:02.0|  2155.4M|
[11/20 16:52:00     59s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:52:00     59s] |     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|    -1.66|    -9.95|       0|       0|       0| 49.17%| 0:00:00.0|  2155.4M|
[11/20 16:52:00     59s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:52:00     59s] Bottom Preferred Layer:
[11/20 16:52:00     59s]     None
[11/20 16:52:00     59s] Via Pillar Rule:
[11/20 16:52:00     59s]     None
[11/20 16:52:00     59s] 
[11/20 16:52:00     59s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:02.0 mem=2155.4M) ***
[11/20 16:52:00     59s] 
[11/20 16:52:00     59s] Total-nets :: 5995, Stn-nets :: 69, ratio :: 1.15096 %, Total-len 332124, Stn-len 8447.93
[11/20 16:52:00     59s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2136.3M, EPOCH TIME: 1763637720.629390
[11/20 16:52:00     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5963).
[11/20 16:52:00     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:00     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:00     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:00     59s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2070.3M, EPOCH TIME: 1763637720.639468
[11/20 16:52:00     59s] TotalInstCnt at PhyDesignMc Destruction: 5627
[11/20 16:52:00     59s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3364.4
[11/20 16:52:00     59s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:02.3 (0.8), totSession cpu/real = 0:00:59.8/0:06:19.6 (0.2), mem = 2070.3M
[11/20 16:52:00     59s] 
[11/20 16:52:00     59s] =============================================================================================
[11/20 16:52:00     59s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.15-s110_1
[11/20 16:52:00     59s] =============================================================================================
[11/20 16:52:00     59s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:52:00     59s] ---------------------------------------------------------------------------------------------
[11/20 16:52:00     59s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:00     59s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:00     59s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:00     59s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:00     59s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:00     59s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:00     59s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.9 /  0:00:01.5    0.8
[11/20 16:52:00     59s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:01.8 /  0:00:01.4    0.8
[11/20 16:52:00     59s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:00     59s] [ OptEval                ]      4   0:00:00.4  (  17.6 % )     0:00:00.4 /  0:00:00.4    1.0
[11/20 16:52:00     59s] [ OptCommit              ]      4   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.0    0.5
[11/20 16:52:00     59s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   1.8 % )     0:00:01.2 /  0:00:00.8    0.7
[11/20 16:52:00     59s] [ IncrDelayCalc          ]     56   0:00:01.1  (  49.7 % )     0:00:01.1 /  0:00:00.8    0.7
[11/20 16:52:00     59s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.3
[11/20 16:52:00     59s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.3
[11/20 16:52:00     59s] [ IncrTimingUpdate       ]      4   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:52:00     59s] [ MISC                   ]          0:00:00.3  (  11.5 % )     0:00:00.3 /  0:00:00.3    1.0
[11/20 16:52:00     59s] ---------------------------------------------------------------------------------------------
[11/20 16:52:00     59s]  DrvOpt #2 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:01.8    0.8
[11/20 16:52:00     59s] ---------------------------------------------------------------------------------------------
[11/20 16:52:00     59s] 
[11/20 16:52:00     59s] End: GigaOpt DRV Optimization
[11/20 16:52:00     59s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/20 16:52:00     59s] **optDesign ... cpu = 0:00:12, real = 0:00:23, mem = 1378.7M, totSessionCpu=0:01:00 **
[11/20 16:52:00     59s] 
[11/20 16:52:00     59s] Active setup views:
[11/20 16:52:00     59s]  dtmf_view_setup
[11/20 16:52:00     59s]   Dominating endpoints: 0
[11/20 16:52:00     59s]   Dominating TNS: -0.000
[11/20 16:52:00     59s] 
[11/20 16:52:00     59s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 16:52:00     59s] Deleting Lib Analyzer.
[11/20 16:52:00     59s] Begin: GigaOpt Global Optimization
[11/20 16:52:00     59s] *info: use new DP (enabled)
[11/20 16:52:00     59s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/20 16:52:00     59s] Info: 57 io nets excluded
[11/20 16:52:00     59s] Info: 6 clock nets excluded from IPO operation.
[11/20 16:52:00     59s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:59.9/0:06:19.7 (0.2), mem = 2108.4M
[11/20 16:52:00     59s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3364.5
[11/20 16:52:00     59s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/20 16:52:00     59s] ### Creating PhyDesignMc. totSessionCpu=0:00:59.9 mem=2108.4M
[11/20 16:52:00     59s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/20 16:52:00     59s] OPERPROF: Starting DPlace-Init at level 1, MEM:2108.4M, EPOCH TIME: 1763637720.753415
[11/20 16:52:00     59s] Processing tracks to init pin-track alignment.
[11/20 16:52:00     59s] z: 2, totalTracks: 1
[11/20 16:52:00     59s] z: 4, totalTracks: 1
[11/20 16:52:00     59s] z: 6, totalTracks: 1
[11/20 16:52:00     59s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:52:00     59s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2108.4M, EPOCH TIME: 1763637720.758366
[11/20 16:52:00     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:00     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:00     59s] 
[11/20 16:52:00     59s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:00     59s] OPERPROF:     Starting CMU at level 3, MEM:2108.4M, EPOCH TIME: 1763637720.768079
[11/20 16:52:00     59s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2108.4M, EPOCH TIME: 1763637720.768729
[11/20 16:52:00     59s] 
[11/20 16:52:00     59s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:52:00     59s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2108.4M, EPOCH TIME: 1763637720.769366
[11/20 16:52:00     59s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2108.4M, EPOCH TIME: 1763637720.769408
[11/20 16:52:00     59s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2108.4M, EPOCH TIME: 1763637720.769445
[11/20 16:52:00     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2108.4MB).
[11/20 16:52:00     59s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:2108.4M, EPOCH TIME: 1763637720.770078
[11/20 16:52:00     59s] TotalInstCnt at PhyDesignMc Initialization: 5627
[11/20 16:52:00     59s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:59.9 mem=2108.4M
[11/20 16:52:00     59s] ### Creating RouteCongInterface, started
[11/20 16:52:00     59s] 
[11/20 16:52:00     59s] Creating Lib Analyzer ...
[11/20 16:52:00     59s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/20 16:52:00     59s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/20 16:52:00     59s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/20 16:52:00     59s] 
[11/20 16:52:00     59s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 16:52:02     61s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:01 mem=2108.4M
[11/20 16:52:02     61s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:01 mem=2108.4M
[11/20 16:52:02     61s] Creating Lib Analyzer, finished. 
[11/20 16:52:02     61s] 
[11/20 16:52:02     61s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[11/20 16:52:02     61s] 
[11/20 16:52:02     61s] #optDebug: {0, 1.000}
[11/20 16:52:02     61s] ### Creating RouteCongInterface, finished
[11/20 16:52:02     61s] {MG  {5 0 60 1.14438} }
[11/20 16:52:02     61s] *info: 57 io nets excluded
[11/20 16:52:02     61s] *info: 6 clock nets excluded
[11/20 16:52:02     61s] *info: 370 no-driver nets excluded.
[11/20 16:52:02     61s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2146.6M, EPOCH TIME: 1763637722.585169
[11/20 16:52:02     61s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2146.6M, EPOCH TIME: 1763637722.585323
[11/20 16:52:02     61s] ** GigaOpt Global Opt WNS Slack -1.660  TNS Slack -9.950 
[11/20 16:52:02     61s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/20 16:52:02     61s] |  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[11/20 16:52:02     61s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/20 16:52:02     61s] |  -1.660|  -9.950|   49.17%|   0:00:00.0| 2146.6M|dtmf_view_setup|  default| tdigit[7]                                          |
[11/20 16:52:03     61s] |  -1.660|  -9.164|   49.18%|   0:00:01.0| 2170.2M|dtmf_view_setup|  default| tdigit[7]                                          |
[11/20 16:52:03     61s] |  -1.005|  -4.291|   49.20%|   0:00:00.0| 2170.2M|dtmf_view_setup|  default| tdigit[0]                                          |
[11/20 16:52:03     61s] |  -1.005|  -4.291|   49.20%|   0:00:00.0| 2170.2M|dtmf_view_setup|  default| tdigit[0]                                          |
[11/20 16:52:03     61s] |  -0.133|  -0.240|   49.23%|   0:00:00.0| 2170.2M|dtmf_view_setup|  default| tdigit[0]                                          |
[11/20 16:52:03     61s] |  -0.133|  -0.240|   49.23%|   0:00:00.0| 2170.2M|dtmf_view_setup|  default| tdigit[0]                                          |
[11/20 16:52:03     61s] |  -0.133|  -0.240|   49.23%|   0:00:00.0| 2170.2M|dtmf_view_setup|  default| tdigit[0]                                          |
[11/20 16:52:03     61s] |  -0.133|  -0.240|   49.23%|   0:00:00.0| 2170.2M|dtmf_view_setup|  default| tdigit[0]                                          |
[11/20 16:52:03     61s] |   0.000|   0.000|   49.25%|   0:00:00.0| 2170.2M|             NA|       NA| NA                                                 |
[11/20 16:52:03     61s] +--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/20 16:52:03     61s] 
[11/20 16:52:03     61s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2170.2M) ***
[11/20 16:52:03     61s] 
[11/20 16:52:03     61s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2170.2M) ***
[11/20 16:52:03     61s] Bottom Preferred Layer:
[11/20 16:52:03     61s]     None
[11/20 16:52:03     61s] Via Pillar Rule:
[11/20 16:52:03     61s]     None
[11/20 16:52:03     61s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/20 16:52:03     61s] Total-nets :: 5999, Stn-nets :: 69, ratio :: 1.15019 %, Total-len 332122, Stn-len 8447.93
[11/20 16:52:03     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2151.1M, EPOCH TIME: 1763637723.263181
[11/20 16:52:03     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5967).
[11/20 16:52:03     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:03     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:03     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:03     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2081.1M, EPOCH TIME: 1763637723.273660
[11/20 16:52:03     61s] TotalInstCnt at PhyDesignMc Destruction: 5631
[11/20 16:52:03     61s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3364.5
[11/20 16:52:03     61s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.5 (0.8), totSession cpu/real = 0:01:02.0/0:06:22.2 (0.2), mem = 2081.1M
[11/20 16:52:03     61s] 
[11/20 16:52:03     61s] =============================================================================================
[11/20 16:52:03     61s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.15-s110_1
[11/20 16:52:03     61s] =============================================================================================
[11/20 16:52:03     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:52:03     61s] ---------------------------------------------------------------------------------------------
[11/20 16:52:03     61s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/20 16:52:03     61s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  56.4 % )     0:00:01.4 /  0:00:01.4    1.0
[11/20 16:52:03     61s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:03     61s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/20 16:52:03     61s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:03     61s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:01.5 /  0:00:01.5    1.0
[11/20 16:52:03     61s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:03     61s] [ BottleneckAnalyzerInit ]      2   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[11/20 16:52:03     61s] [ TransformInit          ]      1   0:00:00.3  (  13.3 % )     0:00:00.3 /  0:00:00.2    0.7
[11/20 16:52:03     61s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.1    0.3
[11/20 16:52:03     61s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:03     61s] [ OptEval                ]      8   0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.0    0.1
[11/20 16:52:03     61s] [ OptCommit              ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:03     61s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.7
[11/20 16:52:03     61s] [ IncrDelayCalc          ]     13   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.0    0.7
[11/20 16:52:03     61s] [ SetupOptGetWorkingSet  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:03     61s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:03     61s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:03     61s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:03     61s] [ MISC                   ]          0:00:00.3  (  10.2 % )     0:00:00.3 /  0:00:00.2    0.6
[11/20 16:52:03     61s] ---------------------------------------------------------------------------------------------
[11/20 16:52:03     61s]  GlobalOpt #1 TOTAL                 0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.1    0.8
[11/20 16:52:03     61s] ---------------------------------------------------------------------------------------------
[11/20 16:52:03     61s] 
[11/20 16:52:03     61s] End: GigaOpt Global Optimization
[11/20 16:52:03     62s] *** Timing Is met
[11/20 16:52:03     62s] *** Check timing (0:00:00.0)
[11/20 16:52:03     62s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 16:52:03     62s] Deleting Lib Analyzer.
[11/20 16:52:03     62s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/20 16:52:03     62s] Info: 57 io nets excluded
[11/20 16:52:03     62s] Info: 6 clock nets excluded from IPO operation.
[11/20 16:52:03     62s] ### Creating LA Mngr. totSessionCpu=0:01:02 mem=2081.1M
[11/20 16:52:03     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:02 mem=2081.1M
[11/20 16:52:03     62s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/20 16:52:03     62s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/20 16:52:03     62s] ### Creating PhyDesignMc. totSessionCpu=0:01:02 mem=2138.3M
[11/20 16:52:03     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:2138.3M, EPOCH TIME: 1763637723.338933
[11/20 16:52:03     62s] Processing tracks to init pin-track alignment.
[11/20 16:52:03     62s] z: 2, totalTracks: 1
[11/20 16:52:03     62s] z: 4, totalTracks: 1
[11/20 16:52:03     62s] z: 6, totalTracks: 1
[11/20 16:52:03     62s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:52:03     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2138.3M, EPOCH TIME: 1763637723.344089
[11/20 16:52:03     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:03     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:03     62s] 
[11/20 16:52:03     62s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:03     62s] OPERPROF:     Starting CMU at level 3, MEM:2138.3M, EPOCH TIME: 1763637723.354104
[11/20 16:52:03     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2138.3M, EPOCH TIME: 1763637723.354647
[11/20 16:52:03     62s] 
[11/20 16:52:03     62s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:52:03     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2138.3M, EPOCH TIME: 1763637723.355293
[11/20 16:52:03     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2138.3M, EPOCH TIME: 1763637723.355333
[11/20 16:52:03     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2138.3M, EPOCH TIME: 1763637723.355371
[11/20 16:52:03     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2138.3MB).
[11/20 16:52:03     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:2138.3M, EPOCH TIME: 1763637723.356008
[11/20 16:52:03     62s] TotalInstCnt at PhyDesignMc Initialization: 5631
[11/20 16:52:03     62s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:02 mem=2138.3M
[11/20 16:52:03     62s] Begin: Area Reclaim Optimization
[11/20 16:52:03     62s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:02.0/0:06:22.3 (0.2), mem = 2138.3M
[11/20 16:52:03     62s] 
[11/20 16:52:03     62s] Creating Lib Analyzer ...
[11/20 16:52:03     62s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/20 16:52:03     62s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/20 16:52:03     62s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/20 16:52:03     62s] 
[11/20 16:52:03     62s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 16:52:04     63s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:03 mem=2140.4M
[11/20 16:52:04     63s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:03 mem=2140.4M
[11/20 16:52:04     63s] Creating Lib Analyzer, finished. 
[11/20 16:52:04     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3364.6
[11/20 16:52:04     63s] ### Creating RouteCongInterface, started
[11/20 16:52:04     63s] 
[11/20 16:52:04     63s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[11/20 16:52:04     63s] 
[11/20 16:52:04     63s] #optDebug: {0, 1.000}
[11/20 16:52:04     63s] ### Creating RouteCongInterface, finished
[11/20 16:52:04     63s] {MG  {5 0 60 1.14438} }
[11/20 16:52:04     63s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2140.4M, EPOCH TIME: 1763637724.967864
[11/20 16:52:04     63s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2140.4M, EPOCH TIME: 1763637724.967998
[11/20 16:52:04     63s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.25
[11/20 16:52:04     63s] +---------+---------+--------+--------+------------+--------+
[11/20 16:52:04     63s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/20 16:52:04     63s] +---------+---------+--------+--------+------------+--------+
[11/20 16:52:04     63s] |   49.25%|        -|   0.000|   0.000|   0:00:00.0| 2140.4M|
[11/20 16:52:05     63s] |   49.25%|        0|   0.000|   0.000|   0:00:01.0| 2140.4M|
[11/20 16:52:05     63s] #optDebug: <stH: 5.0400 MiSeL: 180.0390>
[11/20 16:52:05     63s] |   49.25%|        0|   0.000|   0.000|   0:00:00.0| 2140.4M|
[11/20 16:52:05     64s] |   49.25%|        0|   0.000|   0.000|   0:00:00.0| 2141.4M|
[11/20 16:52:06     65s] |   48.58%|      297|   0.000|   0.000|   0:00:01.0| 2166.0M|
[11/20 16:52:06     65s] |   48.58%|        0|   0.000|   0.000|   0:00:00.0| 2166.0M|
[11/20 16:52:06     65s] #optDebug: <stH: 5.0400 MiSeL: 180.0390>
[11/20 16:52:06     65s] |   48.58%|        0|   0.000|   0.000|   0:00:00.0| 2166.0M|
[11/20 16:52:06     65s] +---------+---------+--------+--------+------------+--------+
[11/20 16:52:06     65s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 48.58
[11/20 16:52:06     65s] 
[11/20 16:52:06     65s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 291 **
[11/20 16:52:06     65s] --------------------------------------------------------------
[11/20 16:52:06     65s] |                                   | Total     | Sequential |
[11/20 16:52:06     65s] --------------------------------------------------------------
[11/20 16:52:06     65s] | Num insts resized                 |     291  |       0    |
[11/20 16:52:06     65s] | Num insts undone                  |       6  |       4    |
[11/20 16:52:06     65s] | Num insts Downsized               |     291  |       0    |
[11/20 16:52:06     65s] | Num insts Samesized               |       0  |       0    |
[11/20 16:52:06     65s] | Num insts Upsized                 |       0  |       0    |
[11/20 16:52:06     65s] | Num multiple commits+uncommits    |       0  |       -    |
[11/20 16:52:06     65s] --------------------------------------------------------------
[11/20 16:52:06     65s] Bottom Preferred Layer:
[11/20 16:52:06     65s]     None
[11/20 16:52:06     65s] Via Pillar Rule:
[11/20 16:52:06     65s]     None
[11/20 16:52:06     65s] 
[11/20 16:52:06     65s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/20 16:52:06     65s] End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
[11/20 16:52:06     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3364.6
[11/20 16:52:06     65s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:01:05.2/0:06:25.6 (0.2), mem = 2166.0M
[11/20 16:52:06     65s] 
[11/20 16:52:06     65s] =============================================================================================
[11/20 16:52:06     65s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.15-s110_1
[11/20 16:52:06     65s] =============================================================================================
[11/20 16:52:06     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:52:06     65s] ---------------------------------------------------------------------------------------------
[11/20 16:52:06     65s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:06     65s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  43.2 % )     0:00:01.4 /  0:00:01.4    1.0
[11/20 16:52:06     65s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:06     65s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:06     65s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:06     65s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:06     65s] [ OptimizationStep       ]      1   0:00:00.1  (   2.1 % )     0:00:01.6 /  0:00:01.5    0.9
[11/20 16:52:06     65s] [ OptSingleIteration     ]      6   0:00:00.0  (   1.3 % )     0:00:01.6 /  0:00:01.5    1.0
[11/20 16:52:06     65s] [ OptGetWeight           ]    164   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:06     65s] [ OptEval                ]    164   0:00:00.7  (  22.1 % )     0:00:00.7 /  0:00:00.6    0.9
[11/20 16:52:06     65s] [ OptCommit              ]    164   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.5
[11/20 16:52:06     65s] [ PostCommitDelayUpdate  ]    166   0:00:00.0  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[11/20 16:52:06     65s] [ IncrDelayCalc          ]    113   0:00:00.7  (  20.3 % )     0:00:00.7 /  0:00:00.6    0.9
[11/20 16:52:06     65s] [ IncrTimingUpdate       ]     20   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.4
[11/20 16:52:06     65s] [ MISC                   ]          0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.1
[11/20 16:52:06     65s] ---------------------------------------------------------------------------------------------
[11/20 16:52:06     65s]  AreaOpt #1 TOTAL                   0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[11/20 16:52:06     65s] ---------------------------------------------------------------------------------------------
[11/20 16:52:06     65s] 
[11/20 16:52:06     65s] Executing incremental physical updates
[11/20 16:52:06     65s] Executing incremental physical updates
[11/20 16:52:06     65s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2146.9M, EPOCH TIME: 1763637726.624638
[11/20 16:52:06     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5967).
[11/20 16:52:06     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:06     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:06     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:06     65s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2085.9M, EPOCH TIME: 1763637726.634583
[11/20 16:52:06     65s] TotalInstCnt at PhyDesignMc Destruction: 5631
[11/20 16:52:06     65s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2085.88M, totSessionCpu=0:01:05).
[11/20 16:52:06     65s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2085.9M, EPOCH TIME: 1763637726.693623
[11/20 16:52:06     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:06     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:06     65s] 
[11/20 16:52:06     65s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:06     65s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2085.9M, EPOCH TIME: 1763637726.704032
[11/20 16:52:06     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:52:06     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:06     65s] **INFO: Flow update: Design is easy to close.
[11/20 16:52:06     65s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:05.3/0:06:25.7 (0.2), mem = 2085.9M
[11/20 16:52:06     65s] 
[11/20 16:52:06     65s] *** Start incrementalPlace ***
[11/20 16:52:06     65s] User Input Parameters:
[11/20 16:52:06     65s] - Congestion Driven    : On
[11/20 16:52:06     65s] - Timing Driven        : On
[11/20 16:52:06     65s] - Area-Violation Based : On
[11/20 16:52:06     65s] - Start Rollback Level : -5
[11/20 16:52:06     65s] - Legalized            : On
[11/20 16:52:06     65s] - Window Based         : Off
[11/20 16:52:06     65s] - eDen incr mode       : Off
[11/20 16:52:06     65s] - Small incr mode      : Off
[11/20 16:52:06     65s] 
[11/20 16:52:06     65s] no activity file in design. spp won't run.
[11/20 16:52:06     65s] Effort level <high> specified for reg2reg path_group
[11/20 16:52:06     65s] No Views given, use default active views for adaptive view pruning
[11/20 16:52:06     65s] SKP will enable view:
[11/20 16:52:06     65s]   dtmf_view_setup
[11/20 16:52:06     65s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2087.9M, EPOCH TIME: 1763637726.909625
[11/20 16:52:06     65s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:2087.9M, EPOCH TIME: 1763637726.920926
[11/20 16:52:06     65s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2087.9M, EPOCH TIME: 1763637726.920983
[11/20 16:52:06     65s] Starting Early Global Route congestion estimation: mem = 2087.9M
[11/20 16:52:06     65s] (I)      ==================== Layers =====================
[11/20 16:52:06     65s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:06     65s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/20 16:52:06     65s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:06     65s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/20 16:52:06     65s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/20 16:52:06     65s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/20 16:52:06     65s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/20 16:52:06     65s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/20 16:52:06     65s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/20 16:52:06     65s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/20 16:52:06     65s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/20 16:52:06     65s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/20 16:52:06     65s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/20 16:52:06     65s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/20 16:52:06     65s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:06     65s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/20 16:52:06     65s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:06     65s] (I)      Started Import and model ( Curr Mem: 2087.88 MB )
[11/20 16:52:06     65s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:06     65s] (I)      == Non-default Options ==
[11/20 16:52:06     65s] (I)      Maximum routing layer                              : 6
[11/20 16:52:06     65s] (I)      Number of threads                                  : 1
[11/20 16:52:06     65s] (I)      Use non-blocking free Dbs wires                    : false
[11/20 16:52:06     65s] (I)      Method to set GCell size                           : row
[11/20 16:52:06     65s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/20 16:52:06     65s] (I)      Use row-based GCell size
[11/20 16:52:06     65s] (I)      Use row-based GCell align
[11/20 16:52:06     65s] (I)      layer 0 area = 0
[11/20 16:52:06     65s] (I)      layer 1 area = 0
[11/20 16:52:06     65s] (I)      layer 2 area = 0
[11/20 16:52:06     65s] (I)      layer 3 area = 0
[11/20 16:52:06     65s] (I)      layer 4 area = 0
[11/20 16:52:06     65s] (I)      layer 5 area = 0
[11/20 16:52:06     65s] (I)      GCell unit size   : 10080
[11/20 16:52:06     65s] (I)      GCell multiplier  : 1
[11/20 16:52:06     65s] (I)      GCell row height  : 10080
[11/20 16:52:06     65s] (I)      Actual row height : 10080
[11/20 16:52:06     65s] (I)      GCell align ref   : 670560 670880
[11/20 16:52:06     65s] [NR-eGR] Track table information for default rule: 
[11/20 16:52:06     65s] [NR-eGR] Metal1 has single uniform track structure
[11/20 16:52:06     65s] [NR-eGR] Metal2 has single uniform track structure
[11/20 16:52:06     65s] [NR-eGR] Metal3 has single uniform track structure
[11/20 16:52:06     65s] [NR-eGR] Metal4 has single uniform track structure
[11/20 16:52:06     65s] [NR-eGR] Metal5 has single uniform track structure
[11/20 16:52:06     65s] [NR-eGR] Metal6 has single uniform track structure
[11/20 16:52:06     65s] (I)      ================ Default via ================
[11/20 16:52:06     65s] (I)      +---+------------------+--------------------+
[11/20 16:52:06     65s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/20 16:52:06     65s] (I)      +---+------------------+--------------------+
[11/20 16:52:06     65s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/20 16:52:06     65s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/20 16:52:06     65s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/20 16:52:06     65s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/20 16:52:06     65s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/20 16:52:06     65s] (I)      +---+------------------+--------------------+
[11/20 16:52:06     65s] [NR-eGR] Read 4796 PG shapes
[11/20 16:52:06     65s] [NR-eGR] Read 0 clock shapes
[11/20 16:52:06     65s] [NR-eGR] Read 0 other shapes
[11/20 16:52:06     65s] [NR-eGR] #Routing Blockages  : 0
[11/20 16:52:06     65s] [NR-eGR] #Instance Blockages : 3227
[11/20 16:52:06     65s] [NR-eGR] #PG Blockages       : 4796
[11/20 16:52:06     65s] [NR-eGR] #Halo Blockages     : 0
[11/20 16:52:06     65s] [NR-eGR] #Boundary Blockages : 0
[11/20 16:52:06     65s] [NR-eGR] #Clock Blockages    : 0
[11/20 16:52:06     65s] [NR-eGR] #Other Blockages    : 0
[11/20 16:52:06     65s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 16:52:06     65s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 16:52:06     65s] [NR-eGR] Read 5999 nets ( ignored 0 )
[11/20 16:52:06     65s] (I)      early_global_route_priority property id does not exist.
[11/20 16:52:06     65s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/20 16:52:06     65s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/20 16:52:06     65s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/20 16:52:06     65s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/20 16:52:06     65s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/20 16:52:06     65s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/20 16:52:06     65s] (I)      Number of ignored nets                =      0
[11/20 16:52:06     65s] (I)      Number of connected nets              =      0
[11/20 16:52:06     65s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 16:52:06     65s] (I)      Number of clock nets                  =      6.  Ignored: No
[11/20 16:52:06     65s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 16:52:06     65s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 16:52:06     65s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 16:52:06     65s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 16:52:06     65s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 16:52:06     65s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/20 16:52:06     65s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/20 16:52:06     65s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[11/20 16:52:06     65s] (I)      Ndr track 0 does not exist
[11/20 16:52:06     65s] (I)      ---------------------Grid Graph Info--------------------
[11/20 16:52:06     65s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/20 16:52:06     65s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/20 16:52:06     65s] (I)      Site width          :  1320  (dbu)
[11/20 16:52:06     65s] (I)      Row height          : 10080  (dbu)
[11/20 16:52:06     65s] (I)      GCell row height    : 10080  (dbu)
[11/20 16:52:06     65s] (I)      GCell width         : 10080  (dbu)
[11/20 16:52:06     65s] (I)      GCell height        : 10080  (dbu)
[11/20 16:52:06     65s] (I)      Grid                :   300   300     6
[11/20 16:52:06     65s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/20 16:52:06     65s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[11/20 16:52:06     65s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[11/20 16:52:06     65s] (I)      Default wire width  :   460   560   560   560   560   880
[11/20 16:52:06     65s] (I)      Default wire space  :   460   560   560   560   560   920
[11/20 16:52:06     65s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/20 16:52:06     65s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/20 16:52:06     65s] (I)      First track coord   :   560   660   560   660  1680   660
[11/20 16:52:06     65s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  4.50  3.82
[11/20 16:52:06     65s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/20 16:52:06     65s] (I)      Num of masks        :     1     1     1     1     1     1
[11/20 16:52:06     65s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/20 16:52:06     65s] (I)      --------------------------------------------------------
[11/20 16:52:06     65s] 
[11/20 16:52:06     65s] [NR-eGR] ============ Routing rule table ============
[11/20 16:52:06     65s] [NR-eGR] Rule id: 0  Nets: 5942
[11/20 16:52:06     65s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/20 16:52:06     65s] (I)                    Layer     2     3     4     5     6 
[11/20 16:52:06     65s] (I)                    Pitch  1320  1120  1320  2240  2640 
[11/20 16:52:06     65s] (I)             #Used tracks     1     1     1     1     1 
[11/20 16:52:06     65s] (I)       #Fully used tracks     1     1     1     1     1 
[11/20 16:52:06     65s] [NR-eGR] ========================================
[11/20 16:52:06     65s] [NR-eGR] 
[11/20 16:52:06     65s] (I)      =============== Blocked Tracks ===============
[11/20 16:52:06     65s] (I)      +-------+---------+----------+---------------+
[11/20 16:52:06     65s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 16:52:06     65s] (I)      +-------+---------+----------+---------------+
[11/20 16:52:06     65s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 16:52:06     65s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/20 16:52:06     65s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/20 16:52:06     65s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/20 16:52:06     65s] (I)      |     5 |  405000 |   204664 |        50.53% |
[11/20 16:52:06     65s] (I)      |     6 |  343800 |   173509 |        50.47% |
[11/20 16:52:06     65s] (I)      +-------+---------+----------+---------------+
[11/20 16:52:06     65s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2102.02 MB )
[11/20 16:52:06     65s] (I)      Reset routing kernel
[11/20 16:52:06     65s] (I)      Started Global Routing ( Curr Mem: 2102.02 MB )
[11/20 16:52:06     65s] (I)      totalPins=22361  totalGlobalPin=22097 (98.82%)
[11/20 16:52:06     65s] (I)      total 2D Cap : 1355492 = (562588 H, 792904 V)
[11/20 16:52:06     65s] [NR-eGR] Layer group 1: route 5942 net(s) in layer range [2, 6]
[11/20 16:52:06     65s] (I)      
[11/20 16:52:06     65s] (I)      ============  Phase 1a Route ============
[11/20 16:52:06     65s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[11/20 16:52:06     65s] (I)      Usage: 63417 = (30014 H, 33403 V) = (5.33% H, 4.21% V) = (1.513e+05um H, 1.684e+05um V)
[11/20 16:52:06     65s] (I)      
[11/20 16:52:06     65s] (I)      ============  Phase 1b Route ============
[11/20 16:52:07     65s] (I)      Usage: 63442 = (30018 H, 33424 V) = (5.34% H, 4.22% V) = (1.513e+05um H, 1.685e+05um V)
[11/20 16:52:07     65s] (I)      Overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 3.197477e+05um
[11/20 16:52:07     65s] (I)      Congestion metric : 0.01%H 0.02%V, 0.03%HV
[11/20 16:52:07     65s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 16:52:07     65s] (I)      
[11/20 16:52:07     65s] (I)      ============  Phase 1c Route ============
[11/20 16:52:07     65s] (I)      Level2 Grid: 60 x 60
[11/20 16:52:07     65s] (I)      Usage: 63442 = (30018 H, 33424 V) = (5.34% H, 4.22% V) = (1.513e+05um H, 1.685e+05um V)
[11/20 16:52:07     65s] (I)      
[11/20 16:52:07     65s] (I)      ============  Phase 1d Route ============
[11/20 16:52:07     65s] (I)      Usage: 63462 = (30033 H, 33429 V) = (5.34% H, 4.22% V) = (1.514e+05um H, 1.685e+05um V)
[11/20 16:52:07     65s] (I)      
[11/20 16:52:07     65s] (I)      ============  Phase 1e Route ============
[11/20 16:52:07     65s] (I)      Usage: 63462 = (30033 H, 33429 V) = (5.34% H, 4.22% V) = (1.514e+05um H, 1.685e+05um V)
[11/20 16:52:07     65s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.198485e+05um
[11/20 16:52:07     65s] (I)      
[11/20 16:52:07     65s] (I)      ============  Phase 1l Route ============
[11/20 16:52:07     65s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 16:52:07     65s] (I)      Layer  2:     316851     27881        15      335633      349348    (49.00%) 
[11/20 16:52:07     65s] (I)      Layer  3:     355537     26677         1      415395      391905    (51.45%) 
[11/20 16:52:07     65s] (I)      Layer  4:     300731      9321         7      346324      338657    (50.56%) 
[11/20 16:52:07     65s] (I)      Layer  5:     206893      4409         9      176872      226778    (43.82%) 
[11/20 16:52:07     65s] (I)      Layer  6:     175576      4679         6      150734      191757    (44.01%) 
[11/20 16:52:07     65s] (I)      Total:       1355588     72967        38     1424958     1498443    (48.74%) 
[11/20 16:52:07     65s] (I)      
[11/20 16:52:07     65s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 16:52:07     65s] [NR-eGR]                        OverCon            
[11/20 16:52:07     65s] [NR-eGR]                         #Gcell     %Gcell
[11/20 16:52:07     65s] [NR-eGR]        Layer             (1-2)    OverCon
[11/20 16:52:07     65s] [NR-eGR] ----------------------------------------------
[11/20 16:52:07     65s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/20 16:52:07     65s] [NR-eGR]  Metal2 ( 2)        13( 0.03%)   ( 0.03%) 
[11/20 16:52:07     65s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[11/20 16:52:07     65s] [NR-eGR]  Metal4 ( 4)         7( 0.02%)   ( 0.02%) 
[11/20 16:52:07     65s] [NR-eGR]  Metal5 ( 5)         9( 0.02%)   ( 0.02%) 
[11/20 16:52:07     65s] [NR-eGR]  Metal6 ( 6)         6( 0.01%)   ( 0.01%) 
[11/20 16:52:07     65s] [NR-eGR] ----------------------------------------------
[11/20 16:52:07     65s] [NR-eGR]        Total        36( 0.02%)   ( 0.02%) 
[11/20 16:52:07     65s] [NR-eGR] 
[11/20 16:52:07     65s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 2103.52 MB )
[11/20 16:52:07     65s] (I)      total 2D Cap : 1361718 = (564967 H, 796751 V)
[11/20 16:52:07     65s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[11/20 16:52:07     65s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 2103.5M
[11/20 16:52:07     65s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.150, REAL:0.149, MEM:2103.5M, EPOCH TIME: 1763637727.070291
[11/20 16:52:07     65s] OPERPROF: Starting HotSpotCal at level 1, MEM:2103.5M, EPOCH TIME: 1763637727.070332
[11/20 16:52:07     65s] [hotspot] +------------+---------------+---------------+
[11/20 16:52:07     65s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 16:52:07     65s] [hotspot] +------------+---------------+---------------+
[11/20 16:52:07     65s] [hotspot] | normalized |          0.00 |          0.00 |
[11/20 16:52:07     65s] [hotspot] +------------+---------------+---------------+
[11/20 16:52:07     65s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/20 16:52:07     65s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/20 16:52:07     65s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2103.5M, EPOCH TIME: 1763637727.072855
[11/20 16:52:07     65s] 
[11/20 16:52:07     65s] === incrementalPlace Internal Loop 1 ===
[11/20 16:52:07     65s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/20 16:52:07     65s] OPERPROF: Starting IPInitSPData at level 1, MEM:2103.5M, EPOCH TIME: 1763637727.099485
[11/20 16:52:07     65s] Processing tracks to init pin-track alignment.
[11/20 16:52:07     65s] z: 2, totalTracks: 1
[11/20 16:52:07     65s] z: 4, totalTracks: 1
[11/20 16:52:07     65s] z: 6, totalTracks: 1
[11/20 16:52:07     65s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:52:07     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2103.5M, EPOCH TIME: 1763637727.111120
[11/20 16:52:07     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:07     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:07     65s] 
[11/20 16:52:07     65s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:07     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2103.5M, EPOCH TIME: 1763637727.120882
[11/20 16:52:07     65s] OPERPROF:   Starting post-place ADS at level 2, MEM:2103.5M, EPOCH TIME: 1763637727.121792
[11/20 16:52:07     65s] ADSU 0.486 -> 0.486. site 80511.000 -> 80511.000. GS 40.320
[11/20 16:52:07     65s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.013, MEM:2103.5M, EPOCH TIME: 1763637727.135035
[11/20 16:52:07     65s] OPERPROF:   Starting spMPad at level 2, MEM:2094.5M, EPOCH TIME: 1763637727.140252
[11/20 16:52:07     65s] OPERPROF:     Starting spContextMPad at level 3, MEM:2094.5M, EPOCH TIME: 1763637727.140499
[11/20 16:52:07     65s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2094.5M, EPOCH TIME: 1763637727.140535
[11/20 16:52:07     65s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.002, MEM:2094.5M, EPOCH TIME: 1763637727.142448
[11/20 16:52:07     65s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2094.5M, EPOCH TIME: 1763637727.144558
[11/20 16:52:07     65s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2094.5M, EPOCH TIME: 1763637727.144741
[11/20 16:52:07     65s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2094.5M, EPOCH TIME: 1763637727.145066
[11/20 16:52:07     65s] no activity file in design. spp won't run.
[11/20 16:52:07     65s] [spp] 0
[11/20 16:52:07     65s] [adp] 0:1:1:3
[11/20 16:52:07     65s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:2094.5M, EPOCH TIME: 1763637727.146015
[11/20 16:52:07     65s] SP #FI/SF FL/PI 0/0 5631/0
[11/20 16:52:07     65s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.030, REAL:0.047, MEM:2094.5M, EPOCH TIME: 1763637727.146931
[11/20 16:52:07     65s] PP off. flexM 0
[11/20 16:52:07     65s] OPERPROF: Starting CDPad at level 1, MEM:2094.5M, EPOCH TIME: 1763637727.160609
[11/20 16:52:07     65s] 3DP is on.
[11/20 16:52:07     65s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[11/20 16:52:07     65s] design sh 0.185. rd 0.200
[11/20 16:52:07     65s] design sh 0.184. rd 0.200
[11/20 16:52:07     65s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/20 16:52:07     65s] design sh 0.162. rd 0.200
[11/20 16:52:07     65s] CDPadU 0.762 -> 0.606. R=0.486, N=5631, GS=5.040
[11/20 16:52:07     65s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.097, MEM:2094.5M, EPOCH TIME: 1763637727.257249
[11/20 16:52:07     65s] OPERPROF: Starting InitSKP at level 1, MEM:2094.5M, EPOCH TIME: 1763637727.257323
[11/20 16:52:07     65s] no activity file in design. spp won't run.
[11/20 16:52:07     65s] no activity file in design. spp won't run.
[11/20 16:52:07     66s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[11/20 16:52:07     66s] OPERPROF: Finished InitSKP at level 1, CPU:0.360, REAL:0.360, MEM:2098.5M, EPOCH TIME: 1763637727.617519
[11/20 16:52:07     66s] NP #FI/FS/SF FL/PI: 4/71/0 5631/0
[11/20 16:52:07     66s] no activity file in design. spp won't run.
[11/20 16:52:07     66s] 
[11/20 16:52:07     66s] AB Est...
[11/20 16:52:07     66s] OPERPROF: Starting npPlace at level 1, MEM:2100.5M, EPOCH TIME: 1763637727.656347
[11/20 16:52:07     66s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.052, MEM:2119.2M, EPOCH TIME: 1763637727.708705
[11/20 16:52:07     66s] Iteration  4: Skipped, with CDP Off
[11/20 16:52:07     66s] 
[11/20 16:52:07     66s] AB Est...
[11/20 16:52:07     66s] OPERPROF: Starting npPlace at level 1, MEM:2119.2M, EPOCH TIME: 1763637727.717494
[11/20 16:52:07     66s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.019, MEM:2119.2M, EPOCH TIME: 1763637727.736378
[11/20 16:52:07     66s] Iteration  5: Skipped, with CDP Off
[11/20 16:52:07     66s] 
[11/20 16:52:07     66s] AB Est...
[11/20 16:52:07     66s] OPERPROF: Starting npPlace at level 1, MEM:2119.2M, EPOCH TIME: 1763637727.744904
[11/20 16:52:07     66s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.020, MEM:2119.2M, EPOCH TIME: 1763637727.764876
[11/20 16:52:07     66s] Iteration  6: Skipped, with CDP Off
[11/20 16:52:07     66s] OPERPROF: Starting npPlace at level 1, MEM:2119.2M, EPOCH TIME: 1763637727.811226
[11/20 16:52:08     67s] Iteration  7: Total net bbox = 2.422e+05 (1.15e+05 1.27e+05)
[11/20 16:52:08     67s]               Est.  stn bbox = 3.107e+05 (1.48e+05 1.63e+05)
[11/20 16:52:08     67s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2107.3M
[11/20 16:52:08     67s] OPERPROF: Finished npPlace at level 1, CPU:0.920, REAL:0.965, MEM:2107.3M, EPOCH TIME: 1763637728.776166
[11/20 16:52:08     67s] no activity file in design. spp won't run.
[11/20 16:52:08     67s] NP #FI/FS/SF FL/PI: 4/71/0 5631/0
[11/20 16:52:08     67s] no activity file in design. spp won't run.
[11/20 16:52:08     67s] OPERPROF: Starting npPlace at level 1, MEM:2107.3M, EPOCH TIME: 1763637728.815652
[11/20 16:52:10     68s] Iteration  8: Total net bbox = 2.363e+05 (1.14e+05 1.22e+05)
[11/20 16:52:10     68s]               Est.  stn bbox = 3.018e+05 (1.47e+05 1.55e+05)
[11/20 16:52:10     68s]               cpu = 0:00:01.2 real = 0:00:02.0 mem = 2105.3M
[11/20 16:52:10     68s] OPERPROF: Finished npPlace at level 1, CPU:1.220, REAL:1.209, MEM:2105.3M, EPOCH TIME: 1763637730.025067
[11/20 16:52:10     68s] Legalizing MH Cells... 0 / 0 (level 6)
[11/20 16:52:10     68s] No instances found in the vector
[11/20 16:52:10     68s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2105.3M, DRC: 0)
[11/20 16:52:10     68s] 0 (out of 0) MH cells were successfully legalized.
[11/20 16:52:10     68s] no activity file in design. spp won't run.
[11/20 16:52:10     68s] NP #FI/FS/SF FL/PI: 4/71/0 5631/0
[11/20 16:52:10     68s] no activity file in design. spp won't run.
[11/20 16:52:10     68s] OPERPROF: Starting npPlace at level 1, MEM:2105.3M, EPOCH TIME: 1763637730.063347
[11/20 16:52:13     71s] Iteration  9: Total net bbox = 2.424e+05 (1.20e+05 1.23e+05)
[11/20 16:52:13     71s]               Est.  stn bbox = 3.083e+05 (1.54e+05 1.55e+05)
[11/20 16:52:13     71s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 2105.3M
[11/20 16:52:13     71s] OPERPROF: Finished npPlace at level 1, CPU:3.270, REAL:3.257, MEM:2105.3M, EPOCH TIME: 1763637733.320374
[11/20 16:52:13     71s] Legalizing MH Cells... 0 / 0 (level 7)
[11/20 16:52:13     71s] No instances found in the vector
[11/20 16:52:13     71s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2105.3M, DRC: 0)
[11/20 16:52:13     71s] 0 (out of 0) MH cells were successfully legalized.
[11/20 16:52:13     71s] no activity file in design. spp won't run.
[11/20 16:52:13     71s] NP #FI/FS/SF FL/PI: 4/71/0 5631/0
[11/20 16:52:13     71s] no activity file in design. spp won't run.
[11/20 16:52:13     71s] OPERPROF: Starting npPlace at level 1, MEM:2105.3M, EPOCH TIME: 1763637733.360062
[11/20 16:52:13     71s] Starting Early Global Route supply map. mem = 2105.3M
[11/20 16:52:13     71s] (I)      ==================== Layers =====================
[11/20 16:52:13     71s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:13     71s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/20 16:52:13     71s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:13     71s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/20 16:52:13     71s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/20 16:52:13     71s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/20 16:52:13     71s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/20 16:52:13     71s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/20 16:52:13     71s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/20 16:52:13     71s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/20 16:52:13     71s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/20 16:52:13     71s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/20 16:52:13     71s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/20 16:52:13     71s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/20 16:52:13     71s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:13     71s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/20 16:52:13     71s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:13     71s] Finished Early Global Route supply map. mem = 2114.9M
[11/20 16:52:37     95s] Iteration 10: Total net bbox = 2.531e+05 (1.26e+05 1.28e+05)
[11/20 16:52:37     95s]               Est.  stn bbox = 3.191e+05 (1.60e+05 1.59e+05)
[11/20 16:52:37     95s]               cpu = 0:00:23.8 real = 0:00:24.0 mem = 2131.0M
[11/20 16:52:37     95s] OPERPROF: Finished npPlace at level 1, CPU:23.790, REAL:23.737, MEM:2131.0M, EPOCH TIME: 1763637757.096895
[11/20 16:52:37     95s] Legalizing MH Cells... 0 / 0 (level 8)
[11/20 16:52:37     95s] No instances found in the vector
[11/20 16:52:37     95s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2131.0M, DRC: 0)
[11/20 16:52:37     95s] 0 (out of 0) MH cells were successfully legalized.
[11/20 16:52:37     95s] no activity file in design. spp won't run.
[11/20 16:52:37     95s] NP #FI/FS/SF FL/PI: 4/71/0 5631/0
[11/20 16:52:37     95s] no activity file in design. spp won't run.
[11/20 16:52:37     95s] OPERPROF: Starting npPlace at level 1, MEM:2131.0M, EPOCH TIME: 1763637757.133848
[11/20 16:52:37     95s] GP RA stats: MHOnly 0 nrInst 5631 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/20 16:52:38     97s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2108.0M, EPOCH TIME: 1763637758.670136
[11/20 16:52:38     97s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.010, REAL:0.006, MEM:2108.0M, EPOCH TIME: 1763637758.676316
[11/20 16:52:38     97s] Iteration 11: Total net bbox = 2.504e+05 (1.25e+05 1.26e+05)
[11/20 16:52:38     97s]               Est.  stn bbox = 3.156e+05 (1.58e+05 1.57e+05)
[11/20 16:52:38     97s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 2108.0M
[11/20 16:52:38     97s] OPERPROF: Finished npPlace at level 1, CPU:1.550, REAL:1.544, MEM:2108.0M, EPOCH TIME: 1763637758.677733
[11/20 16:52:38     97s] Legalizing MH Cells... 0 / 0 (level 9)
[11/20 16:52:38     97s] No instances found in the vector
[11/20 16:52:38     97s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2108.0M, DRC: 0)
[11/20 16:52:38     97s] 0 (out of 0) MH cells were successfully legalized.
[11/20 16:52:38     97s] Move report: Timing Driven Placement moves 5631 insts, mean move: 49.82 um, max move: 254.28 um 
[11/20 16:52:38     97s] 	Max move on inst (DTMF_INST/FE_OFC2_scan_enI): (716.10, 516.88) --> (839.34, 647.92)
[11/20 16:52:38     97s] no activity file in design. spp won't run.
[11/20 16:52:38     97s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2108.0M, EPOCH TIME: 1763637758.689493
[11/20 16:52:38     97s] Saved padding area to DB
[11/20 16:52:38     97s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2108.0M, EPOCH TIME: 1763637758.705026
[11/20 16:52:38     97s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.002, MEM:2108.0M, EPOCH TIME: 1763637758.706549
[11/20 16:52:38     97s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2108.0M, EPOCH TIME: 1763637758.708073
[11/20 16:52:38     97s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/20 16:52:38     97s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.001, MEM:2108.0M, EPOCH TIME: 1763637758.708658
[11/20 16:52:38     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:52:38     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:38     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2108.0M, EPOCH TIME: 1763637758.710331
[11/20 16:52:38     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2108.0M, EPOCH TIME: 1763637758.710547
[11/20 16:52:38     97s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.022, MEM:2108.0M, EPOCH TIME: 1763637758.711307
[11/20 16:52:38     97s] 
[11/20 16:52:38     97s] Finished Incremental Placement (cpu=0:00:31.5, real=0:00:31.0, mem=2108.0M)
[11/20 16:52:38     97s] INFO: Running scanReorder auto flow in preCTS
[11/20 16:52:38     97s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 16:52:38     97s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 16:52:38     97s] Start applying DEF ordered sections ...
[11/20 16:52:38     97s] **WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
[11/20 16:52:38     97s] Type 'man IMPSC-1138' for more detail.
[11/20 16:52:38     97s] Successfully applied all DEF ordered sections.
[11/20 16:52:38     97s] *** Scan Sanity Check Summary:
[11/20 16:52:38     97s] *** 2 scan chains passed sanity check.
[11/20 16:52:38     97s] INFO: Auto effort scan reorder.
[11/20 16:52:38     97s] *** Summary: Scan Reorder within scan chain
[11/20 16:52:38     97s]         Total scan reorder time: cpu: 0:00:00.0 , real: 0:00:00.0
[11/20 16:52:38     97s] Successfully reordered 2 scan chains.
[11/20 16:52:38     97s] Initial total scan wire length:    13812.235 (floating:    12545.586)
[11/20 16:52:38     97s] Final   total scan wire length:    13074.877 (floating:    11808.229)
[11/20 16:52:38     97s] Improvement:      737.358   percent  5.34 (floating improvement:      737.358   percent  5.88)
[11/20 16:52:38     97s] Current max long connection 533.888
[11/20 16:52:38     97s] *** End of ScanReorder (cpu=0:00:00.0, real=0:00:00.0, mem=2300.0M) ***
[11/20 16:52:38     97s] *** Summary: Scan Reorder within scan chain
[11/20 16:52:38     97s] Initial total scan wire length:    13812.235 (floating:    12545.586)
[11/20 16:52:38     97s] Final   total scan wire length:    13074.877 (floating:    11808.229)
[11/20 16:52:38     97s] Improvement:      737.358   percent  5.34 (floating improvement:      737.358   percent  5.88)
[11/20 16:52:38     97s] Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
[11/20 16:52:38     97s] Final   scan reorder max long connection:      533.888
[11/20 16:52:38     97s] Total net length = 5.683e+05 (2.346e+05 3.336e+05) (ext = 0.000e+00)
[11/20 16:52:38     97s] *** End of ScanReorder (cpu=0:00:00.0, real=0:00:00.0, mem=2300.0M) ***
[11/20 16:52:38     97s] CongRepair sets shifter mode to gplace
[11/20 16:52:38     97s] TDRefine: refinePlace mode is spiral
[11/20 16:52:38     97s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2300.0M, EPOCH TIME: 1763637758.819608
[11/20 16:52:38     97s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2300.0M, EPOCH TIME: 1763637758.819663
[11/20 16:52:38     97s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2300.0M, EPOCH TIME: 1763637758.819723
[11/20 16:52:38     97s] Processing tracks to init pin-track alignment.
[11/20 16:52:38     97s] z: 2, totalTracks: 1
[11/20 16:52:38     97s] z: 4, totalTracks: 1
[11/20 16:52:38     97s] z: 6, totalTracks: 1
[11/20 16:52:38     97s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:52:38     97s] All LLGs are deleted
[11/20 16:52:38     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:38     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:38     97s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2300.0M, EPOCH TIME: 1763637758.823549
[11/20 16:52:38     97s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2300.0M, EPOCH TIME: 1763637758.823771
[11/20 16:52:38     97s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2300.0M, EPOCH TIME: 1763637758.825069
[11/20 16:52:38     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:38     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:38     97s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2300.0M, EPOCH TIME: 1763637758.825306
[11/20 16:52:38     97s] Max number of tech site patterns supported in site array is 256.
[11/20 16:52:38     97s] Core basic site is tsm3site
[11/20 16:52:38     97s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2300.0M, EPOCH TIME: 1763637758.832445
[11/20 16:52:38     97s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:52:38     97s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:52:38     97s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.001, MEM:2300.0M, EPOCH TIME: 1763637758.833052
[11/20 16:52:38     97s] Fast DP-INIT is on for default
[11/20 16:52:38     97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:52:38     97s] Atter site array init, number of instance map data is 0.
[11/20 16:52:38     97s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.011, MEM:2300.0M, EPOCH TIME: 1763637758.835831
[11/20 16:52:38     97s] 
[11/20 16:52:38     97s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:38     97s] # Found 3 fixed insts to be non-legal.
[11/20 16:52:38     97s] OPERPROF:         Starting CMU at level 5, MEM:2300.0M, EPOCH TIME: 1763637758.837170
[11/20 16:52:38     97s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2300.0M, EPOCH TIME: 1763637758.837751
[11/20 16:52:38     97s] 
[11/20 16:52:38     97s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:52:38     97s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.013, MEM:2300.0M, EPOCH TIME: 1763637758.838409
[11/20 16:52:38     97s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2300.0M, EPOCH TIME: 1763637758.838451
[11/20 16:52:38     97s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2300.0M, EPOCH TIME: 1763637758.838491
[11/20 16:52:38     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2300.0MB).
[11/20 16:52:38     97s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.019, MEM:2300.0M, EPOCH TIME: 1763637758.839111
[11/20 16:52:38     97s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.019, MEM:2300.0M, EPOCH TIME: 1763637758.839144
[11/20 16:52:38     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3364.2
[11/20 16:52:38     97s] OPERPROF:   Starting RefinePlace at level 2, MEM:2300.0M, EPOCH TIME: 1763637758.839191
[11/20 16:52:38     97s] *** Starting refinePlace (0:01:37 mem=2300.0M) ***
[11/20 16:52:38     97s] Total net bbox length = 2.572e+05 (1.288e+05 1.284e+05) (ext = 2.829e+04)
[11/20 16:52:38     97s] 
[11/20 16:52:38     97s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:38     97s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:52:38     97s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2300.0M, EPOCH TIME: 1763637758.844875
[11/20 16:52:38     97s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:2300.0M, EPOCH TIME: 1763637758.845333
[11/20 16:52:38     97s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:38     97s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:38     97s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2300.0M, EPOCH TIME: 1763637758.847558
[11/20 16:52:38     97s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:2300.0M, EPOCH TIME: 1763637758.848011
[11/20 16:52:38     97s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2300.0M, EPOCH TIME: 1763637758.848053
[11/20 16:52:38     97s] Starting refinePlace ...
[11/20 16:52:38     97s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:38     97s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:38     97s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2300.0M, EPOCH TIME: 1763637758.858624
[11/20 16:52:38     97s] DDP initSite1 nrRow 167 nrJob 167
[11/20 16:52:38     97s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2300.0M, EPOCH TIME: 1763637758.858678
[11/20 16:52:38     97s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2300.0M, EPOCH TIME: 1763637758.858852
[11/20 16:52:38     97s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2300.0M, EPOCH TIME: 1763637758.858886
[11/20 16:52:38     97s] DDP markSite nrRow 167 nrJob 167
[11/20 16:52:38     97s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2300.0M, EPOCH TIME: 1763637758.859256
[11/20 16:52:38     97s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2300.0M, EPOCH TIME: 1763637758.859291
[11/20 16:52:38     97s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:52:38     97s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2300.0MB) @(0:01:37 - 0:01:37).
[11/20 16:52:38     97s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:52:38     97s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:52:38     97s] Placement tweakage begins.
[11/20 16:52:38     97s] wire length = 3.034e+05
[11/20 16:52:38     97s] wire length = 2.959e+05
[11/20 16:52:38     97s] Placement tweakage ends.
[11/20 16:52:38     97s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:52:38     97s] 
[11/20 16:52:38     97s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/20 16:52:39     97s] Move report: legalization moves 5631 insts, mean move: 3.51 um, max move: 16.88 um spiral
[11/20 16:52:39     97s] 	Max move on inst (DTMF_INST/TDSP_CORE_INST/MPY_32_INST/M16X16_INST/i_6335): (509.48, 940.24) --> (497.64, 935.20)
[11/20 16:52:39     97s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:01.0)
[11/20 16:52:39     97s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:52:39     97s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=2300.0MB) @(0:01:37 - 0:01:37).
[11/20 16:52:39     97s] Move report: Detail placement moves 5631 insts, mean move: 3.51 um, max move: 16.88 um 
[11/20 16:52:39     97s] 	Max move on inst (DTMF_INST/TDSP_CORE_INST/MPY_32_INST/M16X16_INST/i_6335): (509.48, 940.24) --> (497.64, 935.20)
[11/20 16:52:39     97s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2300.0MB
[11/20 16:52:39     97s] Statistics of distance of Instance movement in refine placement:
[11/20 16:52:39     97s]   maximum (X+Y) =        16.88 um
[11/20 16:52:39     97s]   inst (DTMF_INST/TDSP_CORE_INST/MPY_32_INST/M16X16_INST/i_6335) with max move: (509.481, 940.236) -> (497.64, 935.2)
[11/20 16:52:39     97s]   mean    (X+Y) =         3.51 um
[11/20 16:52:39     97s] Summary Report:
[11/20 16:52:39     97s] Instances move: 5631 (out of 5631 movable)
[11/20 16:52:39     97s] Instances flipped: 0
[11/20 16:52:39     97s] Mean displacement: 3.51 um
[11/20 16:52:39     97s] Max displacement: 16.88 um (Instance: DTMF_INST/TDSP_CORE_INST/MPY_32_INST/M16X16_INST/i_6335) (509.481, 940.236) -> (497.64, 935.2)
[11/20 16:52:39     97s] 	Length: 3 sites, height: 1 rows, site name: tsm3site, cell type: NOR2X1
[11/20 16:52:39     97s] Total instances moved : 5631
[11/20 16:52:39     97s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.190, REAL:0.255, MEM:2300.0M, EPOCH TIME: 1763637759.102916
[11/20 16:52:39     97s] Total net bbox length = 2.568e+05 (1.226e+05 1.342e+05) (ext = 2.823e+04)
[11/20 16:52:39     97s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2300.0MB
[11/20 16:52:39     97s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2300.0MB) @(0:01:37 - 0:01:37).
[11/20 16:52:39     97s] *** Finished refinePlace (0:01:37 mem=2300.0M) ***
[11/20 16:52:39     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3364.2
[11/20 16:52:39     97s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.200, REAL:0.265, MEM:2300.0M, EPOCH TIME: 1763637759.104457
[11/20 16:52:39     97s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2300.0M, EPOCH TIME: 1763637759.104500
[11/20 16:52:39     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5799).
[11/20 16:52:39     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:39     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:39     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:39     97s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.012, MEM:2097.0M, EPOCH TIME: 1763637759.116158
[11/20 16:52:39     97s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.230, REAL:0.297, MEM:2097.0M, EPOCH TIME: 1763637759.116223
[11/20 16:52:39     97s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2097.0M, EPOCH TIME: 1763637759.116610
[11/20 16:52:39     97s] Starting Early Global Route congestion estimation: mem = 2097.0M
[11/20 16:52:39     97s] (I)      ==================== Layers =====================
[11/20 16:52:39     97s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:39     97s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/20 16:52:39     97s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:39     97s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/20 16:52:39     97s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/20 16:52:39     97s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/20 16:52:39     97s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/20 16:52:39     97s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/20 16:52:39     97s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/20 16:52:39     97s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/20 16:52:39     97s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/20 16:52:39     97s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/20 16:52:39     97s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/20 16:52:39     97s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/20 16:52:39     97s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:39     97s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/20 16:52:39     97s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:39     97s] (I)      Started Import and model ( Curr Mem: 2097.01 MB )
[11/20 16:52:39     97s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:39     97s] (I)      == Non-default Options ==
[11/20 16:52:39     97s] (I)      Maximum routing layer                              : 6
[11/20 16:52:39     97s] (I)      Number of threads                                  : 1
[11/20 16:52:39     97s] (I)      Use non-blocking free Dbs wires                    : false
[11/20 16:52:39     97s] (I)      Method to set GCell size                           : row
[11/20 16:52:39     97s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/20 16:52:39     97s] (I)      Use row-based GCell size
[11/20 16:52:39     97s] (I)      Use row-based GCell align
[11/20 16:52:39     97s] (I)      layer 0 area = 0
[11/20 16:52:39     97s] (I)      layer 1 area = 0
[11/20 16:52:39     97s] (I)      layer 2 area = 0
[11/20 16:52:39     97s] (I)      layer 3 area = 0
[11/20 16:52:39     97s] (I)      layer 4 area = 0
[11/20 16:52:39     97s] (I)      layer 5 area = 0
[11/20 16:52:39     97s] (I)      GCell unit size   : 10080
[11/20 16:52:39     97s] (I)      GCell multiplier  : 1
[11/20 16:52:39     97s] (I)      GCell row height  : 10080
[11/20 16:52:39     97s] (I)      Actual row height : 10080
[11/20 16:52:39     97s] (I)      GCell align ref   : 670560 670880
[11/20 16:52:39     97s] [NR-eGR] Track table information for default rule: 
[11/20 16:52:39     97s] [NR-eGR] Metal1 has single uniform track structure
[11/20 16:52:39     97s] [NR-eGR] Metal2 has single uniform track structure
[11/20 16:52:39     97s] [NR-eGR] Metal3 has single uniform track structure
[11/20 16:52:39     97s] [NR-eGR] Metal4 has single uniform track structure
[11/20 16:52:39     97s] [NR-eGR] Metal5 has single uniform track structure
[11/20 16:52:39     97s] [NR-eGR] Metal6 has single uniform track structure
[11/20 16:52:39     97s] (I)      ================ Default via ================
[11/20 16:52:39     97s] (I)      +---+------------------+--------------------+
[11/20 16:52:39     97s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/20 16:52:39     97s] (I)      +---+------------------+--------------------+
[11/20 16:52:39     97s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/20 16:52:39     97s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/20 16:52:39     97s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/20 16:52:39     97s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/20 16:52:39     97s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/20 16:52:39     97s] (I)      +---+------------------+--------------------+
[11/20 16:52:39     97s] [NR-eGR] Read 4796 PG shapes
[11/20 16:52:39     97s] [NR-eGR] Read 0 clock shapes
[11/20 16:52:39     97s] [NR-eGR] Read 0 other shapes
[11/20 16:52:39     97s] [NR-eGR] #Routing Blockages  : 0
[11/20 16:52:39     97s] [NR-eGR] #Instance Blockages : 3227
[11/20 16:52:39     97s] [NR-eGR] #PG Blockages       : 4796
[11/20 16:52:39     97s] [NR-eGR] #Halo Blockages     : 0
[11/20 16:52:39     97s] [NR-eGR] #Boundary Blockages : 0
[11/20 16:52:39     97s] [NR-eGR] #Clock Blockages    : 0
[11/20 16:52:39     97s] [NR-eGR] #Other Blockages    : 0
[11/20 16:52:39     97s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 16:52:39     97s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 16:52:39     97s] [NR-eGR] Read 5999 nets ( ignored 0 )
[11/20 16:52:39     97s] (I)      early_global_route_priority property id does not exist.
[11/20 16:52:39     97s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/20 16:52:39     97s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/20 16:52:39     97s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/20 16:52:39     97s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/20 16:52:39     97s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/20 16:52:39     97s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/20 16:52:39     97s] (I)      Number of ignored nets                =      0
[11/20 16:52:39     97s] (I)      Number of connected nets              =      0
[11/20 16:52:39     97s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 16:52:39     97s] (I)      Number of clock nets                  =      6.  Ignored: No
[11/20 16:52:39     97s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 16:52:39     97s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 16:52:39     97s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 16:52:39     97s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 16:52:39     97s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 16:52:39     97s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/20 16:52:39     97s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/20 16:52:39     97s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[11/20 16:52:39     97s] (I)      Ndr track 0 does not exist
[11/20 16:52:39     97s] (I)      ---------------------Grid Graph Info--------------------
[11/20 16:52:39     97s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/20 16:52:39     97s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/20 16:52:39     97s] (I)      Site width          :  1320  (dbu)
[11/20 16:52:39     97s] (I)      Row height          : 10080  (dbu)
[11/20 16:52:39     97s] (I)      GCell row height    : 10080  (dbu)
[11/20 16:52:39     97s] (I)      GCell width         : 10080  (dbu)
[11/20 16:52:39     97s] (I)      GCell height        : 10080  (dbu)
[11/20 16:52:39     97s] (I)      Grid                :   300   300     6
[11/20 16:52:39     97s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/20 16:52:39     97s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[11/20 16:52:39     97s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[11/20 16:52:39     97s] (I)      Default wire width  :   460   560   560   560   560   880
[11/20 16:52:39     97s] (I)      Default wire space  :   460   560   560   560   560   920
[11/20 16:52:39     97s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/20 16:52:39     97s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/20 16:52:39     97s] (I)      First track coord   :   560   660   560   660  1680   660
[11/20 16:52:39     97s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  4.50  3.82
[11/20 16:52:39     97s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/20 16:52:39     97s] (I)      Num of masks        :     1     1     1     1     1     1
[11/20 16:52:39     97s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/20 16:52:39     97s] (I)      --------------------------------------------------------
[11/20 16:52:39     97s] 
[11/20 16:52:39     97s] [NR-eGR] ============ Routing rule table ============
[11/20 16:52:39     97s] [NR-eGR] Rule id: 0  Nets: 5942
[11/20 16:52:39     97s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/20 16:52:39     97s] (I)                    Layer     2     3     4     5     6 
[11/20 16:52:39     97s] (I)                    Pitch  1320  1120  1320  2240  2640 
[11/20 16:52:39     97s] (I)             #Used tracks     1     1     1     1     1 
[11/20 16:52:39     97s] (I)       #Fully used tracks     1     1     1     1     1 
[11/20 16:52:39     97s] [NR-eGR] ========================================
[11/20 16:52:39     97s] [NR-eGR] 
[11/20 16:52:39     97s] (I)      =============== Blocked Tracks ===============
[11/20 16:52:39     97s] (I)      +-------+---------+----------+---------------+
[11/20 16:52:39     97s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 16:52:39     97s] (I)      +-------+---------+----------+---------------+
[11/20 16:52:39     97s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 16:52:39     97s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/20 16:52:39     97s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/20 16:52:39     97s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/20 16:52:39     97s] (I)      |     5 |  405000 |   204664 |        50.53% |
[11/20 16:52:39     97s] (I)      |     6 |  343800 |   173509 |        50.47% |
[11/20 16:52:39     97s] (I)      +-------+---------+----------+---------------+
[11/20 16:52:39     97s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2100.62 MB )
[11/20 16:52:39     97s] (I)      Reset routing kernel
[11/20 16:52:39     97s] (I)      Started Global Routing ( Curr Mem: 2100.62 MB )
[11/20 16:52:39     97s] (I)      totalPins=22361  totalGlobalPin=21230 (94.94%)
[11/20 16:52:39     97s] (I)      total 2D Cap : 1355492 = (562588 H, 792904 V)
[11/20 16:52:39     97s] [NR-eGR] Layer group 1: route 5942 net(s) in layer range [2, 6]
[11/20 16:52:39     97s] (I)      
[11/20 16:52:39     97s] (I)      ============  Phase 1a Route ============
[11/20 16:52:39     97s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[11/20 16:52:39     97s] (I)      Usage: 58208 = (27637 H, 30571 V) = (4.91% H, 3.86% V) = (1.393e+05um H, 1.541e+05um V)
[11/20 16:52:39     97s] (I)      
[11/20 16:52:39     97s] (I)      ============  Phase 1b Route ============
[11/20 16:52:39     97s] (I)      Usage: 58214 = (27640 H, 30574 V) = (4.91% H, 3.86% V) = (1.393e+05um H, 1.541e+05um V)
[11/20 16:52:39     97s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.933986e+05um
[11/20 16:52:39     97s] (I)      Congestion metric : 0.00%H 0.02%V, 0.02%HV
[11/20 16:52:39     97s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 16:52:39     97s] (I)      
[11/20 16:52:39     97s] (I)      ============  Phase 1c Route ============
[11/20 16:52:39     97s] (I)      Level2 Grid: 60 x 60
[11/20 16:52:39     97s] (I)      Usage: 58214 = (27640 H, 30574 V) = (4.91% H, 3.86% V) = (1.393e+05um H, 1.541e+05um V)
[11/20 16:52:39     97s] (I)      
[11/20 16:52:39     97s] (I)      ============  Phase 1d Route ============
[11/20 16:52:39     97s] (I)      Usage: 58238 = (27653 H, 30585 V) = (4.92% H, 3.86% V) = (1.394e+05um H, 1.541e+05um V)
[11/20 16:52:39     97s] (I)      
[11/20 16:52:39     97s] (I)      ============  Phase 1e Route ============
[11/20 16:52:39     97s] (I)      Usage: 58238 = (27653 H, 30585 V) = (4.92% H, 3.86% V) = (1.394e+05um H, 1.541e+05um V)
[11/20 16:52:39     97s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.935195e+05um
[11/20 16:52:39     97s] (I)      
[11/20 16:52:39     97s] (I)      ============  Phase 1l Route ============
[11/20 16:52:39     97s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 16:52:39     97s] (I)      Layer  2:     316851     25344        82      335633      349348    (49.00%) 
[11/20 16:52:39     97s] (I)      Layer  3:     355537     23815         2      415395      391905    (51.45%) 
[11/20 16:52:39     97s] (I)      Layer  4:     300731     10114         2      346324      338657    (50.56%) 
[11/20 16:52:39     97s] (I)      Layer  5:     206893      5538        12      176872      226778    (43.82%) 
[11/20 16:52:39     97s] (I)      Layer  6:     175576      5087         4      150734      191757    (44.01%) 
[11/20 16:52:39     97s] (I)      Total:       1355588     69898       102     1424958     1498443    (48.74%) 
[11/20 16:52:39     97s] (I)      
[11/20 16:52:39     97s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 16:52:39     97s] [NR-eGR]                        OverCon           OverCon            
[11/20 16:52:39     97s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/20 16:52:39     97s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[11/20 16:52:39     97s] [NR-eGR] ---------------------------------------------------------------
[11/20 16:52:39     97s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 16:52:39     97s] [NR-eGR]  Metal2 ( 2)        61( 0.13%)         3( 0.01%)   ( 0.14%) 
[11/20 16:52:39     97s] [NR-eGR]  Metal3 ( 3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 16:52:39     97s] [NR-eGR]  Metal4 ( 4)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 16:52:39     97s] [NR-eGR]  Metal5 ( 5)        11( 0.02%)         0( 0.00%)   ( 0.02%) 
[11/20 16:52:39     97s] [NR-eGR]  Metal6 ( 6)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[11/20 16:52:39     97s] [NR-eGR] ---------------------------------------------------------------
[11/20 16:52:39     97s] [NR-eGR]        Total        80( 0.03%)         3( 0.00%)   ( 0.04%) 
[11/20 16:52:39     97s] [NR-eGR] 
[11/20 16:52:39     97s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2100.62 MB )
[11/20 16:52:39     97s] (I)      total 2D Cap : 1361718 = (564967 H, 796751 V)
[11/20 16:52:39     97s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
[11/20 16:52:39     97s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 2100.6M
[11/20 16:52:39     97s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.150, REAL:0.147, MEM:2100.6M, EPOCH TIME: 1763637759.264061
[11/20 16:52:39     97s] OPERPROF: Starting HotSpotCal at level 1, MEM:2100.6M, EPOCH TIME: 1763637759.264100
[11/20 16:52:39     97s] [hotspot] +------------+---------------+---------------+
[11/20 16:52:39     97s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 16:52:39     97s] [hotspot] +------------+---------------+---------------+
[11/20 16:52:39     97s] [hotspot] | normalized |          0.00 |          0.00 |
[11/20 16:52:39     97s] [hotspot] +------------+---------------+---------------+
[11/20 16:52:39     97s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/20 16:52:39     97s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/20 16:52:39     97s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2100.6M, EPOCH TIME: 1763637759.266630
[11/20 16:52:39     97s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2100.6M, EPOCH TIME: 1763637759.267078
[11/20 16:52:39     97s] Starting Early Global Route wiring: mem = 2100.6M
[11/20 16:52:39     97s] (I)      ============= Track Assignment ============
[11/20 16:52:39     97s] (I)      Started Track Assignment (1T) ( Curr Mem: 2100.62 MB )
[11/20 16:52:39     97s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/20 16:52:39     97s] (I)      Run Multi-thread track assignment
[11/20 16:52:39     97s] (I)      Finished Track Assignment (1T) ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 2100.62 MB )
[11/20 16:52:39     97s] (I)      Started Export ( Curr Mem: 2100.62 MB )
[11/20 16:52:39     97s] [NR-eGR]                 Length (um)   Vias 
[11/20 16:52:39     97s] [NR-eGR] -----------------------------------
[11/20 16:52:39     97s] [NR-eGR]  Metal1  (1H)             0  22194 
[11/20 16:52:39     97s] [NR-eGR]  Metal2  (2V)         87132  31574 
[11/20 16:52:39     97s] [NR-eGR]  Metal3  (3H)        116702   4132 
[11/20 16:52:39     97s] [NR-eGR]  Metal4  (4V)         49643    888 
[11/20 16:52:39     97s] [NR-eGR]  Metal5  (5H)         27322    318 
[11/20 16:52:39     97s] [NR-eGR]  Metal6  (6V)         25980      0 
[11/20 16:52:39     97s] [NR-eGR] -----------------------------------
[11/20 16:52:39     97s] [NR-eGR]          Total       306779  59106 
[11/20 16:52:39     97s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:52:39     97s] [NR-eGR] Total half perimeter of net bounding box: 256831um
[11/20 16:52:39     97s] [NR-eGR] Total length: 306779um, number of vias: 59106
[11/20 16:52:39     97s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:52:39     97s] [NR-eGR] Total eGR-routed clock nets wire length: 7141um, number of vias: 1541
[11/20 16:52:39     97s] [NR-eGR] --------------------------------------------------------------------------
[11/20 16:52:39     97s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2100.62 MB )
[11/20 16:52:39     97s] Early Global Route wiring runtime: 0.10 seconds, mem = 2100.6M
[11/20 16:52:39     97s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.110, REAL:0.103, MEM:2100.6M, EPOCH TIME: 1763637759.370526
[11/20 16:52:39     97s] 0 delay mode for cte disabled.
[11/20 16:52:39     97s] SKP cleared!
[11/20 16:52:39     97s] 
[11/20 16:52:39     97s] *** Finished incrementalPlace (cpu=0:00:32.3, real=0:00:33.0)***
[11/20 16:52:39     97s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2100.6M, EPOCH TIME: 1763637759.410125
[11/20 16:52:39     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:39     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:39     97s] All LLGs are deleted
[11/20 16:52:39     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:39     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:39     97s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2100.6M, EPOCH TIME: 1763637759.410231
[11/20 16:52:39     97s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2100.6M, EPOCH TIME: 1763637759.410277
[11/20 16:52:39     97s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2086.6M, EPOCH TIME: 1763637759.411854
[11/20 16:52:39     97s] Start to check current routing status for nets...
[11/20 16:52:39     97s] All nets are already routed correctly.
[11/20 16:52:39     97s] End to check current routing status for nets (mem=2086.6M)
[11/20 16:52:39     97s] Extraction called for design 'DTMF_CHIP' of instances=5706 and nets=6375 using extraction engine 'preRoute' .
[11/20 16:52:39     97s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/20 16:52:39     97s] RC Extraction called in multi-corner(1) mode.
[11/20 16:52:39     97s] RCMode: PreRoute
[11/20 16:52:39     97s]       RC Corner Indexes            0   
[11/20 16:52:39     97s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:52:39     97s] Resistance Scaling Factor    : 1.00000 
[11/20 16:52:39     97s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:52:39     97s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:52:39     97s] Shrink Factor                : 1.00000
[11/20 16:52:39     97s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:52:39     97s] Using capacitance table file ...
[11/20 16:52:39     97s] 
[11/20 16:52:39     97s] Trim Metal Layers:
[11/20 16:52:39     97s] LayerId::1 widthSet size::4
[11/20 16:52:39     97s] LayerId::2 widthSet size::4
[11/20 16:52:39     97s] LayerId::3 widthSet size::4
[11/20 16:52:39     97s] LayerId::4 widthSet size::4
[11/20 16:52:39     97s] LayerId::5 widthSet size::4
[11/20 16:52:39     97s] LayerId::6 widthSet size::3
[11/20 16:52:39     97s] Updating RC grid for preRoute extraction ...
[11/20 16:52:39     97s] eee: pegSigSF::1.070000
[11/20 16:52:39     97s] Initializing multi-corner capacitance tables ... 
[11/20 16:52:39     97s] Initializing multi-corner resistance tables ...
[11/20 16:52:39     97s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/20 16:52:39     97s] eee: l::2 avDens::0.151589 usedTrk::1740.368658 availTrk::11480.849141 sigTrk::1740.368658
[11/20 16:52:39     97s] eee: l::3 avDens::0.152895 usedTrk::2317.901790 availTrk::15160.112886 sigTrk::2317.901790
[11/20 16:52:39     97s] eee: l::4 avDens::0.073226 usedTrk::987.308827 availTrk::13482.991423 sigTrk::987.308827
[11/20 16:52:39     97s] eee: l::5 avDens::0.053540 usedTrk::662.568254 availTrk::12375.157832 sigTrk::662.568254
[11/20 16:52:39     97s] eee: l::6 avDens::0.063278 usedTrk::759.950993 availTrk::12009.799059 sigTrk::759.950993
[11/20 16:52:39     97s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 16:52:39     97s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.252281 uaWl=1.000000 uaWlH=0.335568 aWlH=0.000000 lMod=0 pMax=0.868300 pMod=80 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/20 16:52:39     97s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2086.621M)
[11/20 16:52:39     97s] Compute RC Scale Done ...
[11/20 16:52:39     97s] **optDesign ... cpu = 0:00:50, real = 0:01:02, mem = 1368.9M, totSessionCpu=0:01:38 **
[11/20 16:52:39     97s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 16:52:39     97s] #################################################################################
[11/20 16:52:39     97s] # Design Stage: PreRoute
[11/20 16:52:39     97s] # Design Name: DTMF_CHIP
[11/20 16:52:39     97s] # Design Mode: 180nm
[11/20 16:52:39     97s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:52:39     97s] # Parasitics Mode: No SPEF/RCDB 
[11/20 16:52:39     97s] # Signoff Settings: SI Off 
[11/20 16:52:39     97s] #################################################################################
[11/20 16:52:40     98s] Calculate delays in BcWc mode...
[11/20 16:52:40     98s] Topological Sorting (REAL = 0:00:00.0, MEM = 2081.7M, InitMEM = 2081.7M)
[11/20 16:52:40     98s] Start delay calculation (fullDC) (1 T). (MEM=2081.72)
[11/20 16:52:40     98s] End AAE Lib Interpolated Model. (MEM=2093.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:52:41     98s] Total number of fetched objects 6244
[11/20 16:52:41     98s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:52:41     98s] End delay calculation. (MEM=2109.66 CPU=0:00:00.7 REAL=0:00:01.0)
[11/20 16:52:41     98s] End delay calculation (fullDC). (MEM=2109.66 CPU=0:00:00.9 REAL=0:00:01.0)
[11/20 16:52:41     98s] *** CDM Built up (cpu=0:00:01.0  real=0:00:02.0  mem= 2109.7M) ***
[11/20 16:52:41     99s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:33.8/0:00:34.6 (1.0), totSession cpu/real = 0:01:39.1/0:07:00.2 (0.2), mem = 2109.7M
[11/20 16:52:41     99s] 
[11/20 16:52:41     99s] =============================================================================================
[11/20 16:52:41     99s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.15-s110_1
[11/20 16:52:41     99s] =============================================================================================
[11/20 16:52:41     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:52:41     99s] ---------------------------------------------------------------------------------------------
[11/20 16:52:41     99s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:41     99s] [ ExtractRC              ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.5
[11/20 16:52:41     99s] [ TimingUpdate           ]      4   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:52:41     99s] [ FullDelayCalc          ]      1   0:00:01.2  (   3.4 % )     0:00:01.2 /  0:00:01.0    0.9
[11/20 16:52:41     99s] [ MISC                   ]          0:00:33.1  (  95.8 % )     0:00:33.1 /  0:00:32.5    1.0
[11/20 16:52:41     99s] ---------------------------------------------------------------------------------------------
[11/20 16:52:41     99s]  IncrReplace #1 TOTAL               0:00:34.6  ( 100.0 % )     0:00:34.6 /  0:00:33.8    1.0
[11/20 16:52:41     99s] ---------------------------------------------------------------------------------------------
[11/20 16:52:41     99s] 
[11/20 16:52:41     99s] *** Timing NOT met, worst failing slack is -0.016
[11/20 16:52:41     99s] *** Check timing (0:00:00.0)
[11/20 16:52:41     99s] Deleting Lib Analyzer.
[11/20 16:52:41     99s] Begin: GigaOpt Optimization in WNS mode
[11/20 16:52:41     99s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[11/20 16:52:41     99s] Info: 57 io nets excluded
[11/20 16:52:41     99s] Info: 6 clock nets excluded from IPO operation.
[11/20 16:52:41     99s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:39.2/0:07:00.4 (0.2), mem = 2125.7M
[11/20 16:52:41     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3364.7
[11/20 16:52:41     99s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/20 16:52:41     99s] ### Creating PhyDesignMc. totSessionCpu=0:01:39 mem=2125.7M
[11/20 16:52:41     99s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/20 16:52:41     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:2125.7M, EPOCH TIME: 1763637761.453152
[11/20 16:52:41     99s] Processing tracks to init pin-track alignment.
[11/20 16:52:41     99s] z: 2, totalTracks: 1
[11/20 16:52:41     99s] z: 4, totalTracks: 1
[11/20 16:52:41     99s] z: 6, totalTracks: 1
[11/20 16:52:41     99s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:52:41     99s] All LLGs are deleted
[11/20 16:52:41     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:41     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:41     99s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2125.7M, EPOCH TIME: 1763637761.456814
[11/20 16:52:41     99s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2125.7M, EPOCH TIME: 1763637761.457028
[11/20 16:52:41     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2125.7M, EPOCH TIME: 1763637761.458332
[11/20 16:52:41     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:41     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:41     99s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2125.7M, EPOCH TIME: 1763637761.458567
[11/20 16:52:41     99s] Max number of tech site patterns supported in site array is 256.
[11/20 16:52:41     99s] Core basic site is tsm3site
[11/20 16:52:41     99s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2125.7M, EPOCH TIME: 1763637761.465532
[11/20 16:52:41     99s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:52:41     99s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:52:41     99s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2125.7M, EPOCH TIME: 1763637761.466167
[11/20 16:52:41     99s] Fast DP-INIT is on for default
[11/20 16:52:41     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:52:41     99s] Atter site array init, number of instance map data is 0.
[11/20 16:52:41     99s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2125.7M, EPOCH TIME: 1763637761.468857
[11/20 16:52:41     99s] 
[11/20 16:52:41     99s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:41     99s] OPERPROF:     Starting CMU at level 3, MEM:2125.7M, EPOCH TIME: 1763637761.470142
[11/20 16:52:41     99s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2125.7M, EPOCH TIME: 1763637761.470619
[11/20 16:52:41     99s] 
[11/20 16:52:41     99s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:52:41     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:2125.7M, EPOCH TIME: 1763637761.471253
[11/20 16:52:41     99s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2125.7M, EPOCH TIME: 1763637761.471294
[11/20 16:52:41     99s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2125.7M, EPOCH TIME: 1763637761.471330
[11/20 16:52:41     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2125.7MB).
[11/20 16:52:41     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:2125.7M, EPOCH TIME: 1763637761.471922
[11/20 16:52:41     99s] TotalInstCnt at PhyDesignMc Initialization: 5631
[11/20 16:52:41     99s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:39 mem=2125.7M
[11/20 16:52:41     99s] ### Creating RouteCongInterface, started
[11/20 16:52:41     99s] 
[11/20 16:52:41     99s] Creating Lib Analyzer ...
[11/20 16:52:41     99s] Total number of usable buffers from Lib Analyzer: 17 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/20 16:52:41     99s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/20 16:52:41     99s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/20 16:52:41     99s] 
[11/20 16:52:41     99s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 16:52:43    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:41 mem=2125.7M
[11/20 16:52:43    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:41 mem=2125.7M
[11/20 16:52:43    100s] Creating Lib Analyzer, finished. 
[11/20 16:52:43    101s] 
[11/20 16:52:43    101s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[11/20 16:52:43    101s] 
[11/20 16:52:43    101s] #optDebug: {0, 1.000}
[11/20 16:52:43    101s] ### Creating RouteCongInterface, finished
[11/20 16:52:43    101s] {MG  {5 0 60 1.14438} }
[11/20 16:52:43    101s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=2125.7M
[11/20 16:52:43    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=2125.7M
[11/20 16:52:43    101s] *info: 57 io nets excluded
[11/20 16:52:43    101s] *info: 6 clock nets excluded
[11/20 16:52:43    101s] *info: 374 no-driver nets excluded.
[11/20 16:52:43    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3364.1
[11/20 16:52:43    101s] PathGroup :  reg2reg  TargetSlack : 0.0525 
[11/20 16:52:43    101s] ** GigaOpt Optimizer WNS Slack -0.017 TNS Slack -0.017 Density 48.58
[11/20 16:52:43    101s] Optimizer WNS Pass 0
[11/20 16:52:43    101s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.017|-0.017|
|reg2reg   | 2.766| 0.000|
|HEPG      | 2.766| 0.000|
|All Paths |-0.017|-0.017|
+----------+------+------+

[11/20 16:52:43    101s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2160.8M, EPOCH TIME: 1763637763.712672
[11/20 16:52:43    101s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2160.8M, EPOCH TIME: 1763637763.712812
[11/20 16:52:43    101s] Active Path Group: default 
[11/20 16:52:43    101s] +--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/20 16:52:43    101s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                     End Point                      |
[11/20 16:52:43    101s] +--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/20 16:52:43    101s] |  -0.017|   -0.017|  -0.017|   -0.017|   48.58%|   0:00:00.0| 2160.8M|dtmf_view_setup|  default| tdigit[4]                                          |
[11/20 16:52:43    101s] |   0.031|    0.031|   0.000|    0.000|   48.58%|   0:00:00.0| 2179.8M|dtmf_view_setup|  default| tdigit_flag                                        |
[11/20 16:52:43    101s] |   0.068|    0.068|   0.000|    0.000|   48.59%|   0:00:00.0| 2179.8M|dtmf_view_setup|  default| tdigit[5]                                          |
[11/20 16:52:43    101s] |   0.068|    0.068|   0.000|    0.000|   48.59%|   0:00:00.0| 2179.8M|dtmf_view_setup|  default| tdigit[5]                                          |
[11/20 16:52:43    101s] +--------+---------+--------+---------+---------+------------+--------+---------------+---------+----------------------------------------------------+
[11/20 16:52:43    101s] 
[11/20 16:52:43    101s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2179.8M) ***
[11/20 16:52:43    101s] 
[11/20 16:52:43    101s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2179.8M) ***
[11/20 16:52:44    101s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.068|0.000|
|reg2reg   |2.766|0.000|
|HEPG      |2.766|0.000|
|All Paths |0.068|0.000|
+----------+-----+-----+

[11/20 16:52:44    101s] ** GigaOpt Optimizer WNS Slack 0.068 TNS Slack 0.000 Density 48.59
[11/20 16:52:44    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3364.1
[11/20 16:52:44    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2179.8M, EPOCH TIME: 1763637764.002363
[11/20 16:52:44    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5967).
[11/20 16:52:44    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2179.8M, EPOCH TIME: 1763637764.012397
[11/20 16:52:44    101s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2179.8M, EPOCH TIME: 1763637764.013137
[11/20 16:52:44    101s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2179.8M, EPOCH TIME: 1763637764.013211
[11/20 16:52:44    101s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2179.8M, EPOCH TIME: 1763637764.017839
[11/20 16:52:44    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] 
[11/20 16:52:44    101s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:44    101s] OPERPROF:       Starting CMU at level 4, MEM:2179.8M, EPOCH TIME: 1763637764.027373
[11/20 16:52:44    101s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2179.8M, EPOCH TIME: 1763637764.027867
[11/20 16:52:44    101s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2179.8M, EPOCH TIME: 1763637764.028498
[11/20 16:52:44    101s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2179.8M, EPOCH TIME: 1763637764.028541
[11/20 16:52:44    101s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2179.8M, EPOCH TIME: 1763637764.028578
[11/20 16:52:44    101s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.016, MEM:2179.8M, EPOCH TIME: 1763637764.029186
[11/20 16:52:44    101s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.016, MEM:2179.8M, EPOCH TIME: 1763637764.029219
[11/20 16:52:44    101s] TDRefine: refinePlace mode is spiral
[11/20 16:52:44    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3364.3
[11/20 16:52:44    101s] OPERPROF: Starting RefinePlace at level 1, MEM:2179.8M, EPOCH TIME: 1763637764.029264
[11/20 16:52:44    101s] *** Starting refinePlace (0:01:42 mem=2179.8M) ***
[11/20 16:52:44    101s] Total net bbox length = 2.568e+05 (1.226e+05 1.342e+05) (ext = 2.823e+04)
[11/20 16:52:44    101s] 
[11/20 16:52:44    101s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:44    101s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:52:44    101s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2179.8M, EPOCH TIME: 1763637764.034679
[11/20 16:52:44    101s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.000, MEM:2179.8M, EPOCH TIME: 1763637764.035121
[11/20 16:52:44    101s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:44    101s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:44    101s] 
[11/20 16:52:44    101s] Starting Small incrNP...
[11/20 16:52:44    101s] User Input Parameters:
[11/20 16:52:44    101s] - Congestion Driven    : Off
[11/20 16:52:44    101s] - Timing Driven        : Off
[11/20 16:52:44    101s] - Area-Violation Based : Off
[11/20 16:52:44    101s] - Start Rollback Level : -5
[11/20 16:52:44    101s] - Legalized            : On
[11/20 16:52:44    101s] - Window Based         : Off
[11/20 16:52:44    101s] - eDen incr mode       : Off
[11/20 16:52:44    101s] - Small incr mode      : On
[11/20 16:52:44    101s] 
[11/20 16:52:44    101s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2179.8M, EPOCH TIME: 1763637764.037137
[11/20 16:52:44    101s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2179.8M, EPOCH TIME: 1763637764.037947
[11/20 16:52:44    101s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.001, MEM:2179.8M, EPOCH TIME: 1763637764.039066
[11/20 16:52:44    101s] default core: bins with density > 0.750 =  0.35 % ( 1 / 289 )
[11/20 16:52:44    101s] Density distribution unevenness ratio = 21.187%
[11/20 16:52:44    101s] Density distribution unevenness ratio (U70) = 0.823%
[11/20 16:52:44    101s] Density distribution unevenness ratio (U80) = 0.000%
[11/20 16:52:44    101s] Density distribution unevenness ratio (U90) = 0.000%
[11/20 16:52:44    101s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.000, REAL:0.002, MEM:2179.8M, EPOCH TIME: 1763637764.039129
[11/20 16:52:44    101s] cost 0.764474, thresh 1.000000
[11/20 16:52:44    101s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2179.8M)
[11/20 16:52:44    101s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:52:44    101s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2179.8M, EPOCH TIME: 1763637764.051124
[11/20 16:52:44    101s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2179.8M, EPOCH TIME: 1763637764.051583
[11/20 16:52:44    101s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2179.8M, EPOCH TIME: 1763637764.051630
[11/20 16:52:44    101s] Starting refinePlace ...
[11/20 16:52:44    101s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:44    101s] One DDP V2 for no tweak run.
[11/20 16:52:44    101s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:44    101s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2179.8M, EPOCH TIME: 1763637764.061997
[11/20 16:52:44    101s] DDP initSite1 nrRow 167 nrJob 167
[11/20 16:52:44    101s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2179.8M, EPOCH TIME: 1763637764.062049
[11/20 16:52:44    101s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2179.8M, EPOCH TIME: 1763637764.062230
[11/20 16:52:44    101s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2179.8M, EPOCH TIME: 1763637764.062273
[11/20 16:52:44    101s] DDP markSite nrRow 167 nrJob 167
[11/20 16:52:44    101s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2179.8M, EPOCH TIME: 1763637764.062642
[11/20 16:52:44    101s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2179.8M, EPOCH TIME: 1763637764.062675
[11/20 16:52:44    101s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:52:44    101s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2180.8MB) @(0:01:42 - 0:01:42).
[11/20 16:52:44    101s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:52:44    101s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:52:44    101s] 
[11/20 16:52:44    101s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/20 16:52:44    101s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/20 16:52:44    101s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:52:44    101s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:52:44    101s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2180.8MB) @(0:01:42 - 0:01:42).
[11/20 16:52:44    101s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:52:44    101s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2180.8MB
[11/20 16:52:44    101s] Statistics of distance of Instance movement in refine placement:
[11/20 16:52:44    101s]   maximum (X+Y) =         0.00 um
[11/20 16:52:44    101s]   mean    (X+Y) =         0.00 um
[11/20 16:52:44    101s] Summary Report:
[11/20 16:52:44    101s] Instances move: 0 (out of 5631 movable)
[11/20 16:52:44    101s] Instances flipped: 0
[11/20 16:52:44    101s] Mean displacement: 0.00 um
[11/20 16:52:44    101s] Max displacement: 0.00 um 
[11/20 16:52:44    101s] Total instances moved : 0
[11/20 16:52:44    101s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.120, REAL:0.109, MEM:2180.8M, EPOCH TIME: 1763637764.161073
[11/20 16:52:44    101s] Total net bbox length = 2.568e+05 (1.226e+05 1.342e+05) (ext = 2.823e+04)
[11/20 16:52:44    101s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2180.8MB
[11/20 16:52:44    101s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2180.8MB) @(0:01:42 - 0:01:42).
[11/20 16:52:44    101s] *** Finished refinePlace (0:01:42 mem=2180.8M) ***
[11/20 16:52:44    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3364.3
[11/20 16:52:44    101s] OPERPROF: Finished RefinePlace at level 1, CPU:0.130, REAL:0.133, MEM:2180.8M, EPOCH TIME: 1763637764.162632
[11/20 16:52:44    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2180.8M, EPOCH TIME: 1763637764.178785
[11/20 16:52:44    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5799).
[11/20 16:52:44    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2180.8M, EPOCH TIME: 1763637764.188631
[11/20 16:52:44    101s] *** maximum move = 0.00 um ***
[11/20 16:52:44    101s] *** Finished re-routing un-routed nets (2180.8M) ***
[11/20 16:52:44    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:2180.8M, EPOCH TIME: 1763637764.202479
[11/20 16:52:44    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2180.8M, EPOCH TIME: 1763637764.207363
[11/20 16:52:44    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] 
[11/20 16:52:44    101s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:44    101s] OPERPROF:     Starting CMU at level 3, MEM:2180.8M, EPOCH TIME: 1763637764.216759
[11/20 16:52:44    101s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2180.8M, EPOCH TIME: 1763637764.217237
[11/20 16:52:44    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2180.8M, EPOCH TIME: 1763637764.217854
[11/20 16:52:44    101s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2180.8M, EPOCH TIME: 1763637764.217893
[11/20 16:52:44    101s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2180.8M, EPOCH TIME: 1763637764.217929
[11/20 16:52:44    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2180.8M, EPOCH TIME: 1763637764.218522
[11/20 16:52:44    101s] 
[11/20 16:52:44    101s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=2180.8M) ***
[11/20 16:52:44    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3364.1
[11/20 16:52:44    101s] ** GigaOpt Optimizer WNS Slack 0.068 TNS Slack 0.000 Density 48.59
[11/20 16:52:44    101s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.068|0.000|
|reg2reg   |2.766|0.000|
|HEPG      |2.766|0.000|
|All Paths |0.068|0.000|
+----------+-----+-----+

[11/20 16:52:44    101s] Bottom Preferred Layer:
[11/20 16:52:44    101s]     None
[11/20 16:52:44    101s] Via Pillar Rule:
[11/20 16:52:44    101s]     None
[11/20 16:52:44    101s] 
[11/20 16:52:44    101s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2180.8M) ***
[11/20 16:52:44    101s] 
[11/20 16:52:44    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3364.1
[11/20 16:52:44    101s] Total-nets :: 5999, Stn-nets :: 57, ratio :: 0.950158 %, Total-len 306779, Stn-len 0
[11/20 16:52:44    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2161.8M, EPOCH TIME: 1763637764.272653
[11/20 16:52:44    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:336).
[11/20 16:52:44    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2098.8M, EPOCH TIME: 1763637764.282556
[11/20 16:52:44    101s] TotalInstCnt at PhyDesignMc Destruction: 5631
[11/20 16:52:44    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3364.7
[11/20 16:52:44    101s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:01:41.9/0:07:03.2 (0.2), mem = 2098.8M
[11/20 16:52:44    101s] 
[11/20 16:52:44    101s] =============================================================================================
[11/20 16:52:44    101s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.15-s110_1
[11/20 16:52:44    101s] =============================================================================================
[11/20 16:52:44    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:52:44    101s] ---------------------------------------------------------------------------------------------
[11/20 16:52:44    101s] [ SlackTraversorInit     ]      2   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.1
[11/20 16:52:44    101s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  60.0 % )     0:00:01.7 /  0:00:01.7    1.0
[11/20 16:52:44    101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:44    101s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/20 16:52:44    101s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:44    101s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:01.7 /  0:00:01.7    1.0
[11/20 16:52:44    101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:44    101s] [ TransformInit          ]      1   0:00:00.2  (   8.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:52:44    101s] [ OptimizationStep       ]      1   0:00:00.0  (   1.5 % )     0:00:00.2 /  0:00:00.1    0.5
[11/20 16:52:44    101s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.6
[11/20 16:52:44    101s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:44    101s] [ OptEval                ]      2   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.0    0.4
[11/20 16:52:44    101s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:44    101s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/20 16:52:44    101s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:44    101s] [ SetupOptGetWorkingSet  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:44    101s] [ SetupOptGetActiveNode  ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:44    101s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:44    101s] [ RefinePlace            ]      1   0:00:00.2  (   8.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:52:44    101s] [ TimingUpdate           ]      2   0:00:00.2  (   5.9 % )     0:00:00.2 /  0:00:00.1    0.9
[11/20 16:52:44    101s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:44    101s] [ MISC                   ]          0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.1    0.8
[11/20 16:52:44    101s] ---------------------------------------------------------------------------------------------
[11/20 16:52:44    101s]  WnsOpt #1 TOTAL                    0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.7    1.0
[11/20 16:52:44    101s] ---------------------------------------------------------------------------------------------
[11/20 16:52:44    101s] 
[11/20 16:52:44    101s] End: GigaOpt Optimization in WNS mode
[11/20 16:52:44    101s] *** Timing Is met
[11/20 16:52:44    101s] *** Check timing (0:00:00.0)
[11/20 16:52:44    101s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/20 16:52:44    101s] Info: 57 io nets excluded
[11/20 16:52:44    101s] Info: 6 clock nets excluded from IPO operation.
[11/20 16:52:44    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=2098.8M
[11/20 16:52:44    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=2098.8M
[11/20 16:52:44    101s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/20 16:52:44    101s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/20 16:52:44    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=2156.0M
[11/20 16:52:44    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:2156.0M, EPOCH TIME: 1763637764.339004
[11/20 16:52:44    101s] Processing tracks to init pin-track alignment.
[11/20 16:52:44    101s] z: 2, totalTracks: 1
[11/20 16:52:44    101s] z: 4, totalTracks: 1
[11/20 16:52:44    101s] z: 6, totalTracks: 1
[11/20 16:52:44    101s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:52:44    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2156.0M, EPOCH TIME: 1763637764.344089
[11/20 16:52:44    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:44    102s] 
[11/20 16:52:44    102s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:44    102s] OPERPROF:     Starting CMU at level 3, MEM:2156.0M, EPOCH TIME: 1763637764.353615
[11/20 16:52:44    102s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2156.0M, EPOCH TIME: 1763637764.354195
[11/20 16:52:44    102s] 
[11/20 16:52:44    102s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:52:44    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2156.0M, EPOCH TIME: 1763637764.354853
[11/20 16:52:44    102s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2156.0M, EPOCH TIME: 1763637764.354895
[11/20 16:52:44    102s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2156.0M, EPOCH TIME: 1763637764.354931
[11/20 16:52:44    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2156.0MB).
[11/20 16:52:44    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.017, MEM:2156.0M, EPOCH TIME: 1763637764.355542
[11/20 16:52:44    102s] TotalInstCnt at PhyDesignMc Initialization: 5631
[11/20 16:52:44    102s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=2156.0M
[11/20 16:52:44    102s] Begin: Area Reclaim Optimization
[11/20 16:52:44    102s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:42.0/0:07:03.3 (0.2), mem = 2156.0M
[11/20 16:52:44    102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3364.8
[11/20 16:52:44    102s] ### Creating RouteCongInterface, started
[11/20 16:52:44    102s] 
[11/20 16:52:44    102s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[11/20 16:52:44    102s] 
[11/20 16:52:44    102s] #optDebug: {0, 1.000}
[11/20 16:52:44    102s] ### Creating RouteCongInterface, finished
[11/20 16:52:44    102s] {MG  {5 0 60 1.14438} }
[11/20 16:52:44    102s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=2156.0M
[11/20 16:52:44    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=2156.0M
[11/20 16:52:44    102s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2156.0M, EPOCH TIME: 1763637764.567929
[11/20 16:52:44    102s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2156.0M, EPOCH TIME: 1763637764.568059
[11/20 16:52:44    102s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 48.59
[11/20 16:52:44    102s] +---------+---------+--------+--------+------------+--------+
[11/20 16:52:44    102s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/20 16:52:44    102s] +---------+---------+--------+--------+------------+--------+
[11/20 16:52:44    102s] |   48.59%|        -|   0.000|   0.000|   0:00:00.0| 2156.0M|
[11/20 16:52:44    102s] #optDebug: <stH: 5.0400 MiSeL: 180.0390>
[11/20 16:52:44    102s] |   48.59%|        0|   0.000|   0.000|   0:00:00.0| 2156.0M|
[11/20 16:52:44    102s] |   48.59%|        0|   0.000|   0.000|   0:00:00.0| 2157.0M|
[11/20 16:52:44    102s] |   48.58%|        8|   0.000|   0.000|   0:00:00.0| 2181.6M|
[11/20 16:52:45    102s] |   48.58%|        1|   0.000|   0.000|   0:00:01.0| 2181.6M|
[11/20 16:52:45    102s] |   48.58%|        0|   0.000|   0.000|   0:00:00.0| 2181.6M|
[11/20 16:52:45    102s] #optDebug: <stH: 5.0400 MiSeL: 180.0390>
[11/20 16:52:45    102s] #optDebug: RTR_SNLTF <10.0000 5.0400> <50.4000> 
[11/20 16:52:45    102s] |   48.58%|        0|   0.000|   0.000|   0:00:00.0| 2181.6M|
[11/20 16:52:45    102s] +---------+---------+--------+--------+------------+--------+
[11/20 16:52:45    102s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 48.58
[11/20 16:52:45    102s] 
[11/20 16:52:45    102s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[11/20 16:52:45    102s] --------------------------------------------------------------
[11/20 16:52:45    102s] |                                   | Total     | Sequential |
[11/20 16:52:45    102s] --------------------------------------------------------------
[11/20 16:52:45    102s] | Num insts resized                 |       2  |       1    |
[11/20 16:52:45    102s] | Num insts undone                  |       7  |       5    |
[11/20 16:52:45    102s] | Num insts Downsized               |       2  |       1    |
[11/20 16:52:45    102s] | Num insts Samesized               |       0  |       0    |
[11/20 16:52:45    102s] | Num insts Upsized                 |       0  |       0    |
[11/20 16:52:45    102s] | Num multiple commits+uncommits    |       0  |       -    |
[11/20 16:52:45    102s] --------------------------------------------------------------
[11/20 16:52:45    102s] Bottom Preferred Layer:
[11/20 16:52:45    102s]     None
[11/20 16:52:45    102s] Via Pillar Rule:
[11/20 16:52:45    102s]     None
[11/20 16:52:45    102s] 
[11/20 16:52:45    102s] Number of times islegalLocAvaiable called = 16 skipped = 0, called in commitmove = 9, skipped in commitmove = 0
[11/20 16:52:45    102s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[11/20 16:52:45    102s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2181.6M, EPOCH TIME: 1763637765.048347
[11/20 16:52:45    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5967).
[11/20 16:52:45    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2181.6M, EPOCH TIME: 1763637765.058327
[11/20 16:52:45    102s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2181.6M, EPOCH TIME: 1763637765.059596
[11/20 16:52:45    102s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2181.6M, EPOCH TIME: 1763637765.059673
[11/20 16:52:45    102s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2181.6M, EPOCH TIME: 1763637765.064283
[11/20 16:52:45    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] 
[11/20 16:52:45    102s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:45    102s] OPERPROF:       Starting CMU at level 4, MEM:2181.6M, EPOCH TIME: 1763637765.073846
[11/20 16:52:45    102s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2181.6M, EPOCH TIME: 1763637765.074335
[11/20 16:52:45    102s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2181.6M, EPOCH TIME: 1763637765.074958
[11/20 16:52:45    102s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2181.6M, EPOCH TIME: 1763637765.074997
[11/20 16:52:45    102s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2181.6M, EPOCH TIME: 1763637765.075033
[11/20 16:52:45    102s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2181.6M, EPOCH TIME: 1763637765.075608
[11/20 16:52:45    102s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2181.6M, EPOCH TIME: 1763637765.075721
[11/20 16:52:45    102s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.016, MEM:2181.6M, EPOCH TIME: 1763637765.075787
[11/20 16:52:45    102s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.016, MEM:2181.6M, EPOCH TIME: 1763637765.075817
[11/20 16:52:45    102s] TDRefine: refinePlace mode is spiral
[11/20 16:52:45    102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3364.4
[11/20 16:52:45    102s] OPERPROF: Starting RefinePlace at level 1, MEM:2181.6M, EPOCH TIME: 1763637765.075861
[11/20 16:52:45    102s] *** Starting refinePlace (0:01:43 mem=2181.6M) ***
[11/20 16:52:45    102s] Total net bbox length = 2.568e+05 (1.226e+05 1.342e+05) (ext = 2.823e+04)
[11/20 16:52:45    102s] 
[11/20 16:52:45    102s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:45    102s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:52:45    102s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2181.6M, EPOCH TIME: 1763637765.081854
[11/20 16:52:45    102s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.000, MEM:2181.6M, EPOCH TIME: 1763637765.082300
[11/20 16:52:45    102s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:45    102s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:45    102s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2181.6M, EPOCH TIME: 1763637765.084451
[11/20 16:52:45    102s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:2181.6M, EPOCH TIME: 1763637765.084896
[11/20 16:52:45    102s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2181.6M, EPOCH TIME: 1763637765.084936
[11/20 16:52:45    102s] Starting refinePlace ...
[11/20 16:52:45    102s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:45    102s] One DDP V2 for no tweak run.
[11/20 16:52:45    102s] 
[11/20 16:52:45    102s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/20 16:52:45    102s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/20 16:52:45    102s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:52:45    102s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:52:45    102s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2181.6MB) @(0:01:43 - 0:01:43).
[11/20 16:52:45    102s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:52:45    102s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2181.6MB
[11/20 16:52:45    102s] Statistics of distance of Instance movement in refine placement:
[11/20 16:52:45    102s]   maximum (X+Y) =         0.00 um
[11/20 16:52:45    102s]   mean    (X+Y) =         0.00 um
[11/20 16:52:45    102s] Summary Report:
[11/20 16:52:45    102s] Instances move: 0 (out of 5631 movable)
[11/20 16:52:45    102s] Instances flipped: 0
[11/20 16:52:45    102s] Mean displacement: 0.00 um
[11/20 16:52:45    102s] Max displacement: 0.00 um 
[11/20 16:52:45    102s] Total instances moved : 0
[11/20 16:52:45    102s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.096, MEM:2181.6M, EPOCH TIME: 1763637765.181152
[11/20 16:52:45    102s] Total net bbox length = 2.568e+05 (1.226e+05 1.342e+05) (ext = 2.823e+04)
[11/20 16:52:45    102s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2181.6MB
[11/20 16:52:45    102s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2181.6MB) @(0:01:43 - 0:01:43).
[11/20 16:52:45    102s] *** Finished refinePlace (0:01:43 mem=2181.6M) ***
[11/20 16:52:45    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3364.4
[11/20 16:52:45    102s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.107, MEM:2181.6M, EPOCH TIME: 1763637765.182700
[11/20 16:52:45    102s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2181.6M, EPOCH TIME: 1763637765.198731
[11/20 16:52:45    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5799).
[11/20 16:52:45    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2181.6M, EPOCH TIME: 1763637765.208432
[11/20 16:52:45    102s] *** maximum move = 0.00 um ***
[11/20 16:52:45    102s] *** Finished re-routing un-routed nets (2181.6M) ***
[11/20 16:52:45    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:2181.6M, EPOCH TIME: 1763637765.222167
[11/20 16:52:45    102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2181.6M, EPOCH TIME: 1763637765.227047
[11/20 16:52:45    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] 
[11/20 16:52:45    102s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:45    102s] OPERPROF:     Starting CMU at level 3, MEM:2181.6M, EPOCH TIME: 1763637765.236571
[11/20 16:52:45    102s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2181.6M, EPOCH TIME: 1763637765.237054
[11/20 16:52:45    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2181.6M, EPOCH TIME: 1763637765.237683
[11/20 16:52:45    102s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2181.6M, EPOCH TIME: 1763637765.237726
[11/20 16:52:45    102s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2181.6M, EPOCH TIME: 1763637765.237766
[11/20 16:52:45    102s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2181.6M, EPOCH TIME: 1763637765.238337
[11/20 16:52:45    102s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2181.6M, EPOCH TIME: 1763637765.238449
[11/20 16:52:45    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.016, MEM:2181.6M, EPOCH TIME: 1763637765.238516
[11/20 16:52:45    102s] 
[11/20 16:52:45    102s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2181.6M) ***
[11/20 16:52:45    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3364.8
[11/20 16:52:45    102s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:42.9/0:07:04.2 (0.2), mem = 2181.6M
[11/20 16:52:45    102s] 
[11/20 16:52:45    102s] =============================================================================================
[11/20 16:52:45    102s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.15-s110_1
[11/20 16:52:45    102s] =============================================================================================
[11/20 16:52:45    102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:52:45    102s] ---------------------------------------------------------------------------------------------
[11/20 16:52:45    102s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:45    102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:45    102s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:45    102s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:45    102s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:45    102s] [ OptimizationStep       ]      1   0:00:00.1  (   7.6 % )     0:00:00.4 /  0:00:00.4    1.0
[11/20 16:52:45    102s] [ OptSingleIteration     ]      6   0:00:00.0  (   3.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/20 16:52:45    102s] [ OptGetWeight           ]    164   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:45    102s] [ OptEval                ]    164   0:00:00.3  (  30.9 % )     0:00:00.3 /  0:00:00.3    1.1
[11/20 16:52:45    102s] [ OptCommit              ]    164   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:45    102s] [ PostCommitDelayUpdate  ]    167   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/20 16:52:45    102s] [ IncrDelayCalc          ]     18   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.0    0.9
[11/20 16:52:45    102s] [ RefinePlace            ]      1   0:00:00.2  (  24.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:52:45    102s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:45    102s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:45    102s] [ MISC                   ]          0:00:00.2  (  19.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/20 16:52:45    102s] ---------------------------------------------------------------------------------------------
[11/20 16:52:45    102s]  AreaOpt #2 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/20 16:52:45    102s] ---------------------------------------------------------------------------------------------
[11/20 16:52:45    102s] 
[11/20 16:52:45    102s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2162.5M, EPOCH TIME: 1763637765.265966
[11/20 16:52:45    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:336).
[11/20 16:52:45    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2101.5M, EPOCH TIME: 1763637765.275709
[11/20 16:52:45    102s] TotalInstCnt at PhyDesignMc Destruction: 5631
[11/20 16:52:45    102s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2101.51M, totSessionCpu=0:01:43).
[11/20 16:52:45    102s] **INFO: Flow update: Design timing is met.
[11/20 16:52:45    102s] Begin: GigaOpt postEco DRV Optimization
[11/20 16:52:45    102s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[11/20 16:52:45    102s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:43.0/0:07:04.3 (0.2), mem = 2101.5M
[11/20 16:52:45    102s] Info: 57 io nets excluded
[11/20 16:52:45    102s] Info: 6 clock nets excluded from IPO operation.
[11/20 16:52:45    102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3364.9
[11/20 16:52:45    102s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/20 16:52:45    102s] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=2101.5M
[11/20 16:52:45    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:2101.5M, EPOCH TIME: 1763637765.380065
[11/20 16:52:45    102s] Processing tracks to init pin-track alignment.
[11/20 16:52:45    102s] z: 2, totalTracks: 1
[11/20 16:52:45    102s] z: 4, totalTracks: 1
[11/20 16:52:45    102s] z: 6, totalTracks: 1
[11/20 16:52:45    102s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:52:45    102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2101.5M, EPOCH TIME: 1763637765.384861
[11/20 16:52:45    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    102s] 
[11/20 16:52:45    102s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:45    102s] OPERPROF:     Starting CMU at level 3, MEM:2101.5M, EPOCH TIME: 1763637765.394371
[11/20 16:52:45    102s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2101.5M, EPOCH TIME: 1763637765.394863
[11/20 16:52:45    102s] 
[11/20 16:52:45    102s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:52:45    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:2101.5M, EPOCH TIME: 1763637765.395497
[11/20 16:52:45    102s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2101.5M, EPOCH TIME: 1763637765.395538
[11/20 16:52:45    102s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2101.5M, EPOCH TIME: 1763637765.395576
[11/20 16:52:45    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2101.5MB).
[11/20 16:52:45    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2101.5M, EPOCH TIME: 1763637765.396192
[11/20 16:52:45    103s] TotalInstCnt at PhyDesignMc Initialization: 5631
[11/20 16:52:45    103s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=2101.5M
[11/20 16:52:45    103s] ### Creating RouteCongInterface, started
[11/20 16:52:45    103s] 
[11/20 16:52:45    103s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[11/20 16:52:45    103s] 
[11/20 16:52:45    103s] #optDebug: {0, 1.000}
[11/20 16:52:45    103s] ### Creating RouteCongInterface, finished
[11/20 16:52:45    103s] {MG  {5 0 60 1.14438} }
[11/20 16:52:45    103s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=2101.5M
[11/20 16:52:45    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=2101.5M
[11/20 16:52:45    103s] [GPS-DRV] Optimizer parameters ============================= 
[11/20 16:52:45    103s] [GPS-DRV] maxDensity (design): 0.95
[11/20 16:52:45    103s] [GPS-DRV] maxLocalDensity: 0.98
[11/20 16:52:45    103s] [GPS-DRV] All active and enabled setup views
[11/20 16:52:45    103s] [GPS-DRV]     dtmf_view_setup
[11/20 16:52:45    103s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/20 16:52:45    103s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/20 16:52:45    103s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/20 16:52:45    103s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/20 16:52:45    103s] [GPS-DRV] timing-driven DRV settings
[11/20 16:52:45    103s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/20 16:52:45    103s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2158.7M, EPOCH TIME: 1763637765.681205
[11/20 16:52:45    103s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2158.7M, EPOCH TIME: 1763637765.681320
[11/20 16:52:45    103s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:52:45    103s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/20 16:52:45    103s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:52:45    103s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/20 16:52:45    103s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:52:45    103s] Info: violation cost 0.268426 (cap = 0.000000, tran = 0.268426, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:52:45    103s] |     1|    11|    -0.05|     0|     0|     0.00|   134|   134|     0|     0|     0.03|     0.00|       0|       0|       0| 48.58%|          |         |
[11/20 16:52:45    103s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:52:45    103s] |     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0.03|     0.00|       1|       0|       0| 48.59%| 0:00:00.0|  2185.8M|
[11/20 16:52:45    103s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/20 16:52:45    103s] |     0|     0|     0.00|     0|     0|     0.00|   134|   134|     0|     0|     0.03|     0.00|       0|       0|       0| 48.59%| 0:00:00.0|  2185.8M|
[11/20 16:52:45    103s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/20 16:52:45    103s] Bottom Preferred Layer:
[11/20 16:52:45    103s]     None
[11/20 16:52:45    103s] Via Pillar Rule:
[11/20 16:52:45    103s]     None
[11/20 16:52:45    103s] 
[11/20 16:52:45    103s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2185.8M) ***
[11/20 16:52:45    103s] 
[11/20 16:52:45    103s] Total-nets :: 6000, Stn-nets :: 57, ratio :: 0.95 %, Total-len 306780, Stn-len 0
[11/20 16:52:45    103s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2166.8M, EPOCH TIME: 1763637765.791606
[11/20 16:52:45    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5968).
[11/20 16:52:45    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    103s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2103.8M, EPOCH TIME: 1763637765.801525
[11/20 16:52:45    103s] TotalInstCnt at PhyDesignMc Destruction: 5632
[11/20 16:52:45    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3364.9
[11/20 16:52:45    103s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:43.4/0:07:04.7 (0.2), mem = 2103.8M
[11/20 16:52:45    103s] 
[11/20 16:52:45    103s] =============================================================================================
[11/20 16:52:45    103s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.15-s110_1
[11/20 16:52:45    103s] =============================================================================================
[11/20 16:52:45    103s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:52:45    103s] ---------------------------------------------------------------------------------------------
[11/20 16:52:45    103s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:45    103s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:45    103s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   9.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:45    103s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:45    103s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:45    103s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:45    103s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/20 16:52:45    103s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/20 16:52:45    103s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:45    103s] [ OptEval                ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/20 16:52:45    103s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:45    103s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/20 16:52:45    103s] [ IncrDelayCalc          ]      6   0:00:00.0  (   3.9 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 16:52:45    103s] [ DrvFindVioNets         ]      3   0:00:00.0  (   6.3 % )     0:00:00.0 /  0:00:00.0    1.5
[11/20 16:52:45    103s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/20 16:52:45    103s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:45    103s] [ MISC                   ]          0:00:00.3  (  60.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/20 16:52:45    103s] ---------------------------------------------------------------------------------------------
[11/20 16:52:45    103s]  DrvOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/20 16:52:45    103s] ---------------------------------------------------------------------------------------------
[11/20 16:52:45    103s] 
[11/20 16:52:45    103s] End: GigaOpt postEco DRV Optimization
[11/20 16:52:45    103s] **INFO: Flow update: Design timing is met.
[11/20 16:52:45    103s] Running refinePlace -preserveRouting true -hardFence false
[11/20 16:52:45    103s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2103.8M, EPOCH TIME: 1763637765.823675
[11/20 16:52:45    103s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2103.8M, EPOCH TIME: 1763637765.823728
[11/20 16:52:45    103s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2103.8M, EPOCH TIME: 1763637765.823797
[11/20 16:52:45    103s] Processing tracks to init pin-track alignment.
[11/20 16:52:45    103s] z: 2, totalTracks: 1
[11/20 16:52:45    103s] z: 4, totalTracks: 1
[11/20 16:52:45    103s] z: 6, totalTracks: 1
[11/20 16:52:45    103s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:52:45    103s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2103.8M, EPOCH TIME: 1763637765.828531
[11/20 16:52:45    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    103s] 
[11/20 16:52:45    103s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:45    103s] # Found 3 fixed insts to be non-legal.
[11/20 16:52:45    103s] OPERPROF:         Starting CMU at level 5, MEM:2103.8M, EPOCH TIME: 1763637765.838228
[11/20 16:52:45    103s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2103.8M, EPOCH TIME: 1763637765.838728
[11/20 16:52:45    103s] 
[11/20 16:52:45    103s] Bad Lib Cell Checking (CMU) is done! (0)
[11/20 16:52:45    103s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:2103.8M, EPOCH TIME: 1763637765.839374
[11/20 16:52:45    103s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2103.8M, EPOCH TIME: 1763637765.839415
[11/20 16:52:45    103s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2103.8M, EPOCH TIME: 1763637765.839451
[11/20 16:52:45    103s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2103.8MB).
[11/20 16:52:45    103s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.016, MEM:2103.8M, EPOCH TIME: 1763637765.840085
[11/20 16:52:45    103s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.016, MEM:2103.8M, EPOCH TIME: 1763637765.840118
[11/20 16:52:45    103s] TDRefine: refinePlace mode is spiral
[11/20 16:52:45    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3364.5
[11/20 16:52:45    103s] OPERPROF:   Starting RefinePlace at level 2, MEM:2103.8M, EPOCH TIME: 1763637765.840160
[11/20 16:52:45    103s] *** Starting refinePlace (0:01:43 mem=2103.8M) ***
[11/20 16:52:45    103s] Total net bbox length = 2.568e+05 (1.226e+05 1.342e+05) (ext = 2.823e+04)
[11/20 16:52:45    103s] 
[11/20 16:52:45    103s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:45    103s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2103.8M, EPOCH TIME: 1763637765.853441
[11/20 16:52:45    103s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:2103.8M, EPOCH TIME: 1763637765.853912
[11/20 16:52:45    103s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:45    103s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:45    103s] 
[11/20 16:52:45    103s] Starting Small incrNP...
[11/20 16:52:45    103s] User Input Parameters:
[11/20 16:52:45    103s] - Congestion Driven    : Off
[11/20 16:52:45    103s] - Timing Driven        : Off
[11/20 16:52:45    103s] - Area-Violation Based : Off
[11/20 16:52:45    103s] - Start Rollback Level : -5
[11/20 16:52:45    103s] - Legalized            : On
[11/20 16:52:45    103s] - Window Based         : Off
[11/20 16:52:45    103s] - eDen incr mode       : Off
[11/20 16:52:45    103s] - Small incr mode      : On
[11/20 16:52:45    103s] 
[11/20 16:52:45    103s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2103.8M, EPOCH TIME: 1763637765.855924
[11/20 16:52:45    103s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2103.8M, EPOCH TIME: 1763637765.856750
[11/20 16:52:45    103s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.001, MEM:2103.8M, EPOCH TIME: 1763637765.857895
[11/20 16:52:45    103s] default core: bins with density > 0.750 =  0.35 % ( 1 / 289 )
[11/20 16:52:45    103s] Density distribution unevenness ratio = 21.196%
[11/20 16:52:45    103s] Density distribution unevenness ratio (U70) = 0.823%
[11/20 16:52:45    103s] Density distribution unevenness ratio (U80) = 0.000%
[11/20 16:52:45    103s] Density distribution unevenness ratio (U90) = 0.000%
[11/20 16:52:45    103s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.002, MEM:2103.8M, EPOCH TIME: 1763637765.857963
[11/20 16:52:45    103s] cost 0.764474, thresh 1.000000
[11/20 16:52:45    103s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2103.8M)
[11/20 16:52:45    103s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:52:45    103s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2103.8M, EPOCH TIME: 1763637765.858608
[11/20 16:52:45    103s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.000, MEM:2103.8M, EPOCH TIME: 1763637765.859047
[11/20 16:52:45    103s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2103.8M, EPOCH TIME: 1763637765.859086
[11/20 16:52:45    103s] Starting refinePlace ...
[11/20 16:52:45    103s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:45    103s] One DDP V2 for no tweak run.
[11/20 16:52:45    103s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:45    103s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2103.8M, EPOCH TIME: 1763637765.869520
[11/20 16:52:45    103s] DDP initSite1 nrRow 167 nrJob 167
[11/20 16:52:45    103s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2103.8M, EPOCH TIME: 1763637765.869578
[11/20 16:52:45    103s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2103.8M, EPOCH TIME: 1763637765.869758
[11/20 16:52:45    103s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2103.8M, EPOCH TIME: 1763637765.869795
[11/20 16:52:45    103s] DDP markSite nrRow 167 nrJob 167
[11/20 16:52:45    103s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2103.8M, EPOCH TIME: 1763637765.870164
[11/20 16:52:45    103s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2103.8M, EPOCH TIME: 1763637765.870204
[11/20 16:52:45    103s]   Spread Effort: high, pre-route mode, useDDP on.
[11/20 16:52:45    103s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2103.8MB) @(0:01:43 - 0:01:43).
[11/20 16:52:45    103s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/20 16:52:45    103s] wireLenOptFixPriorityInst 0 inst fixed
[11/20 16:52:45    103s] 
[11/20 16:52:45    103s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[11/20 16:52:45    103s] Move report: legalization moves 1 insts, mean move: 2.64 um, max move: 2.64 um spiral
[11/20 16:52:45    103s] 	Max move on inst (DTMF_INST/TDSP_CORE_INST/DECODE_INST/FE_OFC82_ir_5): (790.68, 622.72) --> (788.04, 622.72)
[11/20 16:52:45    103s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:52:45    103s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/20 16:52:45    103s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2103.8MB) @(0:01:43 - 0:01:44).
[11/20 16:52:45    103s] Move report: Detail placement moves 1 insts, mean move: 2.64 um, max move: 2.64 um 
[11/20 16:52:45    103s] 	Max move on inst (DTMF_INST/TDSP_CORE_INST/DECODE_INST/FE_OFC82_ir_5): (790.68, 622.72) --> (788.04, 622.72)
[11/20 16:52:45    103s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2103.8MB
[11/20 16:52:45    103s] Statistics of distance of Instance movement in refine placement:
[11/20 16:52:45    103s]   maximum (X+Y) =         2.64 um
[11/20 16:52:45    103s]   inst (DTMF_INST/TDSP_CORE_INST/DECODE_INST/FE_OFC82_ir_5) with max move: (790.68, 622.72) -> (788.04, 622.72)
[11/20 16:52:45    103s]   mean    (X+Y) =         2.64 um
[11/20 16:52:45    103s] Summary Report:
[11/20 16:52:45    103s] Instances move: 1 (out of 5632 movable)
[11/20 16:52:45    103s] Instances flipped: 0
[11/20 16:52:45    103s] Mean displacement: 2.64 um
[11/20 16:52:45    103s] Max displacement: 2.64 um (Instance: DTMF_INST/TDSP_CORE_INST/DECODE_INST/FE_OFC82_ir_5) (790.68, 622.72) -> (788.04, 622.72)
[11/20 16:52:45    103s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: BUFX1
[11/20 16:52:45    103s] Total instances moved : 1
[11/20 16:52:45    103s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.120, REAL:0.115, MEM:2103.8M, EPOCH TIME: 1763637765.973782
[11/20 16:52:45    103s] Total net bbox length = 2.568e+05 (1.226e+05 1.342e+05) (ext = 2.823e+04)
[11/20 16:52:45    103s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2103.8MB
[11/20 16:52:45    103s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2103.8MB) @(0:01:43 - 0:01:44).
[11/20 16:52:45    103s] *** Finished refinePlace (0:01:44 mem=2103.8M) ***
[11/20 16:52:45    103s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3364.5
[11/20 16:52:45    103s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.130, REAL:0.135, MEM:2103.8M, EPOCH TIME: 1763637765.975358
[11/20 16:52:45    103s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2103.8M, EPOCH TIME: 1763637765.975397
[11/20 16:52:45    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5800).
[11/20 16:52:45    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    103s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    103s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:45    103s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.010, MEM:2103.8M, EPOCH TIME: 1763637765.985442
[11/20 16:52:45    103s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.160, REAL:0.162, MEM:2103.8M, EPOCH TIME: 1763637765.985500
[11/20 16:52:45    103s] **INFO: Flow update: Design timing is met.
[11/20 16:52:45    103s] **INFO: Flow update: Design timing is met.
[11/20 16:52:45    103s] **INFO: Flow update: Design timing is met.
[11/20 16:52:46    103s] Register exp ratio and priority group on 0 nets on 6018 nets : 
[11/20 16:52:46    103s] 
[11/20 16:52:46    103s] Active setup views:
[11/20 16:52:46    103s]  dtmf_view_setup
[11/20 16:52:46    103s]   Dominating endpoints: 0
[11/20 16:52:46    103s]   Dominating TNS: -0.000
[11/20 16:52:46    103s] 
[11/20 16:52:46    103s] Extraction called for design 'DTMF_CHIP' of instances=5707 and nets=6376 using extraction engine 'preRoute' .
[11/20 16:52:46    103s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/20 16:52:46    103s] RC Extraction called in multi-corner(1) mode.
[11/20 16:52:46    103s] RCMode: PreRoute
[11/20 16:52:46    103s]       RC Corner Indexes            0   
[11/20 16:52:46    103s] Capacitance Scaling Factor   : 1.00000 
[11/20 16:52:46    103s] Resistance Scaling Factor    : 1.00000 
[11/20 16:52:46    103s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 16:52:46    103s] Clock Res. Scaling Factor    : 1.00000 
[11/20 16:52:46    103s] Shrink Factor                : 1.00000
[11/20 16:52:46    103s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 16:52:46    103s] Using capacitance table file ...
[11/20 16:52:46    103s] RC Grid backup saved.
[11/20 16:52:46    103s] 
[11/20 16:52:46    103s] Trim Metal Layers:
[11/20 16:52:46    103s] LayerId::1 widthSet size::4
[11/20 16:52:46    103s] LayerId::2 widthSet size::4
[11/20 16:52:46    103s] LayerId::3 widthSet size::4
[11/20 16:52:46    103s] LayerId::4 widthSet size::4
[11/20 16:52:46    103s] LayerId::5 widthSet size::4
[11/20 16:52:46    103s] LayerId::6 widthSet size::3
[11/20 16:52:46    103s] Skipped RC grid update for preRoute extraction.
[11/20 16:52:46    103s] eee: pegSigSF::1.070000
[11/20 16:52:46    103s] Initializing multi-corner capacitance tables ... 
[11/20 16:52:46    103s] Initializing multi-corner resistance tables ...
[11/20 16:52:46    103s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/20 16:52:46    103s] eee: l::2 avDens::0.151589 usedTrk::1740.368658 availTrk::11480.849141 sigTrk::1740.368658
[11/20 16:52:46    103s] eee: l::3 avDens::0.152895 usedTrk::2317.901790 availTrk::15160.112886 sigTrk::2317.901790
[11/20 16:52:46    103s] eee: l::4 avDens::0.073226 usedTrk::987.308827 availTrk::13482.991423 sigTrk::987.308827
[11/20 16:52:46    103s] eee: l::5 avDens::0.053540 usedTrk::662.568254 availTrk::12375.157832 sigTrk::662.568254
[11/20 16:52:46    103s] eee: l::6 avDens::0.063278 usedTrk::759.950993 availTrk::12009.799059 sigTrk::759.950993
[11/20 16:52:46    103s] {RT dtmf_rc_corner 0 6 6 {5 0} 1}
[11/20 16:52:46    103s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.252281 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.868300 pMod=80 wcR=0.489500 newSi=0.001600 wHLS=1.223750 siPrev=0 viaL=0.000000
[11/20 16:52:46    103s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2084.406M)
[11/20 16:52:46    103s] Skewing Data Summary (End_of_FINAL)
[11/20 16:52:46    103s] --------------------------------------------------
[11/20 16:52:46    103s]  Total skewed count:0
[11/20 16:52:46    103s] --------------------------------------------------
[11/20 16:52:46    103s] Starting delay calculation for Setup views
[11/20 16:52:46    103s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 16:52:46    103s] #################################################################################
[11/20 16:52:46    103s] # Design Stage: PreRoute
[11/20 16:52:46    103s] # Design Name: DTMF_CHIP
[11/20 16:52:46    103s] # Design Mode: 180nm
[11/20 16:52:46    103s] # Analysis Mode: MMMC Non-OCV 
[11/20 16:52:46    103s] # Parasitics Mode: No SPEF/RCDB 
[11/20 16:52:46    103s] # Signoff Settings: SI Off 
[11/20 16:52:46    103s] #################################################################################
[11/20 16:52:46    104s] Calculate delays in BcWc mode...
[11/20 16:52:46    104s] Topological Sorting (REAL = 0:00:00.0, MEM = 2090.2M, InitMEM = 2090.2M)
[11/20 16:52:46    104s] Start delay calculation (fullDC) (1 T). (MEM=2090.19)
[11/20 16:52:46    104s] End AAE Lib Interpolated Model. (MEM=2101.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:52:47    104s] Total number of fetched objects 6245
[11/20 16:52:47    104s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 16:52:47    104s] End delay calculation. (MEM=2117.39 CPU=0:00:00.7 REAL=0:00:01.0)
[11/20 16:52:47    104s] End delay calculation (fullDC). (MEM=2117.39 CPU=0:00:00.9 REAL=0:00:01.0)
[11/20 16:52:47    104s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2117.4M) ***
[11/20 16:52:47    105s] *** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:45 mem=2117.4M)
[11/20 16:52:47    105s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2117.39 MB )
[11/20 16:52:47    105s] (I)      ==================== Layers =====================
[11/20 16:52:47    105s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:47    105s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/20 16:52:47    105s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:47    105s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/20 16:52:47    105s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[11/20 16:52:47    105s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/20 16:52:47    105s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[11/20 16:52:47    105s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/20 16:52:47    105s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[11/20 16:52:47    105s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/20 16:52:47    105s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[11/20 16:52:47    105s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/20 16:52:47    105s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[11/20 16:52:47    105s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/20 16:52:47    105s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:47    105s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[11/20 16:52:47    105s] (I)      +-----+----+---------+---------+--------+-------+
[11/20 16:52:47    105s] (I)      Started Import and model ( Curr Mem: 2117.39 MB )
[11/20 16:52:47    105s] (I)      Default pattern map key = DTMF_CHIP_default.
[11/20 16:52:47    105s] (I)      == Non-default Options ==
[11/20 16:52:47    105s] (I)      Build term to term wires                           : false
[11/20 16:52:47    105s] (I)      Maximum routing layer                              : 6
[11/20 16:52:47    105s] (I)      Number of threads                                  : 1
[11/20 16:52:47    105s] (I)      Method to set GCell size                           : row
[11/20 16:52:47    105s] (I)      Counted 2858 PG shapes. We will not process PG shapes layer by layer.
[11/20 16:52:47    105s] (I)      Use row-based GCell size
[11/20 16:52:47    105s] (I)      Use row-based GCell align
[11/20 16:52:47    105s] (I)      layer 0 area = 0
[11/20 16:52:47    105s] (I)      layer 1 area = 0
[11/20 16:52:47    105s] (I)      layer 2 area = 0
[11/20 16:52:47    105s] (I)      layer 3 area = 0
[11/20 16:52:47    105s] (I)      layer 4 area = 0
[11/20 16:52:47    105s] (I)      layer 5 area = 0
[11/20 16:52:47    105s] (I)      GCell unit size   : 10080
[11/20 16:52:47    105s] (I)      GCell multiplier  : 1
[11/20 16:52:47    105s] (I)      GCell row height  : 10080
[11/20 16:52:47    105s] (I)      Actual row height : 10080
[11/20 16:52:47    105s] (I)      GCell align ref   : 670560 670880
[11/20 16:52:47    105s] [NR-eGR] Track table information for default rule: 
[11/20 16:52:47    105s] [NR-eGR] Metal1 has single uniform track structure
[11/20 16:52:47    105s] [NR-eGR] Metal2 has single uniform track structure
[11/20 16:52:47    105s] [NR-eGR] Metal3 has single uniform track structure
[11/20 16:52:47    105s] [NR-eGR] Metal4 has single uniform track structure
[11/20 16:52:47    105s] [NR-eGR] Metal5 has single uniform track structure
[11/20 16:52:47    105s] [NR-eGR] Metal6 has single uniform track structure
[11/20 16:52:47    105s] (I)      ================ Default via ================
[11/20 16:52:47    105s] (I)      +---+------------------+--------------------+
[11/20 16:52:47    105s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut    |
[11/20 16:52:47    105s] (I)      +---+------------------+--------------------+
[11/20 16:52:47    105s] (I)      | 1 |    8  V12_VH     |   10  V12_2x1_HV_W |
[11/20 16:52:47    105s] (I)      | 2 |    2  via2       |   16  V23_2x1_VH_E |
[11/20 16:52:47    105s] (I)      | 3 |    3  via3       |   23  V34_2x1_HV_E |
[11/20 16:52:47    105s] (I)      | 4 |   28  V45_HV     |   32  V45_1x2_VH_N |
[11/20 16:52:47    105s] (I)      | 5 |   34  V56_VV     |   37  V56_1x2_HV_N |
[11/20 16:52:47    105s] (I)      +---+------------------+--------------------+
[11/20 16:52:47    105s] [NR-eGR] Read 4796 PG shapes
[11/20 16:52:47    105s] [NR-eGR] Read 0 clock shapes
[11/20 16:52:47    105s] [NR-eGR] Read 0 other shapes
[11/20 16:52:47    105s] [NR-eGR] #Routing Blockages  : 0
[11/20 16:52:47    105s] [NR-eGR] #Instance Blockages : 3227
[11/20 16:52:47    105s] [NR-eGR] #PG Blockages       : 4796
[11/20 16:52:47    105s] [NR-eGR] #Halo Blockages     : 0
[11/20 16:52:47    105s] [NR-eGR] #Boundary Blockages : 0
[11/20 16:52:47    105s] [NR-eGR] #Clock Blockages    : 0
[11/20 16:52:47    105s] [NR-eGR] #Other Blockages    : 0
[11/20 16:52:47    105s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/20 16:52:47    105s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/20 16:52:47    105s] [NR-eGR] Read 6000 nets ( ignored 0 )
[11/20 16:52:47    105s] (I)      early_global_route_priority property id does not exist.
[11/20 16:52:47    105s] (I)      Read Num Blocks=8023  Num Prerouted Wires=0  Num CS=0
[11/20 16:52:47    105s] (I)      Layer 1 (V) : #blockages 1555 : #preroutes 0
[11/20 16:52:47    105s] (I)      Layer 2 (H) : #blockages 1614 : #preroutes 0
[11/20 16:52:47    105s] (I)      Layer 3 (V) : #blockages 2547 : #preroutes 0
[11/20 16:52:47    105s] (I)      Layer 4 (H) : #blockages 1389 : #preroutes 0
[11/20 16:52:47    105s] (I)      Layer 5 (V) : #blockages 918 : #preroutes 0
[11/20 16:52:47    105s] (I)      Number of ignored nets                =      0
[11/20 16:52:47    105s] (I)      Number of connected nets              =      0
[11/20 16:52:47    105s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/20 16:52:47    105s] (I)      Number of clock nets                  =      6.  Ignored: No
[11/20 16:52:47    105s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/20 16:52:47    105s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/20 16:52:47    105s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/20 16:52:47    105s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/20 16:52:47    105s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/20 16:52:47    105s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/20 16:52:47    105s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/20 16:52:47    105s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[11/20 16:52:47    105s] (I)      Ndr track 0 does not exist
[11/20 16:52:47    105s] (I)      ---------------------Grid Graph Info--------------------
[11/20 16:52:47    105s] (I)      Routing area        : (0, 0) - (3023920, 3024240)
[11/20 16:52:47    105s] (I)      Core area           : (670560, 670880) - (2353920, 2354240)
[11/20 16:52:47    105s] (I)      Site width          :  1320  (dbu)
[11/20 16:52:47    105s] (I)      Row height          : 10080  (dbu)
[11/20 16:52:47    105s] (I)      GCell row height    : 10080  (dbu)
[11/20 16:52:47    105s] (I)      GCell width         : 10080  (dbu)
[11/20 16:52:47    105s] (I)      GCell height        : 10080  (dbu)
[11/20 16:52:47    105s] (I)      Grid                :   300   300     6
[11/20 16:52:47    105s] (I)      Layer numbers       :     1     2     3     4     5     6
[11/20 16:52:47    105s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[11/20 16:52:47    105s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[11/20 16:52:47    105s] (I)      Default wire width  :   460   560   560   560   560   880
[11/20 16:52:47    105s] (I)      Default wire space  :   460   560   560   560   560   920
[11/20 16:52:47    105s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[11/20 16:52:47    105s] (I)      Default pitch size  :   920  1320  1120  1320  2240  2640
[11/20 16:52:47    105s] (I)      First track coord   :   560   660   560   660  1680   660
[11/20 16:52:47    105s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  4.50  3.82
[11/20 16:52:47    105s] (I)      Total num of tracks :  2700  2291  2700  2291  1350  1146
[11/20 16:52:47    105s] (I)      Num of masks        :     1     1     1     1     1     1
[11/20 16:52:47    105s] (I)      Num of trim masks   :     0     0     0     0     0     0
[11/20 16:52:47    105s] (I)      --------------------------------------------------------
[11/20 16:52:47    105s] 
[11/20 16:52:47    105s] [NR-eGR] ============ Routing rule table ============
[11/20 16:52:47    105s] [NR-eGR] Rule id: 0  Nets: 5943
[11/20 16:52:47    105s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/20 16:52:47    105s] (I)                    Layer     2     3     4     5     6 
[11/20 16:52:47    105s] (I)                    Pitch  1320  1120  1320  2240  2640 
[11/20 16:52:47    105s] (I)             #Used tracks     1     1     1     1     1 
[11/20 16:52:47    105s] (I)       #Fully used tracks     1     1     1     1     1 
[11/20 16:52:47    105s] [NR-eGR] ========================================
[11/20 16:52:47    105s] [NR-eGR] 
[11/20 16:52:47    105s] (I)      =============== Blocked Tracks ===============
[11/20 16:52:47    105s] (I)      +-------+---------+----------+---------------+
[11/20 16:52:47    105s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/20 16:52:47    105s] (I)      +-------+---------+----------+---------------+
[11/20 16:52:47    105s] (I)      |     1 |       0 |        0 |         0.00% |
[11/20 16:52:47    105s] (I)      |     2 |  687300 |   390014 |        56.75% |
[11/20 16:52:47    105s] (I)      |     3 |  810000 |   468224 |        57.81% |
[11/20 16:52:47    105s] (I)      |     4 |  687300 |   406172 |        59.10% |
[11/20 16:52:47    105s] (I)      |     5 |  405000 |   204664 |        50.53% |
[11/20 16:52:47    105s] (I)      |     6 |  343800 |   173509 |        50.47% |
[11/20 16:52:47    105s] (I)      +-------+---------+----------+---------------+
[11/20 16:52:47    105s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2117.39 MB )
[11/20 16:52:47    105s] (I)      Reset routing kernel
[11/20 16:52:47    105s] (I)      Started Global Routing ( Curr Mem: 2117.39 MB )
[11/20 16:52:47    105s] (I)      totalPins=22363  totalGlobalPin=21232 (94.94%)
[11/20 16:52:47    105s] (I)      total 2D Cap : 1355492 = (562588 H, 792904 V)
[11/20 16:52:47    105s] [NR-eGR] Layer group 1: route 5943 net(s) in layer range [2, 6]
[11/20 16:52:47    105s] (I)      
[11/20 16:52:47    105s] (I)      ============  Phase 1a Route ============
[11/20 16:52:47    105s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 3
[11/20 16:52:47    105s] (I)      Usage: 58209 = (27636 H, 30573 V) = (4.91% H, 3.86% V) = (1.393e+05um H, 1.541e+05um V)
[11/20 16:52:47    105s] (I)      
[11/20 16:52:47    105s] (I)      ============  Phase 1b Route ============
[11/20 16:52:47    105s] (I)      Usage: 58214 = (27638 H, 30576 V) = (4.91% H, 3.86% V) = (1.393e+05um H, 1.541e+05um V)
[11/20 16:52:47    105s] (I)      Overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 2.933986e+05um
[11/20 16:52:47    105s] (I)      Congestion metric : 0.00%H 0.02%V, 0.02%HV
[11/20 16:52:47    105s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/20 16:52:47    105s] (I)      
[11/20 16:52:47    105s] (I)      ============  Phase 1c Route ============
[11/20 16:52:47    105s] (I)      Level2 Grid: 60 x 60
[11/20 16:52:47    105s] (I)      Usage: 58214 = (27638 H, 30576 V) = (4.91% H, 3.86% V) = (1.393e+05um H, 1.541e+05um V)
[11/20 16:52:47    105s] (I)      
[11/20 16:52:47    105s] (I)      ============  Phase 1d Route ============
[11/20 16:52:47    105s] (I)      Usage: 58239 = (27651 H, 30588 V) = (4.91% H, 3.86% V) = (1.394e+05um H, 1.542e+05um V)
[11/20 16:52:47    105s] (I)      
[11/20 16:52:47    105s] (I)      ============  Phase 1e Route ============
[11/20 16:52:47    105s] (I)      Usage: 58239 = (27651 H, 30588 V) = (4.91% H, 3.86% V) = (1.394e+05um H, 1.542e+05um V)
[11/20 16:52:47    105s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.935246e+05um
[11/20 16:52:47    105s] (I)      
[11/20 16:52:47    105s] (I)      ============  Phase 1l Route ============
[11/20 16:52:47    105s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/20 16:52:47    105s] (I)      Layer  2:     316851     25317        92      335633      349348    (49.00%) 
[11/20 16:52:47    105s] (I)      Layer  3:     355537     23783         3      415395      391905    (51.45%) 
[11/20 16:52:47    105s] (I)      Layer  4:     300731     10257         2      346324      338657    (50.56%) 
[11/20 16:52:47    105s] (I)      Layer  5:     206893      5578        13      176872      226778    (43.82%) 
[11/20 16:52:47    105s] (I)      Layer  6:     175576      4978         4      150734      191757    (44.01%) 
[11/20 16:52:47    105s] (I)      Total:       1355588     69913       114     1424958     1498443    (48.74%) 
[11/20 16:52:47    105s] (I)      
[11/20 16:52:47    105s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/20 16:52:47    105s] [NR-eGR]                        OverCon           OverCon            
[11/20 16:52:47    105s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/20 16:52:47    105s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[11/20 16:52:47    105s] [NR-eGR] ---------------------------------------------------------------
[11/20 16:52:47    105s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 16:52:47    105s] [NR-eGR]  Metal2 ( 2)        66( 0.14%)         4( 0.01%)   ( 0.15%) 
[11/20 16:52:47    105s] [NR-eGR]  Metal3 ( 3)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[11/20 16:52:47    105s] [NR-eGR]  Metal4 ( 4)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/20 16:52:47    105s] [NR-eGR]  Metal5 ( 5)        12( 0.02%)         0( 0.00%)   ( 0.02%) 
[11/20 16:52:47    105s] [NR-eGR]  Metal6 ( 6)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[11/20 16:52:47    105s] [NR-eGR] ---------------------------------------------------------------
[11/20 16:52:47    105s] [NR-eGR]        Total        87( 0.04%)         4( 0.00%)   ( 0.04%) 
[11/20 16:52:47    105s] [NR-eGR] 
[11/20 16:52:47    105s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 2125.39 MB )
[11/20 16:52:47    105s] (I)      total 2D Cap : 1361718 = (564967 H, 796751 V)
[11/20 16:52:47    105s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.01% V
[11/20 16:52:47    105s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2125.39 MB )
[11/20 16:52:47    105s] (I)      ======================================= Runtime Summary =======================================
[11/20 16:52:47    105s] (I)       Step                                              %      Start     Finish      Real       CPU 
[11/20 16:52:47    105s] (I)      -----------------------------------------------------------------------------------------------
[11/20 16:52:47    105s] (I)       Early Global Route kernel                   100.00%  83.67 sec  83.82 sec  0.15 sec  0.15 sec 
[11/20 16:52:47    105s] (I)       +-Import and model                           29.18%  83.67 sec  83.72 sec  0.04 sec  0.04 sec 
[11/20 16:52:47    105s] (I)       | +-Create place DB                           9.21%  83.67 sec  83.69 sec  0.01 sec  0.02 sec 
[11/20 16:52:47    105s] (I)       | | +-Import place data                       9.16%  83.67 sec  83.69 sec  0.01 sec  0.02 sec 
[11/20 16:52:47    105s] (I)       | | | +-Read instances and placement          2.68%  83.67 sec  83.68 sec  0.00 sec  0.01 sec 
[11/20 16:52:47    105s] (I)       | | | +-Read nets                             6.36%  83.68 sec  83.69 sec  0.01 sec  0.01 sec 
[11/20 16:52:47    105s] (I)       | +-Create route DB                          15.89%  83.69 sec  83.71 sec  0.02 sec  0.02 sec 
[11/20 16:52:47    105s] (I)       | | +-Import route data (1T)                 15.73%  83.69 sec  83.71 sec  0.02 sec  0.02 sec 
[11/20 16:52:47    105s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.37%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | | +-Read routing blockages              0.00%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | | +-Read instance blockages             0.73%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | | +-Read PG blockages                   0.22%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | | +-Read clock blockages                0.01%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | | +-Read other blockages                0.01%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | | +-Read halo blockages                 0.02%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | | +-Read boundary cut boxes             0.00%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | +-Read blackboxes                       0.01%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | +-Read prerouted                        0.94%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | +-Read unlegalized nets                 0.21%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | +-Read nets                             0.92%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | +-Set up via pillars                    0.02%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | +-Initialize 3D grid graph              0.56%  83.69 sec  83.69 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | +-Model blockage capacity               9.76%  83.69 sec  83.71 sec  0.01 sec  0.02 sec 
[11/20 16:52:47    105s] (I)       | | | | +-Initialize 3D capacity              8.79%  83.69 sec  83.71 sec  0.01 sec  0.02 sec 
[11/20 16:52:47    105s] (I)       | +-Read aux data                             0.00%  83.71 sec  83.71 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | +-Others data preparation                   0.33%  83.71 sec  83.71 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | +-Create route kernel                       3.19%  83.71 sec  83.72 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       +-Global Routing                             62.38%  83.72 sec  83.81 sec  0.09 sec  0.10 sec 
[11/20 16:52:47    105s] (I)       | +-Initialization                            0.95%  83.72 sec  83.72 sec  0.00 sec  0.01 sec 
[11/20 16:52:47    105s] (I)       | +-Net group 1                              55.79%  83.72 sec  83.80 sec  0.08 sec  0.09 sec 
[11/20 16:52:47    105s] (I)       | | +-Generate topology                       3.49%  83.72 sec  83.72 sec  0.01 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | +-Phase 1a                                9.51%  83.73 sec  83.75 sec  0.01 sec  0.01 sec 
[11/20 16:52:47    105s] (I)       | | | +-Pattern routing (1T)                  6.71%  83.73 sec  83.74 sec  0.01 sec  0.01 sec 
[11/20 16:52:47    105s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.42%  83.74 sec  83.74 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | +-Add via demand to 2D                  1.15%  83.74 sec  83.75 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | +-Phase 1b                                2.13%  83.75 sec  83.75 sec  0.00 sec  0.01 sec 
[11/20 16:52:47    105s] (I)       | | | +-Monotonic routing (1T)                1.92%  83.75 sec  83.75 sec  0.00 sec  0.01 sec 
[11/20 16:52:47    105s] (I)       | | +-Phase 1c                                1.69%  83.75 sec  83.75 sec  0.00 sec  0.01 sec 
[11/20 16:52:47    105s] (I)       | | | +-Two level Routing                     1.63%  83.75 sec  83.75 sec  0.00 sec  0.01 sec 
[11/20 16:52:47    105s] (I)       | | | | +-Two Level Routing (Regular)         0.86%  83.75 sec  83.75 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | | +-Two Level Routing (Strong)          0.28%  83.75 sec  83.75 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | +-Phase 1d                               13.37%  83.75 sec  83.77 sec  0.02 sec  0.02 sec 
[11/20 16:52:47    105s] (I)       | | | +-Detoured routing (1T)                13.29%  83.75 sec  83.77 sec  0.02 sec  0.02 sec 
[11/20 16:52:47    105s] (I)       | | +-Phase 1e                                0.73%  83.77 sec  83.77 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | +-Route legalization                    0.54%  83.77 sec  83.77 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | | | +-Legalize Blockage Violations        0.48%  83.77 sec  83.77 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       | | +-Phase 1l                               19.06%  83.77 sec  83.80 sec  0.03 sec  0.03 sec 
[11/20 16:52:47    105s] (I)       | | | +-Layer assignment (1T)                16.07%  83.78 sec  83.80 sec  0.02 sec  0.03 sec 
[11/20 16:52:47    105s] (I)       | +-Clean cong LA                             0.00%  83.80 sec  83.80 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)       +-Export 3D cong map                          6.86%  83.81 sec  83.82 sec  0.01 sec  0.01 sec 
[11/20 16:52:47    105s] (I)       | +-Export 2D cong map                        1.02%  83.82 sec  83.82 sec  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)      ======================= Summary by functions ========================
[11/20 16:52:47    105s] (I)       Lv  Step                                      %      Real       CPU 
[11/20 16:52:47    105s] (I)      ---------------------------------------------------------------------
[11/20 16:52:47    105s] (I)        0  Early Global Route kernel           100.00%  0.15 sec  0.15 sec 
[11/20 16:52:47    105s] (I)        1  Global Routing                       62.38%  0.09 sec  0.10 sec 
[11/20 16:52:47    105s] (I)        1  Import and model                     29.18%  0.04 sec  0.04 sec 
[11/20 16:52:47    105s] (I)        1  Export 3D cong map                    6.86%  0.01 sec  0.01 sec 
[11/20 16:52:47    105s] (I)        2  Net group 1                          55.79%  0.08 sec  0.09 sec 
[11/20 16:52:47    105s] (I)        2  Create route DB                      15.89%  0.02 sec  0.02 sec 
[11/20 16:52:47    105s] (I)        2  Create place DB                       9.21%  0.01 sec  0.02 sec 
[11/20 16:52:47    105s] (I)        2  Create route kernel                   3.19%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        2  Export 2D cong map                    1.02%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        2  Initialization                        0.95%  0.00 sec  0.01 sec 
[11/20 16:52:47    105s] (I)        2  Others data preparation               0.33%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        3  Phase 1l                             19.06%  0.03 sec  0.03 sec 
[11/20 16:52:47    105s] (I)        3  Import route data (1T)               15.73%  0.02 sec  0.02 sec 
[11/20 16:52:47    105s] (I)        3  Phase 1d                             13.37%  0.02 sec  0.02 sec 
[11/20 16:52:47    105s] (I)        3  Phase 1a                              9.51%  0.01 sec  0.01 sec 
[11/20 16:52:47    105s] (I)        3  Import place data                     9.16%  0.01 sec  0.02 sec 
[11/20 16:52:47    105s] (I)        3  Generate topology                     3.49%  0.01 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        3  Phase 1b                              2.13%  0.00 sec  0.01 sec 
[11/20 16:52:47    105s] (I)        3  Phase 1c                              1.69%  0.00 sec  0.01 sec 
[11/20 16:52:47    105s] (I)        3  Phase 1e                              0.73%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        4  Layer assignment (1T)                16.07%  0.02 sec  0.03 sec 
[11/20 16:52:47    105s] (I)        4  Detoured routing (1T)                13.29%  0.02 sec  0.02 sec 
[11/20 16:52:47    105s] (I)        4  Model blockage capacity               9.76%  0.01 sec  0.02 sec 
[11/20 16:52:47    105s] (I)        4  Read nets                             7.28%  0.01 sec  0.01 sec 
[11/20 16:52:47    105s] (I)        4  Pattern routing (1T)                  6.71%  0.01 sec  0.01 sec 
[11/20 16:52:47    105s] (I)        4  Read instances and placement          2.68%  0.00 sec  0.01 sec 
[11/20 16:52:47    105s] (I)        4  Monotonic routing (1T)                1.92%  0.00 sec  0.01 sec 
[11/20 16:52:47    105s] (I)        4  Two level Routing                     1.63%  0.00 sec  0.01 sec 
[11/20 16:52:47    105s] (I)        4  Pattern Routing Avoiding Blockages    1.42%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        4  Read blockages ( Layer 2-6 )          1.37%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        4  Add via demand to 2D                  1.15%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        4  Read prerouted                        0.94%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        4  Initialize 3D grid graph              0.56%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        4  Route legalization                    0.54%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        4  Read unlegalized nets                 0.21%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        5  Initialize 3D capacity                8.79%  0.01 sec  0.02 sec 
[11/20 16:52:47    105s] (I)        5  Two Level Routing (Regular)           0.86%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        5  Read instance blockages               0.73%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        5  Legalize Blockage Violations          0.48%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        5  Two Level Routing (Strong)            0.28%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        5  Read PG blockages                     0.22%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/20 16:52:47    105s] OPERPROF: Starting HotSpotCal at level 1, MEM:2125.4M, EPOCH TIME: 1763637767.730254
[11/20 16:52:47    105s] [hotspot] +------------+---------------+---------------+
[11/20 16:52:47    105s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 16:52:47    105s] [hotspot] +------------+---------------+---------------+
[11/20 16:52:47    105s] [hotspot] | normalized |          0.00 |          0.00 |
[11/20 16:52:47    105s] [hotspot] +------------+---------------+---------------+
[11/20 16:52:47    105s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/20 16:52:47    105s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/20 16:52:47    105s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2125.4M, EPOCH TIME: 1763637767.732893
[11/20 16:52:47    105s] [hotspot] Hotspot report including placement blocked areas
[11/20 16:52:47    105s] OPERPROF: Starting HotSpotCal at level 1, MEM:2125.4M, EPOCH TIME: 1763637767.733009
[11/20 16:52:47    105s] [hotspot] +------------+---------------+---------------+
[11/20 16:52:47    105s] [hotspot] |            |   max hotspot | total hotspot |
[11/20 16:52:47    105s] [hotspot] +------------+---------------+---------------+
[11/20 16:52:47    105s] [hotspot] | normalized |          0.00 |          0.00 |
[11/20 16:52:47    105s] [hotspot] +------------+---------------+---------------+
[11/20 16:52:47    105s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/20 16:52:47    105s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/20 16:52:47    105s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2125.4M, EPOCH TIME: 1763637767.735465
[11/20 16:52:47    105s] Reported timing to dir ./timingReports
[11/20 16:52:47    105s] **optDesign ... cpu = 0:00:58, real = 0:01:10, mem = 1412.8M, totSessionCpu=0:01:45 **
[11/20 16:52:47    105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2079.4M, EPOCH TIME: 1763637767.776953
[11/20 16:52:47    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:47    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:47    105s] 
[11/20 16:52:47    105s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:47    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2079.4M, EPOCH TIME: 1763637767.787439
[11/20 16:52:47    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:52:47    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:50    105s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.031  |  2.766  |  0.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    136 (136)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2094.8M, EPOCH TIME: 1763637770.600682
[11/20 16:52:50    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:50    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:50    105s] 
[11/20 16:52:50    105s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:50    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2094.8M, EPOCH TIME: 1763637770.611030
[11/20 16:52:50    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:52:50    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:50    105s] Density: 48.590%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2094.8M, EPOCH TIME: 1763637770.619024
[11/20 16:52:50    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:50    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:50    105s] 
[11/20 16:52:50    105s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:52:50    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2094.8M, EPOCH TIME: 1763637770.629125
[11/20 16:52:50    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:52:50    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:50    105s] **optDesign ... cpu = 0:00:58, real = 0:01:13, mem = 1415.0M, totSessionCpu=0:01:45 **
[11/20 16:52:50    105s] 
[11/20 16:52:50    105s] TimeStamp Deleting Cell Server Begin ...
[11/20 16:52:50    105s] Deleting Lib Analyzer.
[11/20 16:52:50    105s] 
[11/20 16:52:50    105s] TimeStamp Deleting Cell Server End ...
[11/20 16:52:50    105s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/20 16:52:50    105s] Type 'man IMPOPT-3195' for more detail.
[11/20 16:52:50    105s] *** Finished optDesign ***
[11/20 16:52:50    105s] 
[11/20 16:52:50    105s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:02 real=  0:01:25)
[11/20 16:52:50    105s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.1 real=0:00:04.5)
[11/20 16:52:50    105s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.1 real=0:00:02.5)
[11/20 16:52:50    105s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.2 real=0:00:04.3)
[11/20 16:52:50    105s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:32.5 real=0:00:33.2)
[11/20 16:52:50    105s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:02.7 real=0:00:02.8)
[11/20 16:52:50    105s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.6 real=0:00:00.7)
[11/20 16:52:50    105s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/20 16:52:50    105s] clean pInstBBox. size 0
[11/20 16:52:50    105s] All LLGs are deleted
[11/20 16:52:50    105s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:50    105s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:52:50    105s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2094.8M, EPOCH TIME: 1763637770.903430
[11/20 16:52:50    105s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2094.8M, EPOCH TIME: 1763637770.903502
[11/20 16:52:50    105s] Disable CTE adjustment.
[11/20 16:52:50    105s] Info: pop threads available for lower-level modules during optimization.
[11/20 16:52:50    105s] #optDebug: fT-D <X 1 0 0 0>
[11/20 16:52:50    105s] VSMManager cleared!
[11/20 16:52:50    105s] **place_opt_design ... cpu = 0:01:14, real = 0:01:40, mem = 2030.8M **
[11/20 16:52:50    105s] *** Finished GigaPlace ***
[11/20 16:52:50    105s] 
[11/20 16:52:50    105s] *** Summary of all messages that are not suppressed in this session:
[11/20 16:52:50    105s] Severity  ID               Count  Summary                                  
[11/20 16:52:50    105s] WARNING   IMPMSMV-1810       926  Net %s, driver %s (cell %s) voltage %g d...
[11/20 16:52:50    105s] WARNING   IMPESI-3086         15  The cell '%s' does not have characterize...
[11/20 16:52:50    105s] WARNING   IMPESI-3311      13456  Pin %s of Cell %s for timing library %s ...
[11/20 16:52:50    105s] WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
[11/20 16:52:50    105s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/20 16:52:50    105s] *** Message Summary: 14400 warning(s), 0 error(s)
[11/20 16:52:50    105s] 
[11/20 16:52:50    105s] *** place_opt_design #1 [finish] : cpu/real = 0:01:13.7/0:01:41.0 (0.7), totSession cpu/real = 0:01:45.5/0:07:09.9 (0.2), mem = 2030.8M
[11/20 16:52:50    105s] 
[11/20 16:52:50    105s] =============================================================================================
[11/20 16:52:50    105s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[11/20 16:52:50    105s] =============================================================================================
[11/20 16:52:50    105s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:52:50    105s] ---------------------------------------------------------------------------------------------
[11/20 16:52:50    105s] [ InitOpt                ]      1   0:00:04.6  (   4.5 % )     0:00:12.6 /  0:00:06.0    0.5
[11/20 16:52:50    105s] [ WnsOpt                 ]      1   0:00:02.4  (   2.4 % )     0:00:02.8 /  0:00:02.7    1.0
[11/20 16:52:50    105s] [ GlobalOpt              ]      1   0:00:02.5  (   2.5 % )     0:00:02.5 /  0:00:02.1    0.8
[11/20 16:52:50    105s] [ DrvOpt                 ]      3   0:00:05.2  (   5.1 % )     0:00:05.2 /  0:00:04.1    0.8
[11/20 16:52:50    105s] [ SimplifyNetlist        ]      1   0:00:04.4  (   4.4 % )     0:00:04.4 /  0:00:02.0    0.5
[11/20 16:52:50    105s] [ SkewPreCTSReport       ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.1    0.8
[11/20 16:52:50    105s] [ AreaOpt                ]      2   0:00:03.9  (   3.9 % )     0:00:04.1 /  0:00:04.0    1.0
[11/20 16:52:50    105s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.7
[11/20 16:52:50    105s] [ OptSummaryReport       ]      2   0:00:00.3  (   0.2 % )     0:00:10.5 /  0:00:02.5    0.2
[11/20 16:52:50    105s] [ DrvReport              ]      2   0:00:02.6  (   2.5 % )     0:00:02.6 /  0:00:00.2    0.1
[11/20 16:52:50    105s] [ CongRefineRouteType    ]      1   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.2    0.4
[11/20 16:52:50    105s] [ SlackTraversorInit     ]      5   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.1    0.7
[11/20 16:52:50    105s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:52:50    105s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/20 16:52:50    105s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/20 16:52:50    105s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/20 16:52:50    105s] [ GlobalPlace            ]      1   0:00:26.1  (  25.8 % )     0:00:26.2 /  0:00:15.6    0.6
[11/20 16:52:50    105s] [ IncrReplace            ]      1   0:00:33.1  (  32.8 % )     0:00:34.6 /  0:00:33.8    1.0
[11/20 16:52:50    105s] [ RefinePlace            ]      3   0:00:00.6  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[11/20 16:52:50    105s] [ EarlyGlobalRoute       ]      2   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.4    0.9
[11/20 16:52:50    105s] [ ExtractRC              ]      3   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.2    0.6
[11/20 16:52:50    105s] [ TimingUpdate           ]     32   0:00:01.2  (   1.2 % )     0:00:08.3 /  0:00:03.7    0.5
[11/20 16:52:50    105s] [ FullDelayCalc          ]      3   0:00:08.3  (   8.2 % )     0:00:08.3 /  0:00:03.9    0.5
[11/20 16:52:50    105s] [ TimingReport           ]      2   0:00:00.7  (   0.7 % )     0:00:00.7 /  0:00:00.0    0.0
[11/20 16:52:50    105s] [ GenerateReports        ]      1   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.1    0.2
[11/20 16:52:50    105s] [ MISC                   ]          0:00:03.0  (   2.9 % )     0:00:03.0 /  0:00:00.6    0.2
[11/20 16:52:50    105s] ---------------------------------------------------------------------------------------------
[11/20 16:52:50    105s]  place_opt_design #1 TOTAL          0:01:41.0  ( 100.0 % )     0:01:41.0 /  0:01:13.7    0.7
[11/20 16:52:50    105s] ---------------------------------------------------------------------------------------------
[11/20 16:52:50    105s] 
[11/20 16:52:59    105s] <CMD> fit
[11/20 16:53:02    105s] <CMD> setDrawView place
[11/20 16:53:04    106s] <CMD> setDrawView fplan
[11/20 16:53:05    106s] <CMD> setDrawView place
[11/20 16:53:07    106s] <CMD> setDrawView ameba
[11/20 16:53:09    106s] <CMD> setDrawView place
[11/20 16:53:12    106s] <CMD> zoomBox 15.73050 173.19000 1358.15650 1374.94800
[11/20 16:53:12    106s] <CMD> zoomBox 152.11300 352.94600 1122.01600 1221.21600
[11/20 16:53:13    106s] <CMD> zoomBox 289.13200 533.54000 884.77400 1066.76650
[11/20 16:53:13    106s] <CMD> zoomBox 349.64550 613.29750 779.99750 998.55450
[11/20 16:53:14    106s] <CMD> zoomBox 393.36650 670.92300 704.29650 949.27150
[11/20 16:53:15    106s] <CMD> zoomBox 349.64500 613.29700 779.99750 998.55450
[11/20 16:53:16    106s] <CMD> zoomBox 205.37350 423.14450 1029.79500 1161.17750
[11/20 16:53:16    106s] <CMD> zoomBox -71.00500 58.87200 1508.32900 1472.71300
[11/20 16:53:17    106s] <CMD> zoomBox -173.40150 -75.61350 1684.63850 1587.72900
[11/20 16:53:36    107s] wrong # args: should be "time command ?count?"
[11/20 16:53:41    108s] <CMD> timeDesign
[11/20 16:53:41    108s] **ERROR: (IMPOPT-624):	No option provided for timeDesign. Use either -reportOnly or -prePlace | -preCTS | -postCTS | -postRoute| -signoff
[11/20 16:53:41    108s] 
[11/20 16:53:41    108s] Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>]
[11/20 16:53:41    108s]                   [-outDir <string>] [-pathreports] [-prefix <string>] [-proto] [-reportOnly] [-slackReports]
[11/20 16:53:41    108s]                   [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute ]
[11/20 16:53:41    108s] 
[11/20 16:53:41    108s] -help                       # Prints out the command usage
[11/20 16:53:41    108s] -drvReports                 # Generate DRV Report option  (bool, optional)
[11/20 16:53:41    108s] -expandReg2Reg              # Expand reg2reg PathGroup option  (bool, optional)
[11/20 16:53:41    108s] -expandedViews              # Expand View option  (bool, optional)
[11/20 16:53:41    108s] -hold                       # Hold Timing Report option  (bool, optional)
[11/20 16:53:41    108s] -idealClock                 # Ideal Clock option  (bool, optional)
[11/20 16:53:41    108s] -numPaths <integer>         # Number of Path option  (int, optional)
[11/20 16:53:41    108s] -outDir <string>            # Output Directory option  (string, optional)
[11/20 16:53:41    108s] -pathreports                # Generate Path Report option  (bool, optional)
[11/20 16:53:41    108s] -postCTS                    # postCTS option  (bool, optional)
[11/20 16:53:41    108s] -postRoute                  # postRoute option  (bool, optional)
[11/20 16:53:41    108s] -preCTS                     # preCTS option  (bool, optional)
[11/20 16:53:41    108s] -prePlace                   # prePlace option (bool, optional)
[11/20 16:53:41    108s] -prefix <string>            # File Name Prefix option  (string, optional)
[11/20 16:53:41    108s] -proto                      # to support flexmodel  (bool, optional)
[11/20 16:53:41    108s] -reportOnly                 # reportOnly option  (bool, optional)
[11/20 16:53:41    108s] -slackReports               # Generate Slack Report option  (bool, optional)
[11/20 16:53:41    108s] -timingDebugReport          # Timing Debug Report option  (bool, optional)
[11/20 16:53:41    108s] -useTransitionFiles         # Use Transistion Files option  (bool, optional)
[11/20 16:53:41    108s] 
[11/20 16:53:41    108s] 
[11/20 16:53:58    109s] <CMD> timeDesign -preCTS
[11/20 16:53:59    109s] #optDebug: fT-S <1 1 0 0 0>
[11/20 16:53:59    109s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:49.0/0:08:18.0 (0.2), mem = 2038.9M
[11/20 16:53:59    109s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2034.9M, EPOCH TIME: 1763637839.061900
[11/20 16:53:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:53:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:53:59    109s] All LLGs are deleted
[11/20 16:53:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:53:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:53:59    109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2034.9M, EPOCH TIME: 1763637839.061971
[11/20 16:53:59    109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2034.9M, EPOCH TIME: 1763637839.062009
[11/20 16:53:59    109s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2034.9M, EPOCH TIME: 1763637839.062057
[11/20 16:53:59    109s] Start to check current routing status for nets...
[11/20 16:53:59    109s] All nets are already routed correctly.
[11/20 16:53:59    109s] End to check current routing status for nets (mem=2034.9M)
[11/20 16:53:59    109s] Effort level <high> specified for reg2reg path_group
[11/20 16:53:59    109s] All LLGs are deleted
[11/20 16:53:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:53:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:53:59    109s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2036.9M, EPOCH TIME: 1763637839.163016
[11/20 16:53:59    109s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2036.9M, EPOCH TIME: 1763637839.163249
[11/20 16:53:59    109s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2036.9M, EPOCH TIME: 1763637839.164236
[11/20 16:53:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:53:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:53:59    109s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2036.9M, EPOCH TIME: 1763637839.164377
[11/20 16:53:59    109s] Max number of tech site patterns supported in site array is 256.
[11/20 16:53:59    109s] Core basic site is tsm3site
[11/20 16:53:59    109s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2036.9M, EPOCH TIME: 1763637839.171366
[11/20 16:53:59    109s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:53:59    109s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:53:59    109s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2036.9M, EPOCH TIME: 1763637839.171995
[11/20 16:53:59    109s] Fast DP-INIT is on for default
[11/20 16:53:59    109s] Atter site array init, number of instance map data is 0.
[11/20 16:53:59    109s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2036.9M, EPOCH TIME: 1763637839.174647
[11/20 16:53:59    109s] 
[11/20 16:53:59    109s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:53:59    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2036.9M, EPOCH TIME: 1763637839.176360
[11/20 16:53:59    109s] All LLGs are deleted
[11/20 16:53:59    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:53:59    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:53:59    109s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2036.9M, EPOCH TIME: 1763637839.179248
[11/20 16:53:59    109s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2036.9M, EPOCH TIME: 1763637839.179457
[11/20 16:54:00    109s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.031  |  2.766  |  0.031  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    136 (136)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/20 16:54:00    109s] All LLGs are deleted
[11/20 16:54:00    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:54:00    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:54:00    109s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2035.1M, EPOCH TIME: 1763637840.502141
[11/20 16:54:00    109s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2035.1M, EPOCH TIME: 1763637840.502409
[11/20 16:54:00    109s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2035.1M, EPOCH TIME: 1763637840.503616
[11/20 16:54:00    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:54:00    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:54:00    109s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2035.1M, EPOCH TIME: 1763637840.503778
[11/20 16:54:00    109s] Max number of tech site patterns supported in site array is 256.
[11/20 16:54:00    109s] Core basic site is tsm3site
[11/20 16:54:00    109s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2035.1M, EPOCH TIME: 1763637840.510829
[11/20 16:54:00    109s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:54:00    109s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:54:00    109s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2035.1M, EPOCH TIME: 1763637840.511463
[11/20 16:54:00    109s] Fast DP-INIT is on for default
[11/20 16:54:00    109s] Atter site array init, number of instance map data is 0.
[11/20 16:54:00    109s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2035.1M, EPOCH TIME: 1763637840.514125
[11/20 16:54:00    109s] 
[11/20 16:54:00    109s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:54:00    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2035.1M, EPOCH TIME: 1763637840.515826
[11/20 16:54:00    109s] All LLGs are deleted
[11/20 16:54:00    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:54:00    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:54:00    109s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2035.1M, EPOCH TIME: 1763637840.518734
[11/20 16:54:00    109s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2035.1M, EPOCH TIME: 1763637840.518919
[11/20 16:54:00    109s] Density: 48.590%
Routing Overflow: 0.01% H and 0.01% V
------------------------------------------------------------------
All LLGs are deleted
[11/20 16:54:00    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:54:00    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:54:00    109s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2035.1M, EPOCH TIME: 1763637840.523048
[11/20 16:54:00    109s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2035.1M, EPOCH TIME: 1763637840.523253
[11/20 16:54:00    109s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2035.1M, EPOCH TIME: 1763637840.524244
[11/20 16:54:00    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:54:00    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:54:00    109s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2035.1M, EPOCH TIME: 1763637840.524352
[11/20 16:54:00    109s] Max number of tech site patterns supported in site array is 256.
[11/20 16:54:00    109s] Core basic site is tsm3site
[11/20 16:54:00    109s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2035.1M, EPOCH TIME: 1763637840.531239
[11/20 16:54:00    109s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:54:00    109s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:54:00    109s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2035.1M, EPOCH TIME: 1763637840.531834
[11/20 16:54:00    109s] Fast DP-INIT is on for default
[11/20 16:54:00    109s] Atter site array init, number of instance map data is 0.
[11/20 16:54:00    109s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2035.1M, EPOCH TIME: 1763637840.534467
[11/20 16:54:00    109s] 
[11/20 16:54:00    109s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:54:00    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2035.1M, EPOCH TIME: 1763637840.536122
[11/20 16:54:00    109s] All LLGs are deleted
[11/20 16:54:00    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:54:00    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:54:00    109s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2035.1M, EPOCH TIME: 1763637840.539018
[11/20 16:54:00    109s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2035.1M, EPOCH TIME: 1763637840.539207
[11/20 16:54:00    109s] Reported timing to dir ./timingReports
[11/20 16:54:00    109s] Total CPU time: 0.48 sec
[11/20 16:54:00    109s] Total Real time: 2.0 sec
[11/20 16:54:00    109s] Total Memory Usage: 2035.097656 Mbytes
[11/20 16:54:00    109s] Info: pop threads available for lower-level modules during optimization.
[11/20 16:54:00    109s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.5/0:00:01.6 (0.3), totSession cpu/real = 0:01:49.5/0:08:19.5 (0.2), mem = 2035.1M
[11/20 16:54:00    109s] 
[11/20 16:54:00    109s] =============================================================================================
[11/20 16:54:00    109s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[11/20 16:54:00    109s] =============================================================================================
[11/20 16:54:00    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 16:54:00    109s] ---------------------------------------------------------------------------------------------
[11/20 16:54:00    109s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 16:54:00    109s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.2 % )     0:00:01.4 /  0:00:00.3    0.3
[11/20 16:54:00    109s] [ DrvReport              ]      1   0:00:01.1  (  73.5 % )     0:00:01.1 /  0:00:00.1    0.1
[11/20 16:54:00    109s] [ TimingUpdate           ]      1   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.1
[11/20 16:54:00    109s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[11/20 16:54:00    109s] [ GenerateReports        ]      1   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/20 16:54:00    109s] [ MISC                   ]          0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.1    0.7
[11/20 16:54:00    109s] ---------------------------------------------------------------------------------------------
[11/20 16:54:00    109s]  timeDesign #1 TOTAL                0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:00.5    0.3
[11/20 16:54:00    109s] ---------------------------------------------------------------------------------------------
[11/20 16:54:00    109s] 
[11/20 16:54:09    109s] <CMD> report_timing
[11/20 16:55:32    114s] <CMD> help density
[11/20 16:55:32    114s] No help is available for 'density'.
[11/20 16:55:32    114s]       You might have typed the command name incorrectly
[11/20 16:55:32    114s]       (command names are case sensitive), or this is an
[11/20 16:55:32    114s]       unknown or unsupported command.
[11/20 16:55:32    114s] 
[11/20 16:55:37    114s] <CMD> help density
[11/20 16:55:37    114s] No help is available for 'density'.
[11/20 16:55:37    114s]       You might have typed the command name incorrectly
[11/20 16:55:37    114s]       (command names are case sensitive), or this is an
[11/20 16:55:37    114s]       unknown or unsupported command.
[11/20 16:55:37    114s] 
[11/20 16:55:43    114s] <CMD> help *density*
[11/20 16:55:43    114s] Multiple matches found:
[11/20 16:55:43    114s]       addChannelDensityControl
[11/20 16:55:43    114s]       createDensityArea
[11/20 16:55:43    114s]       deleteAllDensityAreas
[11/20 16:55:43    114s]       getDensityMapMode
[11/20 16:55:43    114s]       getPinDensityMapMode
[11/20 16:55:43    114s]       queryDensityInBox
[11/20 16:55:43    114s]       queryPinDensity
[11/20 16:55:43    114s]       reportDensityMap
[11/20 16:55:43    114s]       reportPinDensityMap
[11/20 16:55:43    114s]       setDensityMapMode
[11/20 16:55:43    114s]       setPinDensityMapMode
[11/20 16:55:43    114s]       setSelectedDensityArea
[11/20 16:55:43    114s]       verifyCutDensity
[11/20 16:55:43    114s]       verifyMetalDensity
[11/20 16:55:43    114s] 
[11/20 16:56:04    115s] <CMD> reportDensityMap
[11/20 16:56:04    115s] Processing tracks to init pin-track alignment.
[11/20 16:56:04    115s] z: 2, totalTracks: 1
[11/20 16:56:04    115s] z: 4, totalTracks: 1
[11/20 16:56:04    115s] z: 6, totalTracks: 1
[11/20 16:56:04    115s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 16:56:04    115s] All LLGs are deleted
[11/20 16:56:04    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:56:04    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:56:04    115s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2041.2M, EPOCH TIME: 1763637964.712874
[11/20 16:56:04    115s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2041.2M, EPOCH TIME: 1763637964.713123
[11/20 16:56:04    115s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2041.2M, EPOCH TIME: 1763637964.713990
[11/20 16:56:04    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:56:04    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:56:04    115s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2041.2M, EPOCH TIME: 1763637964.714116
[11/20 16:56:04    115s] Max number of tech site patterns supported in site array is 256.
[11/20 16:56:04    115s] Core basic site is tsm3site
[11/20 16:56:04    115s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2041.2M, EPOCH TIME: 1763637964.721193
[11/20 16:56:04    115s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 16:56:04    115s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 16:56:04    115s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2041.2M, EPOCH TIME: 1763637964.721827
[11/20 16:56:04    115s] Fast DP-INIT is on for default
[11/20 16:56:04    115s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 16:56:04    115s] Atter site array init, number of instance map data is 0.
[11/20 16:56:04    115s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2041.2M, EPOCH TIME: 1763637964.724614
[11/20 16:56:04    115s] 
[11/20 16:56:04    115s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 16:56:04    115s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:2041.2M, EPOCH TIME: 1763637964.726323
[11/20 16:56:04    115s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2041.2M, EPOCH TIME: 1763637964.727768
[11/20 16:56:04    115s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2041.2M, EPOCH TIME: 1763637964.728560
[11/20 16:56:04    115s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.022, MEM:2041.2M, EPOCH TIME: 1763637964.750384
[11/20 16:56:04    115s] default core: bins with density > 0.750 = 57.79 % ( 167 / 289 )
[11/20 16:56:04    115s] bin size: 76 sites by 10 row(s). total 289 bins ( 17 by 17 )
[11/20 16:56:04    115s]   density range     #bins    %
[11/20 16:56:04    115s]   (0.750 - 0.800]       1   0.35
[11/20 16:56:04    115s]   (0.850 - 0.900]       4   1.38
[11/20 16:56:04    115s]   (0.900 - 0.950]       3   1.04
[11/20 16:56:04    115s]   (0.950 - 1.000]     159  55.02
[11/20 16:56:04    115s]   total               167  57.79
[11/20 16:56:04    115s] 
[11/20 16:56:04    115s] Density distribution unevenness ratio = 14.984%
[11/20 16:56:04    115s] Density distribution unevenness ratio (U70) = 14.984%
[11/20 16:56:04    115s] Density distribution unevenness ratio (U80) = 14.497%
[11/20 16:56:04    115s] Density distribution unevenness ratio (U90) = 7.186%
[11/20 16:56:04    115s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.023, MEM:2041.2M, EPOCH TIME: 1763637964.750584
[11/20 16:56:04    115s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2041.2M, EPOCH TIME: 1763637964.750623
[11/20 16:56:04    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 16:56:04    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:56:04    115s] All LLGs are deleted
[11/20 16:56:04    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:56:04    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 16:56:04    115s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2041.2M, EPOCH TIME: 1763637964.759658
[11/20 16:56:04    115s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2041.2M, EPOCH TIME: 1763637964.759937
[11/20 16:56:04    115s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:2035.2M, EPOCH TIME: 1763637964.761067
[11/20 17:01:22    131s] <CMD> zoomBox 281.22950 158.38800 1105.65200 896.42200
[11/20 17:01:29    131s] <CMD> zoomBox 462.18600 247.38250 827.98700 574.85250
[11/20 17:01:35    131s] <CMD> zoomBox 517.69750 269.66000 742.34550 470.76800
[11/20 17:01:38    132s] <CMD> zoomBox 572.53700 321.27300 734.84550 466.57400
[11/20 17:01:38    132s] <CMD> zoomBox 593.38700 339.91850 731.34950 463.42450
[11/20 17:01:39    132s] <CMD> zoomBox 638.97800 380.68900 723.70500 456.53800
[11/20 17:01:39    132s] <CMD> zoomBox 673.66100 411.70500 717.88950 451.29900
[11/20 17:01:48    132s] <CMD> setLayerPreference node_net -isVisible 0
[11/20 17:01:49    132s] <CMD> setLayerPreference node_net -isVisible 1
[11/20 17:01:49    132s] <CMD> setLayerPreference node_net -isVisible 0
[11/20 17:01:49    132s] <CMD> setLayerPreference node_net -isVisible 1
[11/20 17:01:51    132s] <CMD> setLayerPreference node_net -isVisible 0
[11/20 17:01:55    132s] <CMD> setLayerPreference node_net -isVisible 1
[11/20 17:01:56    132s] <CMD> setLayerPreference node_net -isVisible 0
[11/20 17:01:58    132s] <CMD> setLayerPreference node_net -isVisible 1
[11/20 17:03:16    136s] <CMD> fit
[11/20 17:03:19    136s] <CMD> selectInst IOPADS_INST/Ptdigop4
[11/20 17:03:20    136s] <CMD> fit
[11/20 17:03:20    136s] <CMD> fit
[11/20 17:03:20    136s] <CMD> fit
[11/20 17:03:26    136s] <CMD> deselectAll
[11/20 17:03:26    136s] <CMD> selectInst DTMF_INST/RAM_128x16_TEST_INST/RAM_128x16_INST
[11/20 17:08:36    154s] <CMD> deselectAll
[11/20 17:08:56    155s] <CMD> setDrawView fplan
[11/20 17:09:02    155s] <CMD> setDrawView place
[11/20 17:09:45    158s] <CMD> defOutBySection -noNets -noComps -scanChains scan.def
[11/20 17:09:45    158s] Writing DEF file 'scan.def', current time is Thu Nov 20 17:09:45 2025 ...
[11/20 17:09:45    158s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[11/20 17:09:46    158s] 
[11/20 17:09:46    158s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 17:09:46    158s] Summary for sequential cells identification: 
[11/20 17:09:46    158s]   Identified SBFF number: 116
[11/20 17:09:46    158s]   Identified MBFF number: 0
[11/20 17:09:46    158s]   Identified SB Latch number: 0
[11/20 17:09:46    158s]   Identified MB Latch number: 0
[11/20 17:09:46    158s]   Not identified SBFF number: 24
[11/20 17:09:46    158s]   Not identified MBFF number: 0
[11/20 17:09:46    158s]   Not identified SB Latch number: 0
[11/20 17:09:46    158s]   Not identified MB Latch number: 0
[11/20 17:09:46    158s]   Number of sequential cells which are not FFs: 38
[11/20 17:09:46    158s]  Visiting view : dtmf_view_setup
[11/20 17:09:46    158s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/20 17:09:46    158s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/20 17:09:46    158s]  Visiting view : dtmf_view_hold
[11/20 17:09:46    158s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/20 17:09:46    158s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/20 17:09:46    158s] TLC MultiMap info (StdDelay):
[11/20 17:09:46    158s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/20 17:09:46    158s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/20 17:09:46    158s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/20 17:09:46    158s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/20 17:09:46    158s]  Setting StdDelay to: 52.5ps
[11/20 17:09:46    158s] 
[11/20 17:09:46    158s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 17:09:46    158s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:01.0): 
[11/20 17:09:46    158s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 17:09:46    158s] Start applying DEF ordered sections ...
[11/20 17:09:46    158s] **WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
[11/20 17:09:46    158s] Type 'man IMPSC-1138' for more detail.
[11/20 17:09:46    158s] Successfully applied all DEF ordered sections.
[11/20 17:09:46    158s] *** Scan Sanity Check Summary:
[11/20 17:09:46    158s] *** 2 scan chains passed sanity check.
[11/20 17:09:46    158s] DEF file 'scan.def' is written, current time is Thu Nov 20 17:09:46 2025 ...
[11/20 17:10:42    161s] <CMD> scanTrace
[11/20 17:10:42    161s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 17:10:42    161s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 17:10:42    161s] Start applying DEF ordered sections ...
[11/20 17:10:42    161s] **WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
[11/20 17:10:42    161s] Type 'man IMPSC-1138' for more detail.
[11/20 17:10:42    161s] Successfully applied all DEF ordered sections.
[11/20 17:10:42    161s] *** Scan Sanity Check Summary:
[11/20 17:10:42    161s] *** 2 scan chains passed sanity check.
[11/20 17:10:42    161s] <CMD> displayScanChain scan1
[11/20 17:10:45    161s] <CMD> zoomBox -27.73350 40.13000 1551.59100 1453.96250
[11/20 17:10:46    161s] <CMD> zoomBox 95.77250 138.50550 1438.19850 1340.26350
[11/20 17:10:46    161s] <CMD> zoomBox 200.75200 222.12500 1341.81450 1243.61950
[11/20 17:10:46    161s] <CMD> zoomBox 365.83300 353.61650 1190.25100 1091.64650
[11/20 17:10:47    161s] <CMD> zoomBox 430.30400 404.96900 1131.05950 1032.29500
[11/20 17:10:47    161s] <CMD> zoomBox 531.68450 485.72150 1037.98050 938.96450
[11/20 17:10:48    161s] <CMD> zoomBox 571.27750 517.25800 1001.62950 902.51500
[11/20 17:10:48    161s] <CMD> zoomBox 604.93150 544.06450 970.73100 871.53300
[11/20 17:10:50    161s] <CMD> zoomBox 571.44400 517.59150 1001.79650 902.84900
[11/20 17:10:51    161s] <CMD> zoomBox 485.69800 449.80750 1081.34150 983.03550
[11/20 17:11:02    162s] <CMD> setLayerPreference stdCell -isVisible 0
[11/20 17:11:03    162s] <CMD> setLayerPreference stdCell -isVisible 1
[11/20 17:11:04    162s] <CMD> setLayerPreference stdCell -isVisible 0
[11/20 17:11:05    162s] <CMD> setLayerPreference stdCell -isVisible 1
[11/20 17:11:06    162s] <CMD> setLayerPreference stdCell -isVisible 0
[11/20 17:11:07    162s] <CMD> setLayerPreference block -isVisible 0
[11/20 17:11:10    163s] <CMD> setLayerPreference coverCell -isVisible 0
[11/20 17:11:11    163s] <CMD> setLayerPreference coverCell -isVisible 1
[11/20 17:11:12    163s] <CMD> setLayerPreference phyCell -isVisible 0
[11/20 17:11:13    163s] <CMD> setLayerPreference phyCell -isVisible 1
[11/20 17:11:14    163s] <CMD> setLayerPreference io -isVisible 0
[11/20 17:11:14    163s] <CMD> setLayerPreference io -isVisible 1
[11/20 17:11:16    163s] <CMD> setLayerPreference areaIo -isVisible 0
[11/20 17:11:16    163s] <CMD> setLayerPreference areaIo -isVisible 1
[11/20 17:11:18    163s] <CMD> setLayerPreference blackBox -isVisible 0
[11/20 17:11:18    163s] <CMD> setLayerPreference blackBox -isVisible 1
[11/20 17:11:22    163s] <CMD> setLayerPreference node_net -isVisible 0
[11/20 17:11:27    164s] <CMD> setLayerPreference stdCell -isVisible 1
[11/20 17:11:27    164s] <CMD> setLayerPreference block -isVisible 1
[11/20 17:11:31    164s] <CMD> setLayerPreference node_net -isVisible 1
[11/20 17:11:32    164s] <CMD> setLayerPreference node_net -isVisible 0
[11/20 17:11:36    164s] <CMD> setLayerPreference net -isVisible 1
[11/20 17:11:37    164s] <CMD> setLayerPreference net -isVisible 0
[11/20 17:11:39    164s] <CMD> setLayerPreference power -isVisible 1
[11/20 17:11:40    164s] <CMD> setLayerPreference net -isVisible 1
[11/20 17:11:41    165s] <CMD> setLayerPreference net -isVisible 0
[11/20 17:11:42    165s] <CMD> setLayerPreference pgPower -isVisible 1
[11/20 17:11:43    165s] <CMD> setLayerPreference pgGround -isVisible 1
[11/20 17:11:45    165s] <CMD> setLayerPreference clock -isVisible 1
[11/20 17:11:48    165s] <CMD> setLayerPreference pgGround -isVisible 0
[11/20 17:11:49    165s] <CMD> setLayerPreference pgPower -isVisible 0
[11/20 17:11:49    165s] <CMD> setLayerPreference power -isVisible 0
[11/20 17:11:54    165s] <CMD> setLayerPreference stdCell -isVisible 0
[11/20 17:11:56    165s] <CMD> setLayerPreference stdCell -isVisible 1
[11/20 17:11:57    165s] <CMD> setLayerPreference stdCell -isVisible 0
[11/20 17:11:58    166s] <CMD> zoomBox 383.88800 389.43200 1208.30800 1127.46400
[11/20 17:11:59    166s] <CMD> zoomBox 319.14400 351.03700 1289.05000 1219.31000
[11/20 17:11:59    166s] <CMD> zoomBox 242.97400 305.86650 1384.04050 1327.36450
[11/20 17:11:59    166s] <CMD> zoomBox 153.36300 252.72500 1495.79400 1454.48750
[11/20 17:12:01    166s] <CMD> zoomBox 481.83300 467.19600 1077.47750 1000.42500
[11/20 17:12:07    166s] <CMD> setLayerPreference node_net -isVisible 1
[11/20 17:12:09    166s] <CMD> setLayerPreference node_net -isVisible 0
[11/20 17:12:16    166s] <CMD> setLayerPreference node_net -isVisible 1
[11/20 17:12:27    167s] <CMD> setLayerPreference node_track -isVisible 1
[11/20 17:12:28    167s] <CMD> setLayerPreference node_track -isVisible 0
[11/20 17:12:28    167s] <CMD> setLayerPreference node_net -isVisible 0
[11/20 17:12:29    167s] <CMD> setLayerPreference node_track -isVisible 1
[11/20 17:12:30    167s] <CMD> setLayerPreference node_track -isVisible 0
[11/20 17:12:32    167s] <CMD> setLayerPreference stdCell -isVisible 1
[11/20 17:12:36    167s] <CMD> selectInst DTMF_INST/RESULTS_CONV_INST/i_7107
[11/20 17:12:36    167s] <CMD> fit
[11/20 17:12:40    168s] <CMD> gui_select -rect {1627.30600 652.70250 1665.76450 643.08800}
[11/20 17:12:40    168s] <CMD> deselectAll
[11/20 17:13:12    169s] <CMD> clearScanDisplay scan1
[11/20 17:13:13    169s] <CMD> clearScanDisplay scan1
[11/20 17:13:15    169s] <CMD> scanTrace
[11/20 17:13:15    169s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 17:13:15    169s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 17:13:15    169s] Start applying DEF ordered sections ...
[11/20 17:13:15    169s] **WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
[11/20 17:13:15    169s] Type 'man IMPSC-1138' for more detail.
[11/20 17:13:15    169s] Successfully applied all DEF ordered sections.
[11/20 17:13:15    169s] *** Scan Sanity Check Summary:
[11/20 17:13:15    169s] *** 2 scan chains passed sanity check.
[11/20 17:13:15    169s] <CMD> displayScanChain scan1
[11/20 17:13:16    169s] <CMD> clearScanDisplay scan1
[11/20 17:13:17    169s] <CMD> scanTrace
[11/20 17:13:17    169s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 17:13:17    169s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 17:13:17    169s] Start applying DEF ordered sections ...
[11/20 17:13:17    169s] **WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
[11/20 17:13:17    169s] Type 'man IMPSC-1138' for more detail.
[11/20 17:13:17    169s] Successfully applied all DEF ordered sections.
[11/20 17:13:17    169s] *** Scan Sanity Check Summary:
[11/20 17:13:17    169s] *** 2 scan chains passed sanity check.
[11/20 17:13:17    169s] <CMD> displayScanChain scan1
[11/20 17:13:20    170s] <CMD> clearScanDisplay scan1
[11/20 17:13:25    170s] <CMD> displaySpareCell
[11/20 17:13:25    170s] <CMD> setDrawView place
[11/20 17:13:34    170s] <CMD> setLayerPreference densityMap -isVisible 1
[11/20 17:13:51    171s] <CMD> zoomBox 151.59400 156.27150 1292.65650 1177.76600
[11/20 17:13:51    171s] <CMD> zoomBox 229.09150 211.62700 1198.99500 1079.89750
[11/20 17:13:53    171s] <CMD> zoomBox 151.59350 156.27100 1292.65650 1177.76600
[11/20 17:13:57    171s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/update_stall_reg
[11/20 17:13:58    171s] <CMD> deselectAll
[11/20 17:13:58    171s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/DECODE_INST/ir_reg_0
[11/20 17:13:59    171s] <CMD> deselectAll
[11/20 17:13:59    171s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_4
[11/20 17:14:01    171s] <CMD> setLayerPreference node_net -isVisible 1
[11/20 17:14:07    172s] <CMD> setLayerPreference densityMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:14:20    172s] <CMD> setLayerPreference pinDensityMap -isVisible 1
[11/20 17:14:24    173s] <CMD> undo
[11/20 17:14:24    173s] **ERROR: (IMPSYT-6852):	No more action to undo.
[11/20 17:14:27    173s] <CMD> deselectAll
[11/20 17:14:29    173s] <CMD> fit
[11/20 17:14:47    174s] <CMD> clearSpareCellDisplay
[11/20 17:14:47    174s] <CMD> setDrawView place
[11/20 17:14:55    174s] <CMD> setLayerPreference densityMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:15:09    175s] <CMD> scanTrace
[11/20 17:15:09    175s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 17:15:09    175s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 17:15:09    175s] Start applying DEF ordered sections ...
[11/20 17:15:09    175s] **WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
[11/20 17:15:09    175s] Type 'man IMPSC-1138' for more detail.
[11/20 17:15:09    175s] Successfully applied all DEF ordered sections.
[11/20 17:15:09    175s] *** Scan Sanity Check Summary:
[11/20 17:15:09    175s] *** 2 scan chains passed sanity check.
[11/20 17:15:09    175s] <CMD> displayScanChain scan1
[11/20 17:15:10    175s] <CMD> clearScanDisplay scan1
[11/20 17:15:15    175s] <CMD> setLayerPreference node_gird -isVisible 1
[11/20 17:15:15    175s] <CMD> setLayerPreference node_gird -isVisible 0
[11/20 17:15:16    175s] <CMD> setLayerPreference node_misc -isVisible 1
[11/20 17:15:16    175s] <CMD> setLayerPreference node_misc -isVisible 0
[11/20 17:15:17    175s] <CMD> setLayerPreference node_misc -isVisible 1
[11/20 17:15:20    176s] <CMD> setLayerPreference allLayers -isVisible 0
[11/20 17:15:20    176s] <CMD> setLayerPreference allLayers -isVisible 1
[11/20 17:15:48    177s] <CMD> setLayerPreference congChan -isVisible 1
[11/20 17:15:49    177s] <CMD> setLayerPreference congChan -isVisible 0
[11/20 17:15:49    177s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[11/20 17:15:49    177s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[11/20 17:15:49    177s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[11/20 17:15:50    177s] <CMD> setLayerPreference groupmain_Congestion -isVisible 0
[11/20 17:16:02    178s] <CMD> setDrawView fplan
[11/20 17:16:04    178s] <CMD> setDrawView place
[11/20 17:16:22    179s] <CMD> setLayerPreference densityMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:16:32    179s] <CMD> setDensityMapMode -gridInRow 10 -threshold 0.75
[11/20 17:16:32    179s] <CMD> setLayerPreference densityMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3}
[11/20 17:16:32    179s] <CMD> reportDensityMap
[11/20 17:16:32    179s] Processing tracks to init pin-track alignment.
[11/20 17:16:32    179s] z: 2, totalTracks: 1
[11/20 17:16:32    179s] z: 4, totalTracks: 1
[11/20 17:16:32    179s] z: 6, totalTracks: 1
[11/20 17:16:32    179s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/20 17:16:32    179s] All LLGs are deleted
[11/20 17:16:32    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:16:32    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:16:32    179s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2303.3M, EPOCH TIME: 1763639192.458662
[11/20 17:16:32    179s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.023, MEM:2303.3M, EPOCH TIME: 1763639192.482113
[11/20 17:16:32    179s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2303.3M, EPOCH TIME: 1763639192.548521
[11/20 17:16:32    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:16:32    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:16:32    180s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2303.3M, EPOCH TIME: 1763639192.593797
[11/20 17:16:32    180s] Max number of tech site patterns supported in site array is 256.
[11/20 17:16:32    180s] Core basic site is tsm3site
[11/20 17:16:32    180s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2303.3M, EPOCH TIME: 1763639192.702551
[11/20 17:16:32    180s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 17:16:32    180s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 17:16:32    180s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.009, MEM:2303.3M, EPOCH TIME: 1763639192.711193
[11/20 17:16:32    180s] Fast DP-INIT is on for default
[11/20 17:16:32    180s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/20 17:16:32    180s] Atter site array init, number of instance map data is 0.
[11/20 17:16:32    180s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.146, MEM:2303.3M, EPOCH TIME: 1763639192.739844
[11/20 17:16:32    180s] 
[11/20 17:16:32    180s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 17:16:32    180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.275, MEM:2303.3M, EPOCH TIME: 1763639192.823330
[11/20 17:16:32    180s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2303.3M, EPOCH TIME: 1763639192.829865
[11/20 17:16:32    180s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2303.3M, EPOCH TIME: 1763639192.848471
[11/20 17:16:32    180s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.002, MEM:2303.3M, EPOCH TIME: 1763639192.850868
[11/20 17:16:32    180s] default core: bins with density > 0.750 = 57.79 % ( 167 / 289 )
[11/20 17:16:32    180s] bin size: 76 sites by 10 row(s). total 289 bins ( 17 by 17 )
[11/20 17:16:32    180s]   density range     #bins    %
[11/20 17:16:32    180s]   (0.750 - 0.800]       1   0.35
[11/20 17:16:32    180s]   (0.850 - 0.900]       4   1.38
[11/20 17:16:32    180s]   (0.900 - 0.950]       3   1.04
[11/20 17:16:32    180s]   (0.950 - 1.000]     159  55.02
[11/20 17:16:32    180s]   total               167  57.79
[11/20 17:16:32    180s] 
[11/20 17:16:32    180s] Density distribution unevenness ratio = 14.984%
[11/20 17:16:32    180s] Density distribution unevenness ratio (U70) = 14.984%
[11/20 17:16:32    180s] Density distribution unevenness ratio (U80) = 14.497%
[11/20 17:16:32    180s] Density distribution unevenness ratio (U90) = 7.186%
[11/20 17:16:32    180s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.021, MEM:2303.3M, EPOCH TIME: 1763639192.851062
[11/20 17:16:32    180s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2303.3M, EPOCH TIME: 1763639192.851101
[11/20 17:16:32    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 17:16:32    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:16:32    180s] All LLGs are deleted
[11/20 17:16:32    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:16:32    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:16:32    180s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2303.3M, EPOCH TIME: 1763639192.925577
[11/20 17:16:32    180s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2303.3M, EPOCH TIME: 1763639192.925810
[11/20 17:16:32    180s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.100, MEM:2051.3M, EPOCH TIME: 1763639192.951238
[11/20 17:16:36    180s] <CMD> setLayerPreference densityMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3 #ffffff}
[11/20 17:16:42    180s] <CMD> setDensityMapMode -gridInRow 10 -threshold 0.75
[11/20 17:16:42    180s] <CMD> setLayerPreference densityMap -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3 #ffffff}
[11/20 17:16:59    181s] <CMD> dehighlight
[11/20 17:17:01    181s] <CMD> dehighlight -select
[11/20 17:17:02    181s] <CMD> dehighlight
[11/20 17:17:27    182s] <CMD> setLayerPreference routeCongest -isVisible 1
[11/20 17:17:29    183s] <CMD> setLayerPreference routeCongest -isVisible 0
[11/20 17:17:29    183s] <CMD> setLayerPreference groupmain_Congestion -isVisible 0
[11/20 17:17:29    183s] <CMD> setLayerPreference routeCongest -isVisible 1
[11/20 17:17:32    183s] <CMD> zoomBox 718.72300 1082.95750 983.12550 941.14150
[11/20 17:18:58    188s] <CMD> setLayerPreference congChan -isVisible 1
[11/20 17:19:01    188s] <CMD> fit
[11/20 17:19:18    189s] <CMD> redraw
[11/20 17:19:37    190s] <CMD> setLayerPreference routeCongest -isVisible 0
[11/20 17:19:37    190s] <CMD> setLayerPreference routeCongest -isVisible 1
[11/20 17:19:37    190s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[11/20 17:19:38    190s] <CMD> setLayerPreference congChan -isVisible 0
[11/20 17:19:39    190s] <CMD> setLayerPreference congChan -isVisible 1
[11/20 17:19:41    190s] <CMD> setLayerPreference congChan -isVisible 0
[11/20 17:19:41    190s] <CMD> setLayerPreference congChan -isVisible 1
[11/20 17:19:42    190s] <CMD> setLayerPreference congChan -isVisible 0
[11/20 17:19:42    190s] <CMD> setLayerPreference congChan -isVisible 1
[11/20 17:19:43    190s] <CMD> setLayerPreference congChan -isVisible 0
[11/20 17:19:44    190s] <CMD> setLayerPreference congChan -isVisible 1
[11/20 17:19:48    191s] <CMD> setLayerPreference node_net -isVisible 0
[11/20 17:19:52    191s] <CMD> setLayerPreference groupmain_Congestion -isVisible 0
[11/20 17:19:53    191s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[11/20 17:19:53    191s] <CMD> setLayerPreference groupmain_Congestion -isVisible 0
[11/20 17:19:54    191s] <CMD> setLayerPreference groupmain_Congestion -isVisible 1
[11/20 17:19:56    191s] <CMD> setLayerPreference node_net -isVisible 1
[11/20 17:20:27    193s] <CMD> saveDesign placeopt.inn
[11/20 17:20:28    193s] #% Begin save design ... (date=11/20 17:20:28, mem=1310.7M)
[11/20 17:20:28    193s] % Begin Save ccopt configuration ... (date=11/20 17:20:28, mem=1310.8M)
[11/20 17:20:29    193s] % End Save ccopt configuration ... (date=11/20 17:20:29, total cpu=0:00:00.0, real=0:00:01.0, peak res=1313.0M, current mem=1313.0M)
[11/20 17:20:29    193s] % Begin Save netlist data ... (date=11/20 17:20:29, mem=1313.3M)
[11/20 17:20:29    193s] Writing Binary DB to placeopt.inn.dat/DTMF_CHIP.v.bin in single-threaded mode...
[11/20 17:20:29    193s] % End Save netlist data ... (date=11/20 17:20:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1313.4M, current mem=1313.4M)
[11/20 17:20:29    193s] Saving symbol-table file ...
[11/20 17:20:30    193s] Saving congestion map file placeopt.inn.dat/DTMF_CHIP.route.congmap.gz ...
[11/20 17:20:30    193s] % Begin Save AAE data ... (date=11/20 17:20:30, mem=1313.8M)
[11/20 17:20:30    193s] Saving AAE Data ...
[11/20 17:20:30    193s] % End Save AAE data ... (date=11/20 17:20:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1314.1M, current mem=1314.1M)
[11/20 17:20:30    193s] Saving preference file placeopt.inn.dat/gui.pref.tcl ...
[11/20 17:20:31    193s] Saving mode setting ...
[11/20 17:20:31    193s] Saving global file ...
[11/20 17:20:31    193s] % Begin Save floorplan data ... (date=11/20 17:20:31, mem=1317.7M)
[11/20 17:20:31    193s] Saving floorplan file ...
[11/20 17:20:32    193s] % End Save floorplan data ... (date=11/20 17:20:32, total cpu=0:00:00.0, real=0:00:01.0, peak res=1318.6M, current mem=1318.6M)
[11/20 17:20:32    193s] Saving PG file placeopt.inn.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Nov 20 17:20:32 2025)
[11/20 17:20:32    193s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2057.0M) ***
[11/20 17:20:32    193s] Saving Drc markers ...
[11/20 17:20:32    193s] ... No Drc file written since there is no markers found.
[11/20 17:20:32    193s] % Begin Save placement data ... (date=11/20 17:20:32, mem=1318.7M)
[11/20 17:20:32    193s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/20 17:20:32    193s] Save Adaptive View Pruning View Names to Binary file
[11/20 17:20:32    193s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2060.0M) ***
[11/20 17:20:32    193s] % End Save placement data ... (date=11/20 17:20:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1318.8M, current mem=1318.8M)
[11/20 17:20:32    193s] % Begin Save routing data ... (date=11/20 17:20:32, mem=1318.8M)
[11/20 17:20:32    193s] Saving route file ...
[11/20 17:20:32    193s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2057.0M) ***
[11/20 17:20:32    193s] % End Save routing data ... (date=11/20 17:20:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1319.0M, current mem=1319.0M)
[11/20 17:20:32    193s] Saving SCANDEF file ...
[11/20 17:20:32    193s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 17:20:32    193s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 17:20:32    193s] Start applying DEF ordered sections ...
[11/20 17:20:32    193s] **WARN: (IMPSC-1138):	In scan chain "scan1" DEF ordered section, buffers or logics following scan instance "DTMF_INST/DIGIT_REG_INST/flag_out_reg" are corrected to match the netlist.
[11/20 17:20:32    193s] Type 'man IMPSC-1138' for more detail.
[11/20 17:20:32    193s] Successfully applied all DEF ordered sections.
[11/20 17:20:32    193s] *** Scan Sanity Check Summary:
[11/20 17:20:32    193s] *** 2 scan chains passed sanity check.
[11/20 17:20:33    193s] Saving property file placeopt.inn.dat/DTMF_CHIP.prop
[11/20 17:20:33    193s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=2249.0M) ***
[11/20 17:20:33    193s] Saving rc congestion map placeopt.inn.dat/DTMF_CHIP.congmap.gz ...
[11/20 17:20:33    193s] % Begin Save power constraints data ... (date=11/20 17:20:33, mem=1320.7M)
[11/20 17:20:33    193s] % End Save power constraints data ... (date=11/20 17:20:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.8M, current mem=1320.8M)
[11/20 17:20:34    193s] Generated self-contained design placeopt.inn.dat
[11/20 17:20:34    193s] #% End save design ... (date=11/20 17:20:34, total cpu=0:00:00.5, real=0:00:06.0, peak res=1324.3M, current mem=1324.3M)
[11/20 17:20:34    193s] 
[11/20 17:20:34    193s] *** Summary of all messages that are not suppressed in this session:
[11/20 17:20:34    193s] Severity  ID               Count  Summary                                  
[11/20 17:20:34    193s] WARNING   IMPSC-1138           1  In scan chain "%s" DEF ordered section, ...
[11/20 17:20:34    193s] *** Message Summary: 1 warning(s), 0 error(s)
[11/20 17:20:34    193s] 
[11/20 17:20:51    194s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Nov 20 17:20:51 2025
  Total CPU time:     0:03:19
  Total real time:    0:35:32
  Peak memory (main): 1441.71MB

[11/20 17:20:51    194s] 
[11/20 17:20:51    194s] *** Memory Usage v#1 (Current mem = 2103.473M, initial mem = 476.027M) ***
[11/20 17:20:51    194s] 
[11/20 17:20:51    194s] *** Summary of all messages that are not suppressed in this session:
[11/20 17:20:51    194s] Severity  ID               Count  Summary                                  
[11/20 17:20:51    194s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/20 17:20:51    194s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/20 17:20:51    194s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/20 17:20:51    194s] WARNING   IMPMSMV-1810       926  Net %s, driver %s (cell %s) voltage %g d...
[11/20 17:20:51    194s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/20 17:20:51    194s] ERROR     IMPSYT-6852          1  No more action to undo.                  
[11/20 17:20:51    194s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[11/20 17:20:51    194s] WARNING   IMPSYC-1704          2  Scan group %s already exists in cell %s....
[11/20 17:20:51    194s] WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
[11/20 17:20:51    194s] WARNING   IMPESI-3086         15  The cell '%s' does not have characterize...
[11/20 17:20:51    194s] WARNING   IMPESI-3311      13456  Pin %s of Cell %s for timing library %s ...
[11/20 17:20:51    194s] WARNING   IMPSC-1138           7  In scan chain "%s" DEF ordered section, ...
[11/20 17:20:51    194s] ERROR     IMPOPT-624           1  No option provided for timeDesign. Use e...
[11/20 17:20:51    194s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/20 17:20:51    194s] ERROR     IMPTCM-32            1  Wrong number of arguments specified for ...
[11/20 17:20:51    194s] WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
[11/20 17:20:51    194s] WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
[11/20 17:20:51    194s] WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
[11/20 17:20:51    194s] *** Message Summary: 15427 warning(s), 3 error(s)
[11/20 17:20:51    194s] 
[11/20 17:20:51    194s] --- Ending "Innovus" (totcpu=0:03:15, real=0:35:21, mem=2103.5M) ---
