/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 11.4.0-1ubuntu1~22.04.2 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:83.1-203.10" *)
module main(b1, b2, b3, b4, \power(0) , \power(1) , \power(2) , \power(3) , \power(4) , \power(5) , \disp(0) , \disp(1) , \disp(2) , \disp(3) );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:979.17-979.32" *)
  (* unused_bits = "0" *)
  wire _07_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:962.17-962.25" *)
  (* unused_bits = "0" *)
  wire _08_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:959.17-959.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _09_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:958.17-958.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _10_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:986.17-986.28" *)
  (* unused_bits = "0" *)
  wire _11_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:987.17-987.29" *)
  (* unused_bits = "0" *)
  wire _12_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:988.17-988.28" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _13_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:978.17-978.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] _14_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:967.17-967.29" *)
  (* unused_bits = "0" *)
  wire _15_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:968.17-968.25" *)
  (* unused_bits = "0" *)
  wire _16_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:969.17-969.29" *)
  (* unused_bits = "0" *)
  wire _17_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:965.17-965.29" *)
  (* unused_bits = "0" *)
  wire _18_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:970.17-970.25" *)
  (* unused_bits = "0" *)
  wire _19_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:971.17-971.29" *)
  (* unused_bits = "0" *)
  wire _20_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:980.17-980.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [23:0] _21_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:964.17-964.23" *)
  (* unused_bits = "0" *)
  wire _22_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:955.17-955.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16" *)
  wire [16:0] _23_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:950.17-950.29" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _24_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:951.17-951.24" *)
  (* unused_bits = "0" *)
  wire _25_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:953.17-953.23" *)
  (* unused_bits = "0" *)
  wire _26_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:954.17-954.24" *)
  (* unused_bits = "0" *)
  wire _27_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:952.17-952.23" *)
  (* unused_bits = "0" *)
  wire _28_;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:974.17-974.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _29_;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:111.9-111.13" *)
  wire aclk;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire aclk_dffe_Q_D;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \aclk_dffe_Q_D_LUT1_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \aclk_dffe_Q_D_LUT1_O.O ;
  wire aclk_dffe_Q_EN;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(10) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(11) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(12) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(13) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(14) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(15) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(16) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(17) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(18) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(19) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(20) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(21) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(22) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(4) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(5) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(6) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(7) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(8) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(9) ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL ;
  wire aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:84.11-84.13" *)
  input b1;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:122.10-122.17" *)
  wire b1_fall;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b1_fall_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b1_fall_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b1_fall_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b1_fall_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b1_fall_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b1_fall_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b1_fall_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b1_fall_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b1_fall_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b1_fall_LUT3_I1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b1_fall_LUT3_I1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b1_fall_LUT3_I1.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b1_fall_LUT3_I1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b1_fall_LUT3_I1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b1_fall_LUT3_I1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b1_fall_LUT3_I1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b1_fall_LUT3_I1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b1_fall_LUT3_I1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b1_fall_LUT3_I1.XSL ;
  wire b1_fall_LUT3_I1_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0.XSL ;
  wire b1_fall_LUT3_I1_I2_LUT3_I0_O;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:174.5-202.8" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:174.5-202.8" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:174.5-202.8" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:174.5-202.8" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(3) ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b1_fall_LUT3_I1_I2_LUT3_O.XSL ;
  wire b1_fall_LUT3_I1_O;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0.S1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1.S1 ;
  wire b1_fall_LUT3_I1_O_mux4x0_S0_1_B;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2.S1 ;
  wire b1_fall_LUT3_I1_O_mux4x0_S0_2_B;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:169.34-169.51|/home/satyanarayana/symbiflow/bin/../share/yosys/techmap.v:300.23-300.24" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_D(0) ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_D_LUT1_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_2_D_LUT1_O.O ;
  wire b1_fall_LUT3_I1_O_mux4x0_S0_B;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XSL ;
  wire b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0_O;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:169.34-169.51|/home/satyanarayana/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:169.34-169.51|/home/satyanarayana/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D(2) ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_Q(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_Q(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8" *)
  wire \b1_fall_LUT3_I1_O_mux4x0_S0_Q(2) ;
  (* init = 1'h1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:121.9-121.16" *)
  wire b1_prev;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:84.15-84.17" *)
  input b2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b2_LUT3_I2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b2_LUT3_I2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b2_LUT3_I2.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b2_LUT3_I2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b2_LUT3_I2.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b2_LUT3_I2.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b2_LUT3_I2.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b2_LUT3_I2.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b2_LUT3_I2.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b2_LUT3_I2.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:165.13-165.30" *)
  wire b2_LUT3_I2_O;
  (* init = 1'h1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:121.22-121.29" *)
  wire b2_prev;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:84.19-84.21" *)
  input b3;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:84.23-84.25" *)
  input b4;
  (* init = 1'h1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:112.9-112.20" *)
  wire blink_state;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_LUT3_I1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_LUT3_I1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_LUT3_I1.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_LUT3_I1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_LUT3_I1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_LUT3_I1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_LUT3_I1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_LUT3_I1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_LUT3_I1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_LUT3_I1.XSL ;
  wire blink_state_LUT3_I1_O;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0.XSL ;
  wire blink_state_LUT3_I1_O_LUT2_I0_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XSL ;
  wire blink_state_LUT3_I1_O_LUT2_I0_O;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.S1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.S1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.S1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.S1 ;
  wire blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1_LUT1_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1_LUT1_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_LUT3_I2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_LUT3_I2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_LUT3_I2.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_LUT3_I2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_LUT3_I2.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_LUT3_I2.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_LUT3_I2.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_LUT3_I2.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_LUT3_I2.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_LUT3_I2.XSL ;
  wire blink_state_LUT3_I2_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_LUT3_I2_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_LUT3_I2_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_LUT3_I2_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_LUT3_I2_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_LUT3_I2_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_LUT3_I2_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_LUT3_I2_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_LUT3_I2_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_LUT3_I2_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_LUT3_I2_I0_LUT3_O.XSL ;
  wire blink_state_LUT3_I2_O;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1.XSL ;
  wire blink_state_LUT3_I2_O_LUT3_I1_O;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.S1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.S1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.S1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.S1 ;
  wire blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1_LUT1_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1_LUT1_O.O ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire blink_state_dffe_Q_D;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \blink_state_dffe_Q_D_LUT1_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \blink_state_dffe_Q_D_LUT1_O.O ;
  wire blink_state_dffe_Q_EN;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(10) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(11) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(12) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(13) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(14) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(15) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(16) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(17) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(18) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(19) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(20) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(21) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(22) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(4) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(5) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(6) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(7) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(8) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(9) ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3_O;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3_O;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0_O;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL ;
  wire blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(10) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(11) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(12) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(13) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(14) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(15) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(16) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(17) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(18) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(19) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(20) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(21) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(22) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(23) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(24) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(25) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(3) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(4) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(5) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(6) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(7) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(8) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:110.16-110.24" *)
  wire \blinkdiv(9) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:89.10-89.13" *)
  wire clk;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(10) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(11) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(12) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(13) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(14) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(15) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(16) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(17) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(18) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(19) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(20) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(21) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(22) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(23) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(24) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(25) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(3) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(4) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(5) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(6) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(7) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(8) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:108.16-108.22" *)
  wire \clkdiv(9) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:86.22-86.26" *)
  output \disp(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:86.22-86.26" *)
  output \disp(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:86.22-86.26" *)
  output \disp(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:86.22-86.26" *)
  output \disp(3) ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \disp_mux4x0_Q.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \disp_mux4x0_Q.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \disp_mux4x0_Q.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \disp_mux4x0_Q.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \disp_mux4x0_Q.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \disp_mux4x0_Q.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \disp_mux4x0_Q.S1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \disp_mux4x0_Q_1.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \disp_mux4x0_Q_1.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \disp_mux4x0_Q_1.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \disp_mux4x0_Q_1.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \disp_mux4x0_Q_1.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \disp_mux4x0_Q_1.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \disp_mux4x0_Q_1.S1 ;
  wire disp_mux4x0_Q_1_A;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \disp_mux4x0_Q_1_A_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \disp_mux4x0_Q_1_A_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \disp_mux4x0_Q_1_A_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \disp_mux4x0_Q_1_A_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \disp_mux4x0_Q_1_A_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \disp_mux4x0_Q_1_A_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \disp_mux4x0_Q_1_A_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \disp_mux4x0_Q_1_A_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \disp_mux4x0_Q_1_A_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \disp_mux4x0_Q_1_A_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \disp_mux4x0_Q_2.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \disp_mux4x0_Q_2.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \disp_mux4x0_Q_2.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \disp_mux4x0_Q_2.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \disp_mux4x0_Q_2.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \disp_mux4x0_Q_2.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \disp_mux4x0_Q_2.S1 ;
  wire disp_mux4x0_Q_2_A;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \disp_mux4x0_Q_2_A_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \disp_mux4x0_Q_2_A_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \disp_mux4x0_Q_2_A_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \disp_mux4x0_Q_2_A_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \disp_mux4x0_Q_2_A_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \disp_mux4x0_Q_2_A_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \disp_mux4x0_Q_2_A_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \disp_mux4x0_Q_2_A_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \disp_mux4x0_Q_2_A_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \disp_mux4x0_Q_2_A_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \disp_mux4x0_Q_3.A ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \disp_mux4x0_Q_3.B ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \disp_mux4x0_Q_3.C ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \disp_mux4x0_Q_3.D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \disp_mux4x0_Q_3.Q ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \disp_mux4x0_Q_3.S0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \disp_mux4x0_Q_3.S1 ;
  wire disp_mux4x0_Q_3_A;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \disp_mux4x0_Q_3_A_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \disp_mux4x0_Q_3_A_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \disp_mux4x0_Q_3_A_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \disp_mux4x0_Q_3_A_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \disp_mux4x0_Q_3_A_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \disp_mux4x0_Q_3_A_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \disp_mux4x0_Q_3_A_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \disp_mux4x0_Q_3_A_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \disp_mux4x0_Q_3_A_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \disp_mux4x0_Q_3_A_LUT3_O.XSL ;
  wire disp_mux4x0_Q_A;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \disp_mux4x0_Q_A_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \disp_mux4x0_Q_A_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \disp_mux4x0_Q_A_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O.XSL ;
  wire disp_mux4x0_Q_A_LUT3_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XSL ;
  wire disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XSL ;
  wire \disp_mux4x0_Q_B(0) ;
  wire \disp_mux4x0_Q_B(1) ;
  wire \disp_mux4x0_Q_B(2) ;
  wire \disp_mux4x0_Q_B(3) ;
  wire \disp_mux4x0_Q_D(0) ;
  wire \disp_mux4x0_Q_D(1) ;
  wire \disp_mux4x0_Q_D(2) ;
  wire \disp_mux4x0_Q_D(3) ;
  wire disp_mux4x0_Q_S0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \disp_mux4x0_Q_S0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \disp_mux4x0_Q_S0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \disp_mux4x0_Q_S0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \disp_mux4x0_Q_S0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \disp_mux4x0_Q_S0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \disp_mux4x0_Q_S0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \disp_mux4x0_Q_S0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \disp_mux4x0_Q_S0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \disp_mux4x0_Q_S0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \disp_mux4x0_Q_S0_LUT3_O.XSL ;
  wire disp_mux4x0_Q_S1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \disp_mux4x0_Q_S1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \disp_mux4x0_Q_S1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \disp_mux4x0_Q_S1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \disp_mux4x0_Q_S1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \disp_mux4x0_Q_S1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \disp_mux4x0_Q_S1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \disp_mux4x0_Q_S1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \disp_mux4x0_Q_S1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \disp_mux4x0_Q_S1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \disp_mux4x0_Q_S1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.20-95.22" *)
  wire \h1(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.20-95.22" *)
  wire \h1(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.20-95.22" *)
  wire \h1(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.20-95.22" *)
  wire \h1(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.16-95.18" *)
  wire \h2(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.16-95.18" *)
  wire \h2(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.16-95.18" *)
  wire \h2(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.16-95.18" *)
  wire \h2(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.28-95.30" *)
  wire \m1(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.28-95.30" *)
  wire \m1(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.28-95.30" *)
  wire \m1(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.28-95.30" *)
  wire \m1(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.24-95.26" *)
  wire \m2(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.24-95.26" *)
  wire \m2(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.24-95.26" *)
  wire \m2(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:95.24-95.26" *)
  wire \m2(3) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:11.15-11.16" *)
  wire \mainclock.a(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:11.15-11.16" *)
  wire \mainclock.a(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:11.15-11.16" *)
  wire \mainclock.a(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:11.15-11.16" *)
  wire \mainclock.a(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.a_dff_Q_1_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.a_dff_Q_1_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.a_dff_Q_1_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.a_dff_Q_1_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.a_dff_Q_2_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT4_O.TSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.a_dff_Q_3_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O.XSL ;
  wire \mainclock.a_dff_Q_3_D_LUT2_O_I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.a_dff_Q_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O.TSL ;
  wire \mainclock.a_dff_Q_D_LUT4_O_I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TSL ;
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XSL ;
  wire \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:12.15-12.16" *)
  wire \mainclock.b(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:12.15-12.16" *)
  wire \mainclock.b(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:12.15-12.16" *)
  wire \mainclock.b(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:12.15-12.16" *)
  wire \mainclock.b(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.b_dff_Q_1_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.b_dff_Q_2_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_2_D_LUT3_O_I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.b_dff_Q_3_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.b_dff_Q_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O.TSL ;
  wire \mainclock.b_dff_Q_D_LUT4_O_I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:10.15-10.16" *)
  wire \mainclock.c(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:10.15-10.16" *)
  wire \mainclock.c(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:10.15-10.16" *)
  wire \mainclock.c(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:10.15-10.16" *)
  wire \mainclock.c(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.c_dff_Q_1_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O.XSL ;
  wire \mainclock.c_dff_Q_1_D_LUT2_O_I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.c_dff_Q_2_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.c_dff_Q_3_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.c_dff_Q_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.XSL ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XSL ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XSL ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XSL ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL ;
  wire \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:9.15-9.16" *)
  wire \mainclock.d(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:9.15-9.16" *)
  wire \mainclock.d(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:9.15-9.16" *)
  wire \mainclock.d(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:9.15-9.16" *)
  wire \mainclock.d(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.d_dff_Q_1_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.d_dff_Q_1_D_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.d_dff_Q_1_D_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.d_dff_Q_2_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.XSL ;
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XSL ;
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.d_dff_Q_3_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.XSL ;
  wire \mainclock.d_dff_Q_3_D_LUT3_O_I1 ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.d_dff_Q_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.BA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.BA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.BAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.BB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.BB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.BSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.TA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.TA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.TAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.TB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.TB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.TBS ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O.TSL ;
  wire \mainclock.d_dff_Q_D_LUT4_O_I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XSL ;
  wire \mainclock.d_dff_Q_D_LUT4_O_I3 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:7.15-7.16" *)
  wire \mainclock.e(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:7.15-7.16" *)
  wire \mainclock.e(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:7.15-7.16" *)
  wire \mainclock.e(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:7.15-7.16" *)
  wire \mainclock.e(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.e_dff_Q_1_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.e_dff_Q_2_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.XSL ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XSL ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.e_dff_Q_3_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.e_dff_Q_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.XSL ;
  wire \mainclock.e_dff_Q_D_LUT2_O_I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XSL ;
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:8.15-8.16" *)
  wire \mainclock.f(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:8.15-8.16" *)
  wire \mainclock.f(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:8.15-8.16" *)
  wire \mainclock.f(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:8.15-8.16" *)
  wire \mainclock.f(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.f_dff_Q_1_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.f_dff_Q_2_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.f_dff_Q_3_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \mainclock.f_dff_Q_3_D_LUT1_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \mainclock.f_dff_Q_3_D_LUT1_O.O ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8" *)
  wire \mainclock.f_dff_Q_D ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.XSL ;
  wire \mainclock.f_dff_Q_D_LUT3_O_I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.42-4.44" *)
  wire \mainclock.s1(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.42-4.44" *)
  wire \mainclock.s1(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.42-4.44" *)
  wire \mainclock.s1(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.42-4.44" *)
  wire \mainclock.s1(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.38-4.40" *)
  wire \mainclock.s2(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.38-4.40" *)
  wire \mainclock.s2(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.38-4.40" *)
  wire \mainclock.s2(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:4.38-4.40" *)
  wire \mainclock.s2(3) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:115.15-115.24" *)
  wire \mux_index(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:115.15-115.24" *)
  wire \mux_index(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:115.15-115.24" *)
  wire \mux_index(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \mux_index_dffe_Q_D(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \mux_index_dffe_Q_D(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \mux_index_dffe_Q_D(2) ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \mux_index_dffe_Q_D_LUT1_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \mux_index_dffe_Q_D_LUT1_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.XSL ;
  wire mux_index_dffe_Q_EN;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I2;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(10) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(11) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(12) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(13) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(14) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(15) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(2) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(3) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(4) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(5) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(6) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(7) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(8) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:109.16-109.22" *)
  wire \muxdiv(9) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(10) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(4) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(5) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(6) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(7) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(8) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8" *)
  wire \muxdiv_dff_Q_9_D(9) ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_1.XSL ;
  wire muxdiv_dff_Q_9_D_LUT2_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1.XSL ;
  wire muxdiv_dff_Q_9_D_LUT3_O_1_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2.XSL ;
  wire muxdiv_dff_Q_9_D_LUT3_O_2_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XSL ;
  wire muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3.XSL ;
  wire muxdiv_dff_Q_9_D_LUT3_O_3_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4.XSL ;
  wire muxdiv_dff_Q_9_D_LUT3_O_4_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5.XSL ;
  wire muxdiv_dff_Q_9_D_LUT3_O_5_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6.XSL ;
  wire muxdiv_dff_Q_9_D_LUT3_O_6_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7.XSL ;
  wire muxdiv_dff_Q_9_D_LUT3_O_7_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_8.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_8.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_8.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_8.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_8.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_8.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_8.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_8.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_8.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_8.XSL ;
  wire muxdiv_dff_Q_9_D_LUT3_O_I1;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:118.9-118.15" *)
  wire paused;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8" *)
  wire paused_dffe_Q_D;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \paused_dffe_Q_D_LUT1_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \paused_dffe_Q_D_LUT1_O.O ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:85.22-85.27" *)
  output \power(0) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:85.22-85.27" *)
  output \power(1) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:85.22-85.27" *)
  output \power(2) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:85.22-85.27" *)
  output \power(3) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:85.22-85.27" *)
  output \power(4) ;
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:85.22-85.27" *)
  output \power(5) ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \power_LUT3_O.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \power_LUT3_O.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \power_LUT3_O.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \power_LUT3_O.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \power_LUT3_O.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \power_LUT3_O.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \power_LUT3_O.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \power_LUT3_O.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \power_LUT3_O.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \power_LUT3_O.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \power_LUT3_O_1.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \power_LUT3_O_1.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \power_LUT3_O_1.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \power_LUT3_O_1.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \power_LUT3_O_1.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \power_LUT3_O_1.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \power_LUT3_O_1.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \power_LUT3_O_1.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \power_LUT3_O_1.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \power_LUT3_O_1.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \power_LUT3_O_2.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \power_LUT3_O_2.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \power_LUT3_O_2.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \power_LUT3_O_2.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \power_LUT3_O_2.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \power_LUT3_O_2.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \power_LUT3_O_2.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \power_LUT3_O_2.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \power_LUT3_O_2.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \power_LUT3_O_2.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \power_LUT3_O_3.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \power_LUT3_O_3.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \power_LUT3_O_3.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \power_LUT3_O_3.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \power_LUT3_O_3.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \power_LUT3_O_3.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \power_LUT3_O_3.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \power_LUT3_O_3.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \power_LUT3_O_3.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \power_LUT3_O_3.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \power_LUT3_O_4.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \power_LUT3_O_4.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \power_LUT3_O_4.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \power_LUT3_O_4.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \power_LUT3_O_4.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \power_LUT3_O_4.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \power_LUT3_O_4.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \power_LUT3_O_4.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \power_LUT3_O_4.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \power_LUT3_O_4.XSL ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \power_LUT3_O_5.I0 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \power_LUT3_O_5.I1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \power_LUT3_O_5.I2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \power_LUT3_O_5.O ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \power_LUT3_O_5.XA1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \power_LUT3_O_5.XA2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \power_LUT3_O_5.XAB ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \power_LUT3_O_5.XB1 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \power_LUT3_O_5.XB2 ;
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \power_LUT3_O_5.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:119.15-119.28" *)
  wire \selectedDigit(0) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:119.15-119.28" *)
  wire \selectedDigit(1) ;
  (* init = 1'h0 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:119.15-119.28" *)
  wire \selectedDigit(2) ;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _30_ (
    .I_DAT(\b1_fall_LUT2_O.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (b1),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _31_ (
    .I_DAT(\b2_LUT3_I2.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (b2),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _32_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h1),
    .\O_PAD_$out (\disp(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _33_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_01_),
    .O_EN(1'h1),
    .\O_PAD_$out (\disp(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _34_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_02_),
    .O_EN(1'h1),
    .\O_PAD_$out (\disp(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _35_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_03_),
    .O_EN(1'h1),
    .\O_PAD_$out (\disp(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _36_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\disp_mux4x0_Q_1_A_LUT3_O.XSL ),
    .O_EN(1'h1),
    .\O_PAD_$out (\power(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _37_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_04_),
    .O_EN(1'h1),
    .\O_PAD_$out (\power(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _38_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB ),
    .O_EN(1'h1),
    .\O_PAD_$out (\power(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _39_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_05_),
    .O_EN(1'h1),
    .\O_PAD_$out (\power(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _40_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\blink_state_LUT3_I2_O_LUT3_I1.XA2 ),
    .O_EN(1'h1),
    .\O_PAD_$out (\power(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _41_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_06_),
    .O_EN(1'h1),
    .\O_PAD_$out (\power(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) aclk_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(aclk_dffe_Q_D),
    .QEN(aclk_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(aclk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \aclk_dffe_Q_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(aclk),
    .FZ(aclk_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \aclk_dffe_Q_EN_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\aclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O.XAB ),
    .XB1(\aclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(\aclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XSL(\clkdiv(22) ),
    .XZ(aclk_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(25) ),
    .XA2(1'h0),
    .XAB(\clkdiv(23) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\clkdiv(24) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(\clkdiv(21) ),
    .BA2(1'h0),
    .BAB(\clkdiv(18) ),
    .BB1(\clkdiv(21) ),
    .BB2(1'h0),
    .BSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL ),
    .CZ(\aclk_dffe_Q_EN_LUT3_O.XAB ),
    .TA1(\clkdiv(21) ),
    .TA2(\clkdiv(21) ),
    .TAB(\clkdiv(18) ),
    .TB1(\clkdiv(21) ),
    .TB2(1'h0),
    .TBS(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TBS ),
    .TSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\clkdiv(19) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\clkdiv(20) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ),
    .BB1(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB1 ),
    .BB2(1'h0),
    .BSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BSL ),
    .CZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ),
    .TSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\clkdiv(8) ),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\clkdiv(24) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\clkdiv(25) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\clkdiv(10) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\clkdiv(11) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XAB ),
    .XB1(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA1 ),
    .XB2(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA1 ),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XAB ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(14) ),
    .XA2(1'h0),
    .XAB(\clkdiv(12) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\clkdiv(13) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(9) ),
    .XA2(\clkdiv(9) ),
    .XAB(\clkdiv(7) ),
    .XB1(\clkdiv(9) ),
    .XB2(1'h0),
    .XSL(\clkdiv(8) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\clkdiv(5) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\clkdiv(4) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\clkdiv(4) ),
    .BB1(1'h0),
    .BB2(\clkdiv(6) ),
    .BSL(\clkdiv(5) ),
    .CZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\clkdiv(4) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XAB ),
    .TSL(\clkdiv(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\clkdiv(1) ),
    .BB1(1'h0),
    .BB2(\clkdiv(3) ),
    .BSL(\clkdiv(2) ),
    .CZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\clkdiv(1) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\clkdiv(0) ),
    .TSL(\clkdiv(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(6) ),
    .XA2(\clkdiv(6) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(2) ),
    .XA2(\clkdiv(2) ),
    .XAB(\clkdiv(0) ),
    .XB1(\clkdiv(2) ),
    .XB2(\clkdiv(2) ),
    .XSL(\clkdiv(1) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\clkdiv(0) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(12) ),
    .XA2(\clkdiv(12) ),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XAB ),
    .XB1(\clkdiv(12) ),
    .XB2(\clkdiv(12) ),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XAB ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(aclk_dffe_Q_EN),
    .XAB(\clkdiv(22) ),
    .XB1(aclk_dffe_Q_EN),
    .XB2(aclk_dffe_Q_EN),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XA1 ),
    .XA2(1'h0),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(10) ),
    .XA2(\clkdiv(10) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XAB ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\clkdiv(8) ),
    .BB1(1'h0),
    .BB2(\clkdiv(9) ),
    .BSL(\clkdiv(7) ),
    .CZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\clkdiv(8) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS ),
    .TSL(\clkdiv(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(9) ),
    .XA2(\clkdiv(9) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(8) ),
    .XA2(\clkdiv(8) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\clkdiv(7) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(7) ),
    .XA2(\clkdiv(7) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(5) ),
    .XA2(\clkdiv(5) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XAB ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(4) ),
    .XA2(\clkdiv(4) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XAB ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(3) ),
    .XA2(\clkdiv(3) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\clkdiv(0) ),
    .XB1(1'h0),
    .XB2(\clkdiv(2) ),
    .XSL(\clkdiv(1) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(1) ),
    .XA2(\clkdiv(1) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\clkdiv(0) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(20) ),
    .XA2(\clkdiv(20) ),
    .XAB(\clkdiv(19) ),
    .XB1(\clkdiv(20) ),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(19) ),
    .XA2(\clkdiv(19) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(18) ),
    .XA2(\clkdiv(18) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(aclk_dffe_Q_EN),
    .XAB(\clkdiv(17) ),
    .XB1(aclk_dffe_Q_EN),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\clkdiv(16) ),
    .XSL(\clkdiv(15) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(16) ),
    .XA2(\clkdiv(16) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\clkdiv(15) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(15) ),
    .XA2(\clkdiv(15) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(14) ),
    .XA2(\clkdiv(14) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL ),
    .BB1(1'h0),
    .BB2(\clkdiv(18) ),
    .BSL(\clkdiv(14) ),
    .CZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XSL ),
    .TSL(\clkdiv(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\clkdiv(11) ),
    .BB1(1'h0),
    .BB2(\clkdiv(13) ),
    .BSL(\clkdiv(12) ),
    .CZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XSL ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\clkdiv(11) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TBS ),
    .TSL(\clkdiv(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(13) ),
    .XA2(\clkdiv(13) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XSL ),
    .XB1(1'h0),
    .XB2(\clkdiv(14) ),
    .XSL(\clkdiv(13) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\clkdiv(12) ),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XAB ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(\clkdiv(11) ),
    .XA2(\clkdiv(11) ),
    .XAB(aclk_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TBS ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XSL ),
    .BB1(1'h0),
    .BB2(\clkdiv(9) ),
    .BSL(\clkdiv(10) ),
    .CZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS ),
    .TSL(\clkdiv(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\clkdiv(8) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\clkdiv(7) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\clkdiv(21) ),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.c_frag  (
    .BA1(\clkdiv(21) ),
    .BA2(1'h0),
    .BAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL ),
    .BB1(\clkdiv(21) ),
    .BB2(1'h0),
    .BSL(aclk_dffe_Q_EN),
    .CZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(21) ),
    .TA1(\clkdiv(21) ),
    .TA2(1'h0),
    .TAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL ),
    .TB1(\clkdiv(21) ),
    .TB2(1'h0),
    .TBS(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB ),
    .TSL(aclk_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XSL ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\clkdiv(18) ),
    .XSL(\clkdiv(6) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\clkdiv(23) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\clkdiv(21) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\clkdiv(15) ),
    .XB1(1'h0),
    .XB2(\clkdiv(17) ),
    .XSL(\clkdiv(16) ),
    .XZ(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\b1_fall_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(b1_prev),
    .XZ(b1_fall)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \b1_fall_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(\b1_fall_LUT3_I1.XA1 ),
    .XA2(1'h0),
    .XAB(\b1_fall_LUT3_I1.XAB ),
    .XB1(1'h0),
    .XB2(\b1_fall_LUT3_I1.XA1 ),
    .XSL(b1_fall),
    .XZ(b1_fall_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_I2_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\b1_fall_LUT3_I1.XAB ),
    .XAB(blink_state),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(paused),
    .XZ(b1_fall_LUT3_I1_I2_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b1_fall_LUT3_I1_I2_LUT3_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XSL ),
    .XZ(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b1_fall_LUT3_I1_I2_LUT3_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XSL ),
    .XZ(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b1_fall_LUT3_I1_I2_LUT3_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XSL ),
    .XZ(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b1_fall_LUT3_I1_I2_LUT3_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XSL ),
    .XZ(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\selectedDigit(2) ),
    .XAB(\selectedDigit(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\selectedDigit(0) ),
    .XZ(\b1_fall_LUT3_I1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_O_mux4x0_S0.t_frag  (
    .TBS(1'h1),
    .XA1(\selectedDigit(2) ),
    .XA2(b1_fall_LUT3_I1_O_mux4x0_S0_B),
    .XAB(\b1_fall_LUT3_I1.XA1 ),
    .XB1(1'h0),
    .XB2(\b1_fall_LUT3_I1_O_mux4x0_S0_D(2) ),
    .XSL(b1_fall_LUT3_I1_O),
    .XZ(\b1_fall_LUT3_I1_O_mux4x0_S0_Q(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_O_mux4x0_S0_1.t_frag  (
    .TBS(1'h1),
    .XA1(\selectedDigit(1) ),
    .XA2(b1_fall_LUT3_I1_O_mux4x0_S0_1_B),
    .XAB(\b1_fall_LUT3_I1.XA1 ),
    .XB1(1'h0),
    .XB2(\b1_fall_LUT3_I1_O_mux4x0_S0_D(1) ),
    .XSL(b1_fall_LUT3_I1_O),
    .XZ(\b1_fall_LUT3_I1_O_mux4x0_S0_Q(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\selectedDigit(1) ),
    .XZ(b1_fall_LUT3_I1_O_mux4x0_S0_1_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_O_mux4x0_S0_2.t_frag  (
    .TBS(1'h1),
    .XA1(\selectedDigit(0) ),
    .XA2(b1_fall_LUT3_I1_O_mux4x0_S0_2_B),
    .XAB(\b1_fall_LUT3_I1.XA1 ),
    .XB1(1'h0),
    .XB2(\b1_fall_LUT3_I1_O_mux4x0_S0_2_D(0) ),
    .XSL(b1_fall_LUT3_I1_O),
    .XZ(\b1_fall_LUT3_I1_O_mux4x0_S0_Q(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\selectedDigit(0) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(paused),
    .XZ(b1_fall_LUT3_I1_O_mux4x0_S0_2_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \b1_fall_LUT3_I1_O_mux4x0_S0_2_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\selectedDigit(0) ),
    .FZ(\b1_fall_LUT3_I1_O_mux4x0_S0_2_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\selectedDigit(2) ),
    .XZ(b1_fall_LUT3_I1_O_mux4x0_S0_B)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(b1_fall_LUT3_I1_O_mux4x0_S0_B),
    .XAB(blink_state),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XSL ),
    .XZ(b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\selectedDigit(0) ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\selectedDigit(1) ),
    .XZ(\b1_fall_LUT3_I1_O_mux4x0_S0_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\selectedDigit(2) ),
    .XA2(\selectedDigit(2) ),
    .XAB(\selectedDigit(0) ),
    .XB1(\selectedDigit(2) ),
    .XB2(\selectedDigit(2) ),
    .XSL(\selectedDigit(1) ),
    .XZ(\b1_fall_LUT3_I1_O_mux4x0_S0_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) b1_prev_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b1_fall_LUT2_O.XAB ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(b1_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b2_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(b2_prev),
    .XAB(\b2_LUT3_I2.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(paused),
    .XZ(\b1_fall_LUT3_I1.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) b2_prev_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b2_LUT3_I2.XAB ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(b2_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(paused),
    .XA2(1'h0),
    .XAB(\selectedDigit(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(blink_state),
    .XZ(blink_state_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I1_O_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\blink_state_LUT3_I1_O_LUT2_I0.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(blink_state_LUT3_I1_O),
    .XZ(blink_state_LUT3_I1_O_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\selectedDigit(0) ),
    .XA2(1'h0),
    .XAB(\blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\selectedDigit(0) ),
    .XSL(\selectedDigit(1) ),
    .XZ(\blink_state_LUT3_I1_O_LUT2_I0.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.t_frag  (
    .TBS(1'h1),
    .XA1(\m1(3) ),
    .XA2(1'h0),
    .XAB(blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1),
    .XB1(\mainclock.s2(3) ),
    .XB2(1'h0),
    .XSL(blink_state_LUT3_I1_O_LUT2_I0_O),
    .XZ(\disp_mux4x0_Q_B(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.t_frag  (
    .TBS(1'h1),
    .XA1(\m1(2) ),
    .XA2(1'h0),
    .XAB(blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1),
    .XB1(\mainclock.s2(2) ),
    .XB2(1'h0),
    .XSL(blink_state_LUT3_I1_O_LUT2_I0_O),
    .XZ(\disp_mux4x0_Q_B(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.t_frag  (
    .TBS(1'h1),
    .XA1(\m1(1) ),
    .XA2(1'h0),
    .XAB(blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1),
    .XB1(\mainclock.s2(1) ),
    .XB2(1'h0),
    .XSL(blink_state_LUT3_I1_O_LUT2_I0_O),
    .XZ(\disp_mux4x0_Q_B(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.t_frag  (
    .TBS(1'h1),
    .XA1(\m1(0) ),
    .XA2(1'h0),
    .XAB(blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1),
    .XB1(\mainclock.s2(0) ),
    .XB2(1'h0),
    .XSL(blink_state_LUT3_I1_O_LUT2_I0_O),
    .XZ(\disp_mux4x0_Q_B(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB ),
    .FZ(blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\blink_state_LUT3_I2.XA2 ),
    .XAB(blink_state),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(paused),
    .XZ(blink_state_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I2_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\selectedDigit(0) ),
    .XAB(\selectedDigit(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\selectedDigit(1) ),
    .XZ(\blink_state_LUT3_I2.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \blink_state_LUT3_I2_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\blink_state_LUT3_I2_O_LUT3_I1.XA2 ),
    .XAB(b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0_O),
    .XB1(\blink_state_LUT3_I2_O_LUT3_I1.XA2 ),
    .XB2(1'h0),
    .XSL(blink_state_LUT3_I2_O),
    .XZ(blink_state_LUT3_I2_O_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.t_frag  (
    .TBS(1'h1),
    .XA1(\h1(3) ),
    .XA2(1'h0),
    .XAB(blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1),
    .XB1(\m2(3) ),
    .XB2(1'h0),
    .XSL(blink_state_LUT3_I2_O_LUT3_I1_O),
    .XZ(\disp_mux4x0_Q_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.t_frag  (
    .TBS(1'h1),
    .XA1(\h1(2) ),
    .XA2(1'h0),
    .XAB(blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1),
    .XB1(\m2(2) ),
    .XB2(1'h0),
    .XSL(blink_state_LUT3_I2_O_LUT3_I1_O),
    .XZ(\disp_mux4x0_Q_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.t_frag  (
    .TBS(1'h1),
    .XA1(\h1(1) ),
    .XA2(1'h0),
    .XAB(blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1),
    .XB1(\m2(1) ),
    .XB2(1'h0),
    .XSL(blink_state_LUT3_I2_O_LUT3_I1_O),
    .XZ(\disp_mux4x0_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.t_frag  (
    .TBS(1'h1),
    .XA1(\h1(0) ),
    .XA2(1'h0),
    .XAB(blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1),
    .XB1(\m2(0) ),
    .XB2(1'h0),
    .XSL(blink_state_LUT3_I2_O_LUT3_I1_O),
    .XZ(\disp_mux4x0_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\blink_state_LUT3_I2_O_LUT3_I1.XA2 ),
    .FZ(blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blink_state_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(blink_state_dffe_Q_D),
    .QEN(blink_state_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(blink_state)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \blink_state_dffe_Q_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(blink_state),
    .FZ(blink_state_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \blink_state_dffe_Q_EN_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\blink_state_dffe_Q_EN_LUT3_O.XA1 ),
    .XA2(\blink_state_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O.XAB ),
    .XB1(\blink_state_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O.XSL ),
    .XZ(blink_state_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(6) ),
    .XA2(\blinkdiv(6) ),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB ),
    .XB1(\blinkdiv(6) ),
    .XB2(\blinkdiv(6) ),
    .XSL(\blinkdiv(5) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blinkdiv(0) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(2) ),
    .XA2(\blinkdiv(2) ),
    .XAB(\blinkdiv(0) ),
    .XB1(\blinkdiv(2) ),
    .XB2(\blinkdiv(2) ),
    .XSL(\blinkdiv(1) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(blink_state_dffe_Q_EN),
    .XAB(\blinkdiv(22) ),
    .XB1(blink_state_dffe_Q_EN),
    .XB2(blink_state_dffe_Q_EN),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XA1 ),
    .XA2(1'h0),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(12) ),
    .XA2(\blinkdiv(12) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\blinkdiv(11) ),
    .XSL(\blinkdiv(10) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(11) ),
    .XA2(\blinkdiv(11) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blinkdiv(10) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(10) ),
    .XA2(\blinkdiv(10) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XAB ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blinkdiv(9) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(9) ),
    .XA2(\blinkdiv(9) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XAB ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(8) ),
    .XA2(\blinkdiv(8) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blinkdiv(7) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(7) ),
    .XA2(\blinkdiv(7) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(5) ),
    .XA2(\blinkdiv(5) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blinkdiv(4) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(4) ),
    .XA2(\blinkdiv(4) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XAB ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\blinkdiv(6) ),
    .BB1(1'h0),
    .BB2(\blinkdiv(5) ),
    .BSL(\blinkdiv(4) ),
    .CZ(\blink_state_dffe_Q_EN_LUT3_O.XSL ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\blinkdiv(6) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XAB ),
    .TSL(\blinkdiv(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\blinkdiv(1) ),
    .BB1(1'h0),
    .BB2(\blinkdiv(3) ),
    .BSL(\blinkdiv(2) ),
    .CZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\blinkdiv(1) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\blinkdiv(0) ),
    .TSL(\blinkdiv(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(3) ),
    .XA2(\blinkdiv(3) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blinkdiv(0) ),
    .XB1(1'h0),
    .XB2(\blinkdiv(2) ),
    .XSL(\blinkdiv(1) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(1) ),
    .XA2(\blinkdiv(1) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blinkdiv(0) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(21) ),
    .XA2(\blinkdiv(21) ),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB ),
    .XB1(\blinkdiv(21) ),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XA1 ),
    .XA2(1'h0),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(20) ),
    .XA2(\blinkdiv(20) ),
    .XAB(\blinkdiv(19) ),
    .XB1(\blinkdiv(20) ),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(19) ),
    .XA2(\blinkdiv(19) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(18) ),
    .XA2(\blinkdiv(18) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XSL ),
    .XA2(1'h0),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(17) ),
    .XA2(\blinkdiv(17) ),
    .XAB(\blinkdiv(16) ),
    .XB1(\blinkdiv(17) ),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XAB ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(16) ),
    .XA2(\blinkdiv(16) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XAB ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blinkdiv(15) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(15) ),
    .XA2(\blinkdiv(15) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XAB ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL ),
    .BB1(1'h0),
    .BB2(\blinkdiv(18) ),
    .BSL(\blinkdiv(15) ),
    .CZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XAB ),
    .TSL(\blinkdiv(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\blinkdiv(12) ),
    .BB1(1'h0),
    .BB2(\blinkdiv(14) ),
    .BSL(\blinkdiv(13) ),
    .CZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\blinkdiv(12) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TBS ),
    .TSL(\blinkdiv(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(14) ),
    .XA2(\blinkdiv(14) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XSL ),
    .XB1(1'h0),
    .XB2(\blinkdiv(13) ),
    .XSL(\blinkdiv(12) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(13) ),
    .XA2(\blinkdiv(13) ),
    .XAB(blink_state_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blinkdiv(12) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(\blinkdiv(21) ),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(25) ),
    .XA2(1'h0),
    .XAB(\blinkdiv(24) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blinkdiv(23) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(21) ),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blinkdiv(18) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ),
    .XA2(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blinkdiv(15) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\blinkdiv(22) ),
    .XAB(\blinkdiv(21) ),
    .XB1(\blinkdiv(22) ),
    .XB2(\blinkdiv(22) ),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blinkdiv(19) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blinkdiv(20) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blinkdiv(10) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blinkdiv(11) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ),
    .XAB(\blinkdiv(9) ),
    .XB1(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ),
    .XB2(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XSL ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ),
    .BB1(1'h0),
    .BB2(\blinkdiv(9) ),
    .BSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XSL ),
    .CZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\blink_state_dffe_Q_EN_LUT3_O.XSL ),
    .TSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blinkdiv(8) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blinkdiv(7) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blinkdiv(17) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\blinkdiv(16) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 ),
    .XSL(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(22) ),
    .XA2(1'h0),
    .XAB(\blinkdiv(7) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blinkdiv(9) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\blinkdiv(14) ),
    .XA2(1'h0),
    .XAB(\blinkdiv(12) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\blinkdiv(13) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\blinkdiv(15) ),
    .XSL(\blinkdiv(8) ),
    .XZ(\blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_10 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(15) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_11 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(14) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_12 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(13) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_13 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(12) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_14 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(11) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_15 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(10) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_16 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(9) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_17 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(8) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_18 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(7) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_19 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(6) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_20 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(5) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_21 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_22 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_23 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_24 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_25 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(22) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(21) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(20) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(19) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(18) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_8 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(17) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:144.5-150.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) blinkdiv_dff_Q_9 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O(16) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\blinkdiv(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_10 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(15) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_11 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(14) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_12 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(13) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_13 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(12) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_14 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(11) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_15 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(10) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_16 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(9) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_17 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(8) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_18 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(7) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_19 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(6) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_20 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(5) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_21 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_22 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_23 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_24 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_25 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(22) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(21) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(20) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(19) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(18) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_8 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(17) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:126.5-132.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) clkdiv_dff_Q_9 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(16) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\clkdiv(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \disp_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(disp_mux4x0_Q_A),
    .XA2(\disp_mux4x0_Q_B(3) ),
    .XAB(disp_mux4x0_Q_S1),
    .XB1(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(3) ),
    .XB2(\disp_mux4x0_Q_D(3) ),
    .XSL(disp_mux4x0_Q_S0),
    .XZ(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \disp_mux4x0_Q_1.t_frag  (
    .TBS(1'h1),
    .XA1(disp_mux4x0_Q_1_A),
    .XA2(\disp_mux4x0_Q_B(2) ),
    .XAB(disp_mux4x0_Q_S1),
    .XB1(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(2) ),
    .XB2(\disp_mux4x0_Q_D(2) ),
    .XSL(disp_mux4x0_Q_S0),
    .XZ(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \disp_mux4x0_Q_1_A_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\disp_mux4x0_Q_1_A_LUT3_O.XA2 ),
    .XAB(\disp_mux4x0_Q_1_A_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\disp_mux4x0_Q_1_A_LUT3_O.XSL ),
    .XZ(disp_mux4x0_Q_1_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \disp_mux4x0_Q_2.t_frag  (
    .TBS(1'h1),
    .XA1(disp_mux4x0_Q_2_A),
    .XA2(\disp_mux4x0_Q_B(1) ),
    .XAB(disp_mux4x0_Q_S1),
    .XB1(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(1) ),
    .XB2(\disp_mux4x0_Q_D(1) ),
    .XSL(disp_mux4x0_Q_S0),
    .XZ(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \disp_mux4x0_Q_2_A_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\disp_mux4x0_Q_2_A_LUT3_O.XA2 ),
    .XAB(\disp_mux4x0_Q_1_A_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\disp_mux4x0_Q_1_A_LUT3_O.XSL ),
    .XZ(disp_mux4x0_Q_2_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \disp_mux4x0_Q_3.t_frag  (
    .TBS(1'h1),
    .XA1(disp_mux4x0_Q_3_A),
    .XA2(\disp_mux4x0_Q_B(0) ),
    .XAB(disp_mux4x0_Q_S1),
    .XB1(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_O(0) ),
    .XB2(\disp_mux4x0_Q_D(0) ),
    .XSL(disp_mux4x0_Q_S0),
    .XZ(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \disp_mux4x0_Q_3_A_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\disp_mux4x0_Q_3_A_LUT3_O.XA2 ),
    .XAB(\disp_mux4x0_Q_1_A_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\disp_mux4x0_Q_1_A_LUT3_O.XSL ),
    .XZ(disp_mux4x0_Q_3_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \disp_mux4x0_Q_A_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\disp_mux4x0_Q_A_LUT3_O.XA2 ),
    .XAB(\disp_mux4x0_Q_1_A_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\disp_mux4x0_Q_1_A_LUT3_O.XSL ),
    .XZ(disp_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(blink_state_LUT3_I1_O),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XSL ),
    .XZ(\disp_mux4x0_Q_1_A_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\selectedDigit(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\selectedDigit(1) ),
    .XZ(\b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \disp_mux4x0_Q_S0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(2) ),
    .XA2(\mux_index(2) ),
    .XAB(\mux_index(0) ),
    .XB1(\mux_index(2) ),
    .XB2(\mux_index(2) ),
    .XSL(\mux_index(1) ),
    .XZ(disp_mux4x0_Q_S0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \disp_mux4x0_Q_S1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mux_index(1) ),
    .XAB(\mux_index(0) ),
    .XB1(\mux_index(1) ),
    .XB2(\mux_index(1) ),
    .XSL(\mux_index(2) ),
    .XZ(disp_mux4x0_Q_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.a_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.a(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.a_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.a(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.a_dff_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.a(2) ),
    .XA2(\mainclock.a(2) ),
    .XAB(\mainclock.a_dff_Q_1_D_LUT3_O.XAB ),
    .XB1(\mainclock.a(2) ),
    .XB2(\mainclock.a(2) ),
    .XSL(\mainclock.a(1) ),
    .XZ(\mainclock.a_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.a_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.a(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mainclock.a_dff_Q_2_D_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\mainclock.a_dff_Q_1_D_LUT3_O.XAB ),
    .BAB(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\mainclock.a(1) ),
    .CZ(\mainclock.a_dff_Q_2_D ),
    .TA1(\mainclock.a_dff_Q_1_D_LUT3_O.XAB ),
    .TA2(\mainclock.a_dff_Q_1_D_LUT3_O.XAB ),
    .TAB(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\mainclock.a(3) ),
    .TSL(\mainclock.a(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.a_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.a(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.a_dff_Q_3_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.a(0) ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\mainclock.a_dff_Q_3_D_LUT2_O.XSL ),
    .XZ(\mainclock.a_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ),
    .XAB(\mainclock.c(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XSL ),
    .XZ(\mainclock.a_dff_Q_3_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \mainclock.a_dff_Q_D_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\mainclock.a_dff_Q_1_D_LUT3_O.XAB ),
    .BAB(\mainclock.a(1) ),
    .BB1(\mainclock.a_dff_Q_1_D_LUT3_O.XAB ),
    .BB2(1'h0),
    .BSL(\mainclock.a(3) ),
    .CZ(\mainclock.a_dff_Q_D ),
    .TA1(1'h0),
    .TA2(\mainclock.a_dff_Q_1_D_LUT3_O.XAB ),
    .TAB(\mainclock.a(1) ),
    .TB1(1'h0),
    .TB2(\mainclock.a_dff_Q_1_D_LUT3_O.XAB ),
    .TBS(\mainclock.a(2) ),
    .TSL(\mainclock.a(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XSL ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\mainclock.a(0) ),
    .CZ(\mainclock.a_dff_Q_1_D_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XSL ),
    .TB1(1'h0),
    .TB2(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ),
    .TBS(\mainclock.c(1) ),
    .TSL(\mainclock.a(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.b(3) ),
    .XAB(\mainclock.b(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XSL ),
    .XZ(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.b_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.b(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.b_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.b(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.b(2) ),
    .XA2(\mainclock.b(2) ),
    .XAB(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.b_dff_Q_1_D_LUT3_O.XSL ),
    .XZ(\mainclock.b_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\mainclock.b(1) ),
    .CZ(\mainclock.b_dff_Q_1_D_LUT3_O.XSL ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ),
    .TBS(\mainclock.c(1) ),
    .TSL(\mainclock.b(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.b_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.b(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.b_dff_Q_2_D_LUT3_O.XA2 ),
    .XAB(\mainclock.b_dff_Q_2_D_LUT3_O.XAB ),
    .XB1(\mainclock.b_dff_Q_2_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\mainclock.b(1) ),
    .XZ(\mainclock.b_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .XA2(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .XAB(\mainclock.b(3) ),
    .XB1(1'h0),
    .XB2(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .XSL(\mainclock.b(1) ),
    .XZ(\mainclock.b_dff_Q_2_D_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.b_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.b(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.b(0) ),
    .XA2(\mainclock.b(0) ),
    .XAB(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.b_dff_Q_3_D_LUT3_O.XSL ),
    .XZ(\mainclock.b_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ),
    .XAB(\mainclock.c(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\mainclock.b_dff_Q_3_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.c(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.c(2) ),
    .XZ(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \mainclock.b_dff_Q_D_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\mainclock.b_dff_Q_2_D_LUT3_O.XAB ),
    .BAB(\mainclock.b(1) ),
    .BB1(\mainclock.b_dff_Q_2_D_LUT3_O.XAB ),
    .BB2(1'h0),
    .BSL(\mainclock.b(3) ),
    .CZ(\mainclock.b_dff_Q_D ),
    .TA1(1'h0),
    .TA2(\mainclock.b_dff_Q_2_D_LUT3_O.XAB ),
    .TAB(\mainclock.b(1) ),
    .TB1(1'h0),
    .TB2(\mainclock.b_dff_Q_2_D_LUT3_O.XAB ),
    .TBS(\mainclock.b(2) ),
    .TSL(\mainclock.b(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ),
    .XAB(\mainclock.c(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BAB ),
    .XZ(\mainclock.b_dff_Q_2_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.b(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BAB ),
    .XZ(\mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mainclock.b(0) ),
    .XZ(\mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.c_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.c(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.c_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.c(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_1_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.c_dff_Q_1_D_LUT2_O.XSL ),
    .XZ(\mainclock.c_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ),
    .XAB(\mainclock.c(2) ),
    .XB1(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\mainclock.c(1) ),
    .XZ(\mainclock.c_dff_Q_1_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.c_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.c(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.c_dff_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ),
    .XA2(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ),
    .XAB(\mainclock.c(2) ),
    .XB1(1'h0),
    .XB2(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ),
    .XSL(\mainclock.c(1) ),
    .XZ(\mainclock.c_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.c_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.c(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.c(0) ),
    .XA2(\mainclock.c(0) ),
    .XAB(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.c_dff_Q_3_D_LUT3_O.XSL ),
    .XZ(\mainclock.c_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.c_dff_Q_3_D_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.c(3) ),
    .XZ(\mainclock.c_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XSL ),
    .XZ(\mainclock.c_dff_Q_3_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XSL ),
    .XB1(1'h0),
    .XB2(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XB2 ),
    .XSL(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XSL ),
    .XZ(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XA2 ),
    .XAB(\mainclock.a(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.a(1) ),
    .XZ(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\mainclock.a(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.a(2) ),
    .XZ(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XA2 ),
    .XAB(\mainclock.b(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.b(1) ),
    .XZ(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.c(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.c(0) ),
    .XZ(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.d(3) ),
    .XAB(\mainclock.d(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL ),
    .XZ(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XSL ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\mainclock.c(0) ),
    .CZ(\mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XSL ),
    .TB1(1'h0),
    .TB2(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TB2 ),
    .TBS(\mainclock.e(3) ),
    .TSL(\mainclock.c(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.d_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.d(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.d_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.d(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.d_dff_Q_1_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.d_dff_Q_1_D_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\mainclock.d(2) ),
    .XZ(\mainclock.d_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.d_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.d(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \mainclock.d_dff_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.d(1) ),
    .XB1(\mainclock.d_dff_Q_1_D_LUT2_O.XAB ),
    .XB2(1'h0),
    .XSL(\mainclock.d_dff_Q_2_D_LUT3_O.XSL ),
    .XZ(\mainclock.d_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB ),
    .XAB(\mainclock.d(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL ),
    .XZ(\mainclock.d_dff_Q_2_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.d(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.d(0) ),
    .XZ(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.d_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.d(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.d_dff_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.d(0) ),
    .XA2(\mainclock.d(0) ),
    .XAB(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB ),
    .XZ(\mainclock.d_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \mainclock.d_dff_Q_D_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .BAB(\mainclock.d(2) ),
    .BB1(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .BB2(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .BSL(\mainclock.d_dff_Q_D_LUT4_O.BSL ),
    .CZ(\mainclock.d_dff_Q_D ),
    .TA1(1'h0),
    .TA2(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .TAB(\mainclock.d(2) ),
    .TB1(1'h0),
    .TB2(\mainclock.a_dff_Q_2_D_LUT4_O.BAB ),
    .TBS(\mainclock.d_dff_Q_1_D_LUT2_O.XAB ),
    .TSL(\mainclock.d_dff_Q_D_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.d(3) ),
    .XA2(\mainclock.d(3) ),
    .XAB(\mainclock.d(0) ),
    .XB1(\mainclock.d(3) ),
    .XB2(1'h0),
    .XSL(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB ),
    .XZ(\mainclock.d_dff_Q_D_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\mainclock.d(1) ),
    .XSL(\mainclock.d(0) ),
    .XZ(\mainclock.d_dff_Q_1_D_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.e_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.e(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.e_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.e(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \mainclock.e_dff_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 ),
    .XAB(\mainclock.e(2) ),
    .XB1(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\mainclock.e(1) ),
    .XZ(\mainclock.e_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.e_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.e(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.e_dff_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 ),
    .XA2(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 ),
    .XAB(\mainclock.e(2) ),
    .XB1(1'h0),
    .XB2(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 ),
    .XSL(\mainclock.e(1) ),
    .XZ(\mainclock.e_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mainclock.e(0) ),
    .XZ(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.e(2) ),
    .XAB(\mainclock.e(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 ),
    .XZ(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.e(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TB2 ),
    .XZ(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TB2 ),
    .XB1(1'h0),
    .XB2(\mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_O ),
    .XSL(\mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XSL ),
    .XZ(\mainclock.a_dff_Q_2_D_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.e_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.e(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_3_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\mainclock.e(0) ),
    .XZ(\mainclock.e_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.e(3) ),
    .XZ(\mainclock.e_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\mainclock.f(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.f(1) ),
    .XZ(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.f(0) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mainclock.f(3) ),
    .XZ(\mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.f_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.f(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.f_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.f(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.f_dff_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.f(2) ),
    .XA2(\mainclock.f(2) ),
    .XAB(\mainclock.f(0) ),
    .XB1(\mainclock.f(2) ),
    .XB2(\mainclock.f(2) ),
    .XSL(\mainclock.f(1) ),
    .XZ(\mainclock.f_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.f_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.f(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.f_dff_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.f(0) ),
    .XA2(\mainclock.f(0) ),
    .XAB(\mainclock.f(3) ),
    .XB1(1'h0),
    .XB2(\mainclock.f(0) ),
    .XSL(\mainclock.f(1) ),
    .XZ(\mainclock.f_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.f_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.f(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \mainclock.f_dff_Q_3_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\mainclock.f(0) ),
    .FZ(\mainclock.f_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.f_dff_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.f_dff_Q_D_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\mainclock.f(0) ),
    .XB1(\mainclock.f_dff_Q_D_LUT3_O.XA1 ),
    .XB2(\mainclock.f_dff_Q_D_LUT3_O.XA1 ),
    .XSL(\mainclock.f(3) ),
    .XZ(\mainclock.f_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.f(0) ),
    .XB1(1'h0),
    .XB2(\mainclock.f(1) ),
    .XSL(\mainclock.f(2) ),
    .XZ(\mainclock.f_dff_Q_D_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h1_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\h1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h1_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\h1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h1_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\h1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h1_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\h1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h2_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h2_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h2_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h2_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m1_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m1_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m1_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m1_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m2_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m2_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m2_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m2_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s1_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\disp_mux4x0_Q_A_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s1_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\disp_mux4x0_Q_1_A_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s1_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\disp_mux4x0_Q_2_A_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s1_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\disp_mux4x0_Q_3_A_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s2_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.s2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s2_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.s2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s2_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.s2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:96.11-99.38|/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:14.5-78.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s2_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.s2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_index_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_D(2) ),
    .QEN(mux_index_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_index(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_index_dffe_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_D(1) ),
    .QEN(mux_index_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_index(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_index_dffe_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_D(0) ),
    .QEN(mux_index_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_index(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \mux_index_dffe_Q_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\mux_index(0) ),
    .FZ(\mux_index_dffe_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mux_index_dffe_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mux_index(0) ),
    .XAB(\mux_index(1) ),
    .XB1(\mux_index(0) ),
    .XB2(\mux_index(0) ),
    .XSL(\mux_index(2) ),
    .XZ(\mux_index_dffe_Q_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mux_index_dffe_Q_D_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(0) ),
    .XA2(\mux_index(0) ),
    .XAB(\mux_index(2) ),
    .XB1(1'h0),
    .XB2(\mux_index(0) ),
    .XSL(\mux_index(1) ),
    .XZ(\mux_index_dffe_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \mux_index_dffe_Q_EN_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index_dffe_Q_EN_LUT3_O.XA1 ),
    .XA2(\mux_index_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O.XAB ),
    .XB1(\mux_index_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O.XSL ),
    .XZ(mux_index_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\muxdiv(11) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\muxdiv(12) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\muxdiv(15) ),
    .XA2(1'h0),
    .XAB(\muxdiv(13) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\muxdiv(14) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\muxdiv(8) ),
    .XAB(\muxdiv(5) ),
    .XB1(\muxdiv(8) ),
    .XB2(\muxdiv(8) ),
    .XSL(\muxdiv(4) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\muxdiv(10) ),
    .XSL(\muxdiv(9) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_10 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\muxdiv_dff_Q_9_D(5) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_11 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\muxdiv_dff_Q_9_D(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_12 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\muxdiv_dff_Q_9_D(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_13 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\muxdiv_dff_Q_9_D(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_14 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\muxdiv_dff_Q_9_D(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_15 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\muxdiv_dff_Q_9_D(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\muxdiv_dff_Q_9_D(10) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\muxdiv_dff_Q_9_D(9) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\muxdiv_dff_Q_9_D(8) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_8 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\muxdiv_dff_Q_9_D(7) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:135.5-141.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) muxdiv_dff_Q_9 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\muxdiv_dff_Q_9_D(6) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\muxdiv(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(mux_index_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\muxdiv_dff_Q_9_D_LUT2_O.XSL ),
    .XZ(\muxdiv_dff_Q_9_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(mux_index_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\muxdiv(0) ),
    .XZ(\muxdiv_dff_Q_9_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\muxdiv(2) ),
    .XA2(\muxdiv(2) ),
    .XAB(\muxdiv(0) ),
    .XB1(\muxdiv(2) ),
    .XB2(\muxdiv(2) ),
    .XSL(\muxdiv(1) ),
    .XZ(\muxdiv_dff_Q_9_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \muxdiv_dff_Q_9_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(mux_index_dffe_Q_EN),
    .XAB(\muxdiv(10) ),
    .XB1(mux_index_dffe_Q_EN),
    .XB2(mux_index_dffe_Q_EN),
    .XSL(\muxdiv_dff_Q_9_D_LUT3_O.XSL ),
    .XZ(\muxdiv_dff_Q_9_D(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\muxdiv(9) ),
    .XA2(\muxdiv(9) ),
    .XAB(mux_index_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\muxdiv_dff_Q_9_D_LUT3_O_1.XSL ),
    .XZ(\muxdiv_dff_Q_9_D(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\muxdiv(8) ),
    .XZ(\muxdiv_dff_Q_9_D_LUT3_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\muxdiv(8) ),
    .XA2(\muxdiv(8) ),
    .XAB(mux_index_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XAB ),
    .XZ(\muxdiv_dff_Q_9_D(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ),
    .XZ(\muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\muxdiv(6) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\muxdiv(7) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\muxdiv(7) ),
    .XA2(\muxdiv(7) ),
    .XAB(mux_index_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\muxdiv_dff_Q_9_D_LUT3_O_3.XSL ),
    .XZ(\muxdiv_dff_Q_9_D(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\muxdiv(6) ),
    .XZ(\muxdiv_dff_Q_9_D_LUT3_O_3.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(\muxdiv(6) ),
    .XA2(\muxdiv(6) ),
    .XAB(mux_index_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XAB ),
    .XZ(\muxdiv_dff_Q_9_D(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\muxdiv(5) ),
    .XZ(\muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\muxdiv(5) ),
    .XA2(\muxdiv(5) ),
    .XAB(mux_index_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XAB ),
    .XZ(\muxdiv_dff_Q_9_D(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\muxdiv(4) ),
    .XZ(\muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(\muxdiv(4) ),
    .XA2(\muxdiv(4) ),
    .XAB(mux_index_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XAB ),
    .XZ(\muxdiv_dff_Q_9_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\muxdiv(3) ),
    .XZ(\muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(\muxdiv(3) ),
    .XA2(\muxdiv(3) ),
    .XAB(mux_index_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XAB ),
    .XZ(\muxdiv_dff_Q_9_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\muxdiv(0) ),
    .XB1(1'h0),
    .XB2(\muxdiv(2) ),
    .XSL(\muxdiv(1) ),
    .XZ(\muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(\muxdiv(1) ),
    .XA2(\muxdiv(1) ),
    .XAB(mux_index_dffe_Q_EN),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\muxdiv(0) ),
    .XZ(\muxdiv_dff_Q_9_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\muxdiv(9) ),
    .XSL(\muxdiv(8) ),
    .XZ(\muxdiv_dff_Q_9_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) paused_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(paused_dffe_Q_D),
    .QEN(b1_fall),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(paused)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \paused_dffe_Q_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(paused),
    .FZ(paused_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \power_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mux_index(0) ),
    .XAB(\mux_index(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index(2) ),
    .XZ(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \power_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mux_index(1) ),
    .XAB(\mux_index(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index(0) ),
    .XZ(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \power_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(0) ),
    .XA2(1'h0),
    .XAB(\mux_index(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index(1) ),
    .XZ(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \power_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(1) ),
    .XA2(1'h0),
    .XAB(\mux_index(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index(2) ),
    .XZ(\disp_mux4x0_Q_1_A_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \power_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(2) ),
    .XA2(1'h0),
    .XAB(\mux_index(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index(1) ),
    .XZ(\blink_state_LUT3_I2_O_LUT3_I1.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \power_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(1) ),
    .XA2(1'h0),
    .XAB(\mux_index(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index(2) ),
    .XZ(\blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) selectedDigit_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b1_fall_LUT3_I1_O_mux4x0_S0_Q(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\selectedDigit(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) selectedDigit_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b1_fall_LUT3_I1_O_mux4x0_S0_Q(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\selectedDigit(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:153.5-171.8|/home/satyanarayana/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) selectedDigit_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b1_fall_LUT3_I1_O_mux4x0_S0_Q(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\selectedDigit(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/satyanarayana/vaman_siddhanth/Clock/codes/clock.v:90.25-92.6|/home/satyanarayana/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4" *)
  ASSP u_qlal4s3b_cell_macro (
    .Device_ID(16'h0000),
    .FB_Busy(1'h0),
    .FB_Int_Clr(8'h00),
    .FB_PKfbData(32'd0),
    .FB_PKfbEOF(1'h0),
    .FB_PKfbOverflow(_07_),
    .FB_PKfbPush(4'h0),
    .FB_PKfbSOF(1'h0),
    .FB_Start(_08_),
    .FB_msg_out(4'h0),
    .SDMA_Active(_09_),
    .SDMA_Done(_10_),
    .SDMA_Req(4'h0),
    .SDMA_Sreq(4'h0),
    .SPIm_PEnable(1'h0),
    .SPIm_PReady(_11_),
    .SPIm_PSlvErr(_12_),
    .SPIm_PWdata(32'd0),
    .SPIm_PWrite(1'h0),
    .SPIm_Paddr(16'h0000),
    .SPIm_Prdata(_13_),
    .Sensor_Int(_14_),
    .Sys_Clk0(clk),
    .Sys_Clk0_Rst(_15_),
    .Sys_Clk1(_16_),
    .Sys_Clk1_Rst(_17_),
    .Sys_PKfb_Clk(1'h0),
    .Sys_PKfb_Rst(_18_),
    .Sys_PSel(1'h0),
    .Sys_Pclk(_19_),
    .Sys_Pclk_Rst(_20_),
    .TimeStamp(_21_),
    .WB_CLK(1'h0),
    .WB_RST(_22_),
    .WBs_ACK(1'h0),
    .WBs_ADR(_23_),
    .WBs_BYTE_STB(_24_),
    .WBs_CYC(_25_),
    .WBs_RD(_26_),
    .WBs_RD_DAT(32'd0),
    .WBs_STB(_27_),
    .WBs_WE(_28_),
    .WBs_WR_DAT(_29_)
  );
  assign \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XB2  = \mainclock.d(1) ;
  assign \power_LUT3_O_4.XAB  = \mux_index(0) ;
  assign \power_LUT3_O_4.XSL  = \mux_index(1) ;
  assign \power_LUT3_O_4.I2  = 1'h0;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.XSL  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB ;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.XAB  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.XA1  = \mainclock.d(0) ;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.XA2  = \mainclock.d(0) ;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.O  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.I1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.I2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XSL  = \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XSL ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XAB  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TB2 ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XA2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2.XB2  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_O ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.O  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.I0  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.I1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.I2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XAB  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XSL ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XA1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XA2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.I2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XSL  = \mainclock.a(1) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XAB  = \mainclock.a(3) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XA1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XB2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XSL  = \mainclock.a(2) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XAB  = \mainclock.a(0) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \power_LUT3_O_4.I1  = 1'h0;
  assign \power_LUT3_O_4.I0  = 1'h0;
  assign \power_LUT3_O_4.O  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O.I2  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O.I3  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O.TSL  = \mainclock.a(3) ;
  assign \mainclock.a_dff_Q_D_LUT4_O.BSL  = \mainclock.a(3) ;
  assign \mainclock.a_dff_Q_D_LUT4_O.TAB  = \mainclock.a(1) ;
  assign \mainclock.a_dff_Q_D_LUT4_O.BAB  = \mainclock.a(1) ;
  assign \mainclock.a_dff_Q_D_LUT4_O.TBS  = \mainclock.a(2) ;
  assign \mainclock.a_dff_Q_D_LUT4_O.TA1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O.TA2  = \mainclock.a_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.a_dff_Q_D_LUT4_O.TB1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O.TB2  = \mainclock.a_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.a_dff_Q_D_LUT4_O.BA1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O.BA2  = \mainclock.a_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.a_dff_Q_D_LUT4_O.BB1  = \mainclock.a_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.a_dff_Q_D_LUT4_O.BB2  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1_LUT1_O.I0  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_S1_LUT1_O.O  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.D  = 1'h0;
  assign \mainclock.a_dff_Q_1_D_LUT3_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.a_dff_Q_1_D_LUT3_O.XSL  = \mainclock.a(1) ;
  assign \mainclock.a_dff_Q_1_D_LUT3_O.XA1  = \mainclock.a(2) ;
  assign \mainclock.a_dff_Q_1_D_LUT3_O.XA2  = \mainclock.a(2) ;
  assign \mainclock.a_dff_Q_1_D_LUT3_O.XB1  = \mainclock.a(2) ;
  assign \mainclock.a_dff_Q_1_D_LUT3_O.XB2  = \mainclock.a(2) ;
  assign \blink_state_LUT3_I1_O_LUT2_I0.O  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0.I0  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.I2  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.I3  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.TSL  = \mainclock.a(1) ;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.BSL  = \mainclock.a(1) ;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.TAB  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.TBS  = \mainclock.a(3) ;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.TA1  = \mainclock.a_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.TA2  = \mainclock.a_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.TB1  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.TB2  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.BA1  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.BA2  = \mainclock.a_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.BB1  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT4_O.BB2  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.I2  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.I3  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TSL  = \mainclock.a(0) ;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BSL  = \mainclock.a(0) ;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TAB  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XSL ;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BAB  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XSL ;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TBS  = \mainclock.c(1) ;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TA1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TA2  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TB1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.TB2  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BA1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BA2  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BB1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O.BB2  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XB1  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XA2  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XA1  = 1'h1;
  assign \mainclock.a_dff_Q_3_D_LUT2_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT2_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT2_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT2_O.XAB  = \mainclock.a(0) ;
  assign \mainclock.a_dff_Q_3_D_LUT2_O.XA1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT2_O.XA2  = 1'h1;
  assign \mainclock.a_dff_Q_3_D_LUT2_O.XB1  = 1'h1;
  assign \mainclock.a_dff_Q_3_D_LUT2_O.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XAB  = \mainclock.c(1) ;
  assign \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.I2  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XAB  = \mainclock.b(1) ;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XA1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XA2  = \mainclock.b(3) ;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XB1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.O  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.I0  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.I1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XSL  = \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BAB ;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XAB  = \mainclock.b(2) ;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XA2  = 1'h1;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_I0.XB2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.I2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XSL  = \mainclock.b(1) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XAB  = \mainclock.b(3) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XA1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XB2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XSL  = \mainclock.c(0) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XAB  = \mainclock.c(1) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XA2  = 1'h1;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XAB  = \selectedDigit(0) ;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.XSL  = \selectedDigit(1) ;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O.I3  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O.TSL  = \mainclock.b(3) ;
  assign \mainclock.b_dff_Q_D_LUT4_O.BSL  = \mainclock.b(3) ;
  assign \mainclock.b_dff_Q_D_LUT4_O.TAB  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_D_LUT4_O.BAB  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_D_LUT4_O.TBS  = \mainclock.b(2) ;
  assign \mainclock.b_dff_Q_D_LUT4_O.TA1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O.TA2  = \mainclock.b_dff_Q_2_D_LUT3_O.XAB ;
  assign \mainclock.b_dff_Q_D_LUT4_O.TB1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O.TB2  = \mainclock.b_dff_Q_2_D_LUT3_O.XAB ;
  assign \mainclock.b_dff_Q_D_LUT4_O.BA1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O.BA2  = \mainclock.b_dff_Q_2_D_LUT3_O.XAB ;
  assign \mainclock.b_dff_Q_D_LUT4_O.BB1  = \mainclock.b_dff_Q_2_D_LUT3_O.XAB ;
  assign \mainclock.b_dff_Q_D_LUT4_O.BB2  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.I0  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0_LUT2_O.O  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.XAB  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.XA1  = \mainclock.b(2) ;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.XA2  = \mainclock.b(2) ;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.I3  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TSL  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BSL  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TAB  = \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BAB ;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TBS  = \mainclock.c(1) ;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TA1  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TA2  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TB1  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.TB2  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BA1  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BA2  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BB1  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BB2  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XB1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XA2  = b1_fall_LUT3_I1_O_mux4x0_S0_B;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT3_O.XSL  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_2_D_LUT3_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT3_O.XB1  = \mainclock.b_dff_Q_2_D_LUT3_O.XA2 ;
  assign \mainclock.b_dff_Q_2_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XSL  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XAB  = \mainclock.b(3) ;
  assign \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XA1  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XA2  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT3_O_I0_LUT3_O.XB2  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XSL  = \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BAB ;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XAB  = \mainclock.c(1) ;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XA2  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL  = \mainclock.b(0) ;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL ;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XAB  = blink_state;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.I2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.XAB  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.XA1  = \mainclock.b(0) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.XA2  = \mainclock.b(0) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB  = \mainclock.c(1) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL  = \mainclock.c(2) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB  = \mainclock.c(3) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2  = 1'h1;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.I1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.I0  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.O  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O.XSL  = \mainclock.c(3) ;
  assign \mainclock.c_dff_Q_D_LUT2_O.XAB  = \mainclock.c_dff_Q_3_D_LUT3_O.XSL ;
  assign \mainclock.c_dff_Q_D_LUT2_O.XA1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O.XA2  = 1'h1;
  assign \mainclock.c_dff_Q_D_LUT2_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O.XB2  = 1'h0;
  assign \blink_state_LUT3_I2.XB2  = 1'h0;
  assign \blink_state_LUT3_I2.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.XSL  = \mainclock.c(1) ;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.XAB  = \mainclock.c(2) ;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.XA1  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.XA2  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.XB2  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ;
  assign \blink_state_LUT3_I2.XA1  = 1'h0;
  assign \blink_state_LUT3_I2.XAB  = blink_state;
  assign \blink_state_LUT3_I2.XSL  = paused;
  assign \mainclock.c_dff_Q_1_D_LUT2_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT2_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT2_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT2_O.XAB  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.c_dff_Q_1_D_LUT2_O.XA1  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT2_O.XA2  = 1'h1;
  assign \mainclock.c_dff_Q_1_D_LUT2_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT2_O.XB2  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XSL  = \mainclock.c(1) ;
  assign \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XAB  = \mainclock.c(2) ;
  assign \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XA2  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ;
  assign \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XB1  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ;
  assign \mainclock.c_dff_Q_1_D_LUT2_O_I0_LUT3_O.XB2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.O  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.I0  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.I1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.I2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.I3  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TSL  = \mainclock.c(0) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BSL  = \mainclock.c(0) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TAB  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XSL ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BAB  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XSL ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TBS  = \mainclock.e(3) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TA1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TA2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TB1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BA1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BA2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BB1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.BB2  = 1'h0;
  assign \blink_state_LUT3_I2.I2  = 1'h0;
  assign \blink_state_LUT3_I2.I1  = 1'h0;
  assign \blink_state_LUT3_I2.I0  = 1'h0;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.XAB  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.XA1  = \mainclock.c(0) ;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.XA2  = \mainclock.c(0) ;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XA1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XA2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XB2  = 1'h1;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB  = \mainclock.d(2) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA2  = \mainclock.d(3) ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL  = \mainclock.d(0) ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB  = \mainclock.d(1) ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2  = 1'h1;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2  = 1'h0;
  assign \blink_state_LUT3_I2.O  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1.XB2  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1.XB1  = \blink_state_LUT3_I2_O_LUT3_I1.XA2 ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.XAB  = \mainclock.d(1) ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.XA1  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.XA2  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.XB1  = \mainclock.d_dff_Q_1_D_LUT2_O.XAB ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XSL  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XAB  = \mainclock.d(3) ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XA2  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1.XA1  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1.XAB  = b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0_O;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.O  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.I1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XSL  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TB2 ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XAB  = \mainclock.e(3) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XA2  = 1'h1;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT2_I0.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.O  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.I1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.I2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XSL  = \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XAB  = \mainclock.e(1) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XA2  = \mainclock.e(2) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1.XB2  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1.XSL  = blink_state_LUT3_I2_O;
  assign \blink_state_LUT3_I2_O_LUT3_I1.I2  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1.I1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.XSL  = \mainclock.e(1) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.XAB  = \mainclock.e(2) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.XA1  = \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.XA2  = \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.XB2  = \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  assign \blink_state_LUT3_I2_O_LUT3_I1.I0  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1.O  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.D  = 1'h0;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.XSL  = \mainclock.e(1) ;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.XAB  = \mainclock.e(2) ;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.XB1  = \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL  = \mainclock.e(0) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.C  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.B  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.A  = 1'h0;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.XSL  = \mainclock.e(0) ;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.XAB  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB ;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.XA2  = 1'h1;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.XB1  = 1'h1;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.XB2  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1_LUT1_O.O  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_S1_LUT1_O.I0  = 1'h0;
  assign \power_LUT3_O_5.O  = 1'h0;
  assign \power_LUT3_O_5.I0  = 1'h0;
  assign \power_LUT3_O_5.I1  = 1'h0;
  assign \power_LUT3_O_5.I2  = 1'h0;
  assign \power_LUT3_O_5.XSL  = \mux_index(2) ;
  assign \power_LUT3_O_5.XAB  = \mux_index(0) ;
  assign \power_LUT3_O_5.XA1  = \mux_index(1) ;
  assign \power_LUT3_O_5.XA2  = 1'h0;
  assign \power_LUT3_O_5.XB1  = 1'h0;
  assign \power_LUT3_O_5.XB2  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.S1  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.S0  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0.Q  = 1'h0;
  assign \disp_mux4x0_Q_S0_LUT3_O.XB2  = \mux_index(2) ;
  assign \mux_index_dffe_Q_D_LUT3_O_1.O  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O_1.I0  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O_1.I1  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O_1.I2  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O_1.XSL  = \mux_index(1) ;
  assign \mux_index_dffe_Q_D_LUT3_O_1.XAB  = \mux_index(2) ;
  assign \mux_index_dffe_Q_D_LUT3_O_1.XA1  = \mux_index(0) ;
  assign \mux_index_dffe_Q_D_LUT3_O_1.XA2  = \mux_index(0) ;
  assign \mux_index_dffe_Q_D_LUT3_O_1.XB1  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O_1.XB2  = \mux_index(0) ;
  assign \disp_mux4x0_Q_S0_LUT3_O.XB1  = \mux_index(2) ;
  assign \disp_mux4x0_Q_S0_LUT3_O.XA2  = \mux_index(2) ;
  assign \disp_mux4x0_Q_S0_LUT3_O.XA1  = \mux_index(2) ;
  assign \disp_mux4x0_Q_S0_LUT3_O.XAB  = \mux_index(0) ;
  assign \mux_index_dffe_Q_D_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O.XSL  = \mux_index(2) ;
  assign \mux_index_dffe_Q_D_LUT3_O.XAB  = \mux_index(1) ;
  assign \mux_index_dffe_Q_D_LUT3_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O.XA2  = \mux_index(0) ;
  assign \mux_index_dffe_Q_D_LUT3_O.XB1  = \mux_index(0) ;
  assign \mux_index_dffe_Q_D_LUT3_O.XB2  = \mux_index(0) ;
  assign \disp_mux4x0_Q_S0_LUT3_O.XSL  = \mux_index(1) ;
  assign \disp_mux4x0_Q_S0_LUT3_O.I2  = 1'h0;
  assign \disp_mux4x0_Q_S0_LUT3_O.I1  = 1'h0;
  assign \disp_mux4x0_Q_S0_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O.XA2  = \mux_index_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mux_index_dffe_Q_EN_LUT3_O.XB1  = \mux_index_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mux_index_dffe_Q_EN_LUT3_O.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL  = \muxdiv(12) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB  = \muxdiv(11) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \disp_mux4x0_Q_S0_LUT3_O.O  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0.I1  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0.XSL  = blink_state_LUT3_I1_O;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0.XB2  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL  = \muxdiv(14) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB  = \muxdiv(13) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1  = \muxdiv(15) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0.XA2  = \b1_fall_LUT3_I1.XAB ;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0.XA1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0.XAB  = blink_state;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0.XSL  = paused;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0.I2  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0.I1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0.I0  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0.O  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL  = \muxdiv(4) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB  = \muxdiv(5) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA2  = \muxdiv(8) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB1  = \muxdiv(8) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB2  = \muxdiv(8) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL  = \muxdiv(9) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2  = \muxdiv(10) ;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XB1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XA2  = 1'h1;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O.XAB  = \muxdiv(10) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O.XA2  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT3_O.XB1  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT3_O.XB2  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XSL  = \muxdiv(8) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XAB  = \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XAB ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_I1_LUT3_O.XB2  = \muxdiv(9) ;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XAB  = b1_fall_LUT3_I1_I2_LUT3_I0_O;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1.XAB  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1.XA1  = \muxdiv(9) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1.XA2  = \muxdiv(9) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1.XB2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XSL  = \muxdiv(8) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XA2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XB2  = 1'h1;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.I0  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.O  = 1'h0;
  assign \disp_mux4x0_Q_S1_LUT3_O.XB2  = \mux_index(1) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2.XSL  = \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XAB ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2.XAB  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2.XA1  = \muxdiv(8) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2.XA2  = \muxdiv(8) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2.XB2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XSL  = \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XA2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XB2  = 1'h1;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XSL  = \muxdiv(7) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XAB  = \muxdiv(6) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XA2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_S1_LUT3_O.XB1  = \mux_index(1) ;
  assign \disp_mux4x0_Q_S1_LUT3_O.XA2  = \mux_index(1) ;
  assign \disp_mux4x0_Q_S1_LUT3_O.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3.XAB  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3.XA1  = \muxdiv(7) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3.XA2  = \muxdiv(7) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3.XB2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XSL  = \muxdiv(6) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XAB  = \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XAB ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XA2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_3_I1_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_S1_LUT3_O.XAB  = \mux_index(0) ;
  assign \disp_mux4x0_Q_S1_LUT3_O.XSL  = \mux_index(2) ;
  assign \disp_mux4x0_Q_S1_LUT3_O.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4.XSL  = \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XAB ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4.XAB  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4.XA1  = \muxdiv(6) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4.XA2  = \muxdiv(6) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4.XB2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XSL  = \muxdiv(5) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XA2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_S1_LUT3_O.I1  = 1'h0;
  assign \disp_mux4x0_Q_S1_LUT3_O.I0  = 1'h0;
  assign \disp_mux4x0_Q_S1_LUT3_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5.XSL  = \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XAB ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5.XAB  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5.XA1  = \muxdiv(5) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5.XA2  = \muxdiv(5) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5.XB2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XSL  = \muxdiv(4) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XA2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XB2  = 1'h1;
  assign \power_LUT3_O_3.XB2  = 1'h0;
  assign \power_LUT3_O_3.XB1  = 1'h0;
  assign \power_LUT3_O_3.XA2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6.XSL  = \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XAB ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6.XAB  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6.XA1  = \muxdiv(4) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6.XA2  = \muxdiv(4) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6.XB2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XSL  = \muxdiv(3) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XA2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XB2  = 1'h1;
  assign \power_LUT3_O_3.XA1  = \mux_index(1) ;
  assign \power_LUT3_O_3.XAB  = \mux_index(0) ;
  assign \power_LUT3_O_3.XSL  = \mux_index(2) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7.XSL  = \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XAB ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7.XAB  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7.XA1  = \muxdiv(3) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7.XA2  = \muxdiv(3) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7.XB2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XSL  = \muxdiv(1) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XAB  = \muxdiv(0) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XA2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_7_I1_LUT3_O.XB2  = \muxdiv(2) ;
  assign \power_LUT3_O_3.I2  = 1'h0;
  assign \power_LUT3_O_3.I1  = 1'h0;
  assign \power_LUT3_O_3.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O.XAB  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT2_O.XA1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O.XA2  = 1'h1;
  assign \muxdiv_dff_Q_9_D_LUT2_O.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O.XB2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XSL  = \muxdiv(1) ;
  assign \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XAB  = \muxdiv(0) ;
  assign \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XA1  = \muxdiv(2) ;
  assign \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XA2  = \muxdiv(2) ;
  assign \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XB1  = \muxdiv(2) ;
  assign \muxdiv_dff_Q_9_D_LUT2_O_I0_LUT3_O.XB2  = \muxdiv(2) ;
  assign \power_LUT3_O_3.O  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0.XA1  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0.XA2  = 1'h1;
  assign \muxdiv_dff_Q_9_D_LUT3_O_8.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_8.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_8.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_8.I2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_8.XSL  = \muxdiv(0) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_8.XAB  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT3_O_8.XA1  = \muxdiv(1) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_8.XA2  = \muxdiv(1) ;
  assign \muxdiv_dff_Q_9_D_LUT3_O_8.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT3_O_8.XB2  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0.XB1  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O_1.O  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O_1.I0  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O_1.I1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O_1.XSL  = \muxdiv(0) ;
  assign \muxdiv_dff_Q_9_D_LUT2_O_1.XAB  = mux_index_dffe_Q_EN;
  assign \muxdiv_dff_Q_9_D_LUT2_O_1.XA1  = 1'h1;
  assign \muxdiv_dff_Q_9_D_LUT2_O_1.XA2  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O_1.XB1  = 1'h0;
  assign \muxdiv_dff_Q_9_D_LUT2_O_1.XB2  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT1_O.O  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT1_O.I0  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XAB  = blink_state_LUT3_I1_O;
  assign \mainclock.e_dff_Q_D_LUT2_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O.XSL  = \mainclock.e(3) ;
  assign \mainclock.e_dff_Q_D_LUT2_O.XAB  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB ;
  assign \mainclock.e_dff_Q_D_LUT2_O.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O.XA2  = 1'h1;
  assign \mainclock.e_dff_Q_D_LUT2_O.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XSL  = \mainclock.f(1) ;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XAB  = \mainclock.f(2) ;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL  = \mainclock.f(3) ;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB  = \mainclock.f(0) ;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.XSL  = \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XSL ;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.O  = 1'h0;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.XSL  = \mainclock.f(1) ;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.XAB  = \mainclock.f(3) ;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.XA1  = \mainclock.f(0) ;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.XA2  = \mainclock.f(0) ;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.XB2  = \mainclock.f(0) ;
  assign \disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O.XB2  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O.XB1  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O.O  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O.XSL  = \mainclock.f(3) ;
  assign \mainclock.f_dff_Q_D_LUT3_O.XAB  = \mainclock.f(0) ;
  assign \mainclock.f_dff_Q_D_LUT3_O.XA2  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O.XB1  = \mainclock.f_dff_Q_D_LUT3_O.XA1 ;
  assign \mainclock.f_dff_Q_D_LUT3_O.XB2  = \mainclock.f_dff_Q_D_LUT3_O.XA1 ;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL  = \mainclock.f(2) ;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB  = \mainclock.f(0) ;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XA1  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2  = \mainclock.f(1) ;
  assign \disp_mux4x0_Q_A_LUT3_O.XA1  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O.XAB  = \disp_mux4x0_Q_1_A_LUT3_O.XAB ;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.O  = 1'h0;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.XSL  = \mainclock.f(1) ;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.XAB  = \mainclock.f(0) ;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.XA1  = \mainclock.f(2) ;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.XA2  = \mainclock.f(2) ;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.XB1  = \mainclock.f(2) ;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.XB2  = \mainclock.f(2) ;
  assign \disp_mux4x0_Q_A_LUT3_O.XSL  = \disp_mux4x0_Q_1_A_LUT3_O.XSL ;
  assign \disp_mux4x0_Q_A_LUT3_O.I2  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O.I1  = 1'h0;
  assign \mainclock.f_dff_Q_3_D_LUT1_O.O  = 1'h0;
  assign \mainclock.f_dff_Q_3_D_LUT1_O.I0  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O.I0  = 1'h0;
  assign \disp_mux4x0_Q_A_LUT3_O.O  = 1'h0;
  assign \disp_mux4x0_Q.D  = 1'h0;
  assign \disp_mux4x0_Q.C  = 1'h0;
  assign \disp_mux4x0_Q.B  = 1'h0;
  assign \disp_mux4x0_Q.A  = 1'h0;
  assign \disp_mux4x0_Q.S1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O.XSL  = \clkdiv(22) ;
  assign \aclk_dffe_Q_EN_LUT3_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O.XB1  = \aclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \aclk_dffe_Q_EN_LUT3_O.XB2  = \aclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \disp_mux4x0_Q.S0  = 1'h0;
  assign \disp_mux4x0_Q.Q  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XAB  = \clkdiv(22) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XA2  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XB1  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XB2  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1_LUT3_O.XB2  = \clkdiv(21) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TAB  = \clkdiv(18) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BAB  = \clkdiv(18) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TA1  = \clkdiv(21) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TA2  = \clkdiv(21) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TB1  = \clkdiv(21) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BA1  = \clkdiv(21) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BB1  = \clkdiv(21) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.I3  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XA2  = 1'h1;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XB1  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA1 ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XB2  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA1 ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XSL  = \clkdiv(13) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XAB  = \clkdiv(12) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA1  = \clkdiv(14) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XSL  = \clkdiv(8) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XAB  = \clkdiv(7) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA1  = \clkdiv(9) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XA2  = \clkdiv(9) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB1  = \clkdiv(9) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2_LUT3_O.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XB2  = 1'h1;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XSL  = \clkdiv(6) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XB2  = \clkdiv(18) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XSL  = \clkdiv(21) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XAB  = \clkdiv(23) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA1  = 1'h1;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2_LUT2_O.XB2  = 1'h0;
  assign \blink_state_LUT3_I1.O  = 1'h0;
  assign \blink_state_LUT3_I1.I0  = 1'h0;
  assign \blink_state_LUT3_I1.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.I3  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TSL  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BSL  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TBS  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TA1  = \clkdiv(21) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TB1  = \clkdiv(21) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.TB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BA1  = \clkdiv(21) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BB1  = \clkdiv(21) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O.BB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XSL  = \clkdiv(20) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XAB  = \clkdiv(19) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT2_O.XB2  = 1'h1;
  assign \blink_state_LUT3_I1.I2  = 1'h0;
  assign \blink_state_LUT3_I1.XSL  = blink_state;
  assign \blink_state_LUT3_I1.XAB  = \selectedDigit(2) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XB2  = 1'h1;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XAB  = \clkdiv(19) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XA1  = \clkdiv(20) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XA2  = \clkdiv(20) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XB1  = \clkdiv(20) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1_LUT3_O.XB2  = 1'h0;
  assign \blink_state_LUT3_I1.XA1  = paused;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.D  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.C  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XA1  = \clkdiv(19) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XA2  = \clkdiv(19) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_2.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.I3  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TSL  = \clkdiv(14) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BSL  = \clkdiv(14) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TBS  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.TB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_I3.BB2  = \clkdiv(18) ;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.B  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.A  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.S1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XA1  = \clkdiv(18) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XA2  = \clkdiv(18) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XB2  = 1'h1;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XSL  = \clkdiv(16) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XAB  = \clkdiv(15) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1_LUT3_O.XB2  = \clkdiv(17) ;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.S0  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_1.Q  = 1'h0;
  assign \blink_state_LUT3_I1.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XAB  = \clkdiv(17) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XA2  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XB1  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XSL  = \clkdiv(15) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1_LUT3_O.XB2  = \clkdiv(16) ;
  assign \blink_state_LUT3_I1.XB1  = 1'h0;
  assign \blink_state_LUT3_I1.XB2  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.S1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XA1  = \clkdiv(16) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XA2  = \clkdiv(16) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XSL  = \clkdiv(15) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1_LUT2_O.XB2  = 1'h1;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.S0  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.Q  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.D  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XA1  = \clkdiv(15) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XA2  = \clkdiv(15) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XSL  = \clkdiv(13) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_I2.XB2  = \clkdiv(14) ;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.C  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.B  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.A  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XA1  = \clkdiv(14) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XA2  = \clkdiv(14) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.I3  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TSL  = \clkdiv(12) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BSL  = \clkdiv(12) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TAB  = \clkdiv(11) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BAB  = \clkdiv(11) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.BB2  = \clkdiv(13) ;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.S1  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.S0  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_1.Q  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XA1  = \clkdiv(13) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XA2  = \clkdiv(13) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1_LUT3_O.XB2  = \clkdiv(12) ;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.A  = 1'h0;
  assign \blink_state_dffe_Q_D_LUT1_O.O  = 1'h0;
  assign \blink_state_dffe_Q_D_LUT1_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XA2  = 1'h1;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XA1  = \clkdiv(12) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XA2  = \clkdiv(12) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XB1  = \clkdiv(12) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XB2  = \clkdiv(12) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XB2  = \clkdiv(8) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XSL  = \clkdiv(11) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XAB  = \clkdiv(10) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XB2  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XB1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XA2  = 1'h1;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TBS ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XA1  = \clkdiv(11) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XA2  = \clkdiv(11) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.I3  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TSL  = \clkdiv(10) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BSL  = \clkdiv(10) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XSL ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TBS  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.TB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O.BB2  = \clkdiv(9) ;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XA1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XAB  = b1_fall_LUT3_I1_I2_LUT3_I0_O;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XA1  = \clkdiv(10) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XA2  = \clkdiv(10) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.I3  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TSL  = \clkdiv(7) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BSL  = \clkdiv(7) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TAB  = \clkdiv(8) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BAB  = \clkdiv(8) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.BB2  = \clkdiv(9) ;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.I1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.I0  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XA1  = \clkdiv(9) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XA2  = \clkdiv(9) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XB2  = 1'h1;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XSL  = \clkdiv(7) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XAB  = \clkdiv(8) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2_LUT2_O.XB2  = 1'h1;
  assign \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.O  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.I0  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XA1  = \clkdiv(8) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XA2  = \clkdiv(8) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XSL  = \clkdiv(7) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XAB  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_1_A_LUT3_O.XB2  = 1'h0;
  assign \disp_mux4x0_Q_1_A_LUT3_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XA1  = \clkdiv(7) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XA2  = \clkdiv(7) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.I3  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TSL  = \clkdiv(5) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BSL  = \clkdiv(5) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TAB  = \clkdiv(4) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BAB  = \clkdiv(4) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TBS  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.TB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_I3.BB2  = \clkdiv(6) ;
  assign \disp_mux4x0_Q_1_A_LUT3_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XA1  = \clkdiv(6) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XA2  = \clkdiv(6) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XSL  = \clkdiv(5) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_1_A_LUT3_O.I2  = 1'h0;
  assign \disp_mux4x0_Q_1_A_LUT3_O.I1  = 1'h0;
  assign \disp_mux4x0_Q_1_A_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XA1  = \clkdiv(5) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XA2  = \clkdiv(5) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_14.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XSL  = \clkdiv(4) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_1_A_LUT3_O.O  = 1'h0;
  assign \disp_mux4x0_Q_1.D  = 1'h0;
  assign \disp_mux4x0_Q_1.C  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XSL  = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XA1  = \clkdiv(4) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XA2  = \clkdiv(4) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_15.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.I3  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TSL  = \clkdiv(2) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BSL  = \clkdiv(2) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TAB  = \clkdiv(1) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BAB  = \clkdiv(1) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TBS  = \clkdiv(0) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.TB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1_LUT4_O.BB2  = \clkdiv(3) ;
  assign \disp_mux4x0_Q_1.B  = 1'h0;
  assign \disp_mux4x0_Q_1.A  = 1'h0;
  assign \disp_mux4x0_Q_1.S1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XA1  = \clkdiv(3) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XA2  = \clkdiv(3) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XSL  = \clkdiv(1) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XAB  = \clkdiv(0) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1_LUT3_O.XB2  = \clkdiv(2) ;
  assign \disp_mux4x0_Q_1.S0  = 1'h0;
  assign \disp_mux4x0_Q_1.Q  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XA1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XA2  = 1'h1;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XSL  = \clkdiv(1) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XAB  = \clkdiv(0) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XA1  = \clkdiv(2) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XA2  = \clkdiv(2) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XB1  = \clkdiv(2) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0_LUT3_O.XB2  = \clkdiv(2) ;
  assign \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XSL  = \selectedDigit(1) ;
  assign \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XA1  = \selectedDigit(0) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XSL  = \clkdiv(0) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XA1  = \clkdiv(1) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XA2  = \clkdiv(1) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_17.XB2  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XA2  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XB2  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XSL  = \clkdiv(0) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XAB  = aclk_dffe_Q_EN;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XA1  = 1'h1;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_2.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XSL  = \clkdiv(25) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XAB  = \clkdiv(24) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XA1  = 1'h1;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1_LUT2_O.XB2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL  = \clkdiv(24) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB  = \clkdiv(23) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1  = \clkdiv(25) ;
  assign \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \aclk_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XA2  = 1'h1;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XA1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XAB  = b1_fall_LUT3_I1_I2_LUT3_I0_O;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.I1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.I0  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.O  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XB1  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_I1_LUT3_O.XB2  = \selectedDigit(0) ;
  assign \aclk_dffe_Q_D_LUT1_O.O  = 1'h0;
  assign \aclk_dffe_Q_D_LUT1_O.I0  = 1'h0;
  assign \blink_state_LUT3_I2_I0_LUT3_O.O  = 1'h0;
  assign \blink_state_LUT3_I2_I0_LUT3_O.I0  = 1'h0;
  assign \blink_state_LUT3_I2_I0_LUT3_O.I1  = 1'h0;
  assign \blink_state_LUT3_I2_I0_LUT3_O.I2  = 1'h0;
  assign \blink_state_LUT3_I2_I0_LUT3_O.XSL  = \selectedDigit(1) ;
  assign \blink_state_LUT3_I2_I0_LUT3_O.XAB  = \selectedDigit(2) ;
  assign \blink_state_LUT3_I2_I0_LUT3_O.XA1  = 1'h0;
  assign \blink_state_LUT3_I2_I0_LUT3_O.XA2  = \selectedDigit(0) ;
  assign \blink_state_LUT3_I2_I0_LUT3_O.XB1  = 1'h0;
  assign \blink_state_LUT3_I2_I0_LUT3_O.XB2  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.B  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0.C  = 1'h0;
  assign \power_LUT3_O_4.XB2  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0.Q  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0.S0  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0.S1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0.A  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0.B  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0.C  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0.D  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.O  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.I0  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.I1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.I2  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XSL  = \selectedDigit(1) ;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XAB  = \selectedDigit(0) ;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XA1  = \selectedDigit(2) ;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XA2  = \selectedDigit(2) ;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XB1  = \selectedDigit(2) ;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT3_O.XB2  = \selectedDigit(2) ;
  assign \mainclock.d_dff_Q_D_LUT4_O.O  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.D  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.C  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1.Q  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1.S0  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1.S1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1.A  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1.B  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1.C  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1.D  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.O  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.I0  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.I1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XSL  = \selectedDigit(1) ;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XAB  = paused;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XA1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XA2  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XB1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_1_B_LUT2_O.XB2  = 1'h1;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.O  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.I0  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.I1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XSL  = \selectedDigit(1) ;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XAB  = \selectedDigit(0) ;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XA1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XA2  = 1'h1;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XB1  = 1'h1;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_D_LUT2_O.XB2  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.B  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.A  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.S1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2.Q  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2.S0  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2.S1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2.A  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2.B  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2.C  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2.D  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2_D_LUT1_O.O  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2_D_LUT1_O.I0  = 1'h0;
  assign \b1_fall_LUT3_I1.O  = 1'h0;
  assign \b1_fall_LUT3_I1.I0  = 1'h0;
  assign \b1_fall_LUT3_I1.I1  = 1'h0;
  assign \b1_fall_LUT3_I1.I2  = 1'h0;
  assign \b1_fall_LUT3_I1.XSL  = b1_fall;
  assign \b1_fall_LUT3_I1.XA2  = 1'h0;
  assign \b1_fall_LUT3_I1.XB1  = 1'h0;
  assign \b1_fall_LUT3_I1.XB2  = \b1_fall_LUT3_I1.XA1 ;
  assign \b2_LUT3_I2.O  = 1'h0;
  assign \b2_LUT3_I2.I0  = 1'h0;
  assign \b2_LUT3_I2.I1  = 1'h0;
  assign \b2_LUT3_I2.I2  = 1'h0;
  assign \b2_LUT3_I2.XSL  = paused;
  assign \b2_LUT3_I2.XA1  = 1'h0;
  assign \b2_LUT3_I2.XA2  = b2_prev;
  assign \b2_LUT3_I2.XB1  = 1'h0;
  assign \b2_LUT3_I2.XB2  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.S0  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_2.Q  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O.I2  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_O.O  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_O.I0  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_O.I1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_O.I2  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_O.XSL  = \selectedDigit(0) ;
  assign \b1_fall_LUT3_I1_I2_LUT3_O.XAB  = \selectedDigit(1) ;
  assign \b1_fall_LUT3_I1_I2_LUT3_O.XA1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_O.XA2  = \selectedDigit(2) ;
  assign \b1_fall_LUT3_I1_I2_LUT3_O.XB1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_O.XB2  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.O  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.I0  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.I1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XSL  = paused;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XAB  = \selectedDigit(0) ;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XA1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XA2  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XB1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_2_B_LUT2_O.XB2  = 1'h1;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.O  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.I0  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.I1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XSL  = \selectedDigit(2) ;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XAB  = paused;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XA1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XA2  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XB1  = 1'h0;
  assign \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_2_A_LUT3_O.XB2  = 1'h0;
  assign \disp_mux4x0_Q_2_A_LUT3_O.XB1  = 1'h0;
  assign \disp_mux4x0_Q_2_A_LUT3_O.XA1  = 1'h0;
  assign \paused_dffe_Q_D_LUT1_O.O  = 1'h0;
  assign \paused_dffe_Q_D_LUT1_O.I0  = 1'h0;
  assign \b1_fall_LUT2_O.O  = 1'h0;
  assign \b1_fall_LUT2_O.I0  = 1'h0;
  assign \b1_fall_LUT2_O.I1  = 1'h0;
  assign \b1_fall_LUT2_O.XSL  = b1_prev;
  assign \b1_fall_LUT2_O.XA1  = 1'h0;
  assign \b1_fall_LUT2_O.XA2  = 1'h1;
  assign \b1_fall_LUT2_O.XB1  = 1'h0;
  assign \b1_fall_LUT2_O.XB2  = 1'h0;
  assign \disp_mux4x0_Q_2_A_LUT3_O.XAB  = \disp_mux4x0_Q_1_A_LUT3_O.XAB ;
  assign \disp_mux4x0_Q_2_A_LUT3_O.XSL  = \disp_mux4x0_Q_1_A_LUT3_O.XSL ;
  assign \disp_mux4x0_Q_2_A_LUT3_O.I2  = 1'h0;
  assign \disp_mux4x0_Q_2_A_LUT3_O.I1  = 1'h0;
  assign \disp_mux4x0_Q_2_A_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA2  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XAB  = \blinkdiv(9) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XA2  = \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XB1  = \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0.XB2  = \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL  = \blinkdiv(15) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL  = \blinkdiv(16) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB  = \blinkdiv(17) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_2_A_LUT3_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O.I3  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O.TSL  = \mainclock.d_dff_Q_D_LUT4_O.BSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XA1  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XAB  = \blinkdiv(16) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XA1  = \blinkdiv(17) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XA2  = \blinkdiv(17) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XB1  = \blinkdiv(17) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1_LUT3_O.XB2  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O.TAB  = \mainclock.d(2) ;
  assign \mainclock.d_dff_Q_D_LUT4_O.BAB  = \mainclock.d(2) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XA1  = \blinkdiv(16) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XA2  = \blinkdiv(16) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XSL  = \blinkdiv(15) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XB2  = 1'h1;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.I3  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TSL  = \blinkdiv(13) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BSL  = \blinkdiv(13) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TAB  = \blinkdiv(12) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BAB  = \blinkdiv(12) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.BB2  = \blinkdiv(14) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.I3  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TAB  = \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BAB  = \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TBS  = \blink_state_dffe_Q_EN_LUT3_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.TB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2.BB2  = \blinkdiv(9) ;
  assign \mainclock.d_dff_Q_D_LUT4_O.TBS  = \mainclock.d_dff_Q_1_D_LUT2_O.XAB ;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.D  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.C  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XA1  = \blinkdiv(12) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XA2  = \blinkdiv(12) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XSL  = \blinkdiv(10) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XB2  = \blinkdiv(11) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XSL  = \blinkdiv(9) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XB2  = 1'h1;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XAB  = \blink_state_dffe_Q_EN_LUT3_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XB2  = 1'h1;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XSL  = \blinkdiv(7) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XAB  = \blinkdiv(8) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1_LUT2_O.XB2  = 1'h1;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.I3  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TSL  = \blinkdiv(4) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BSL  = \blinkdiv(4) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TAB  = \blinkdiv(6) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BAB  = \blinkdiv(6) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TBS  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.TB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3.BB2  = \blinkdiv(5) ;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.B  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.A  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.S1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XAB  = \blink_state_dffe_Q_EN_LUT3_O.XA1 ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XB2  = 1'h1;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XSL  = \blinkdiv(5) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA1  = \blinkdiv(6) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XA2  = \blinkdiv(6) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XB1  = \blinkdiv(6) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XB2  = \blinkdiv(6) ;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.S0  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_2.Q  = 1'h0;
  assign \disp_mux4x0_Q_2.D  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XA1  = \blinkdiv(5) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XA2  = \blinkdiv(5) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XSL  = \blinkdiv(4) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_2.C  = 1'h0;
  assign \disp_mux4x0_Q_2.B  = 1'h0;
  assign \disp_mux4x0_Q_2.A  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XA1  = \blinkdiv(4) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XA2  = \blinkdiv(4) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.I3  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TSL  = \blinkdiv(2) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BSL  = \blinkdiv(2) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TAB  = \blinkdiv(1) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BAB  = \blinkdiv(1) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TBS  = \blinkdiv(0) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.TB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_O.BB2  = \blinkdiv(3) ;
  assign \disp_mux4x0_Q_2.S1  = 1'h0;
  assign \disp_mux4x0_Q_2.S0  = 1'h0;
  assign \disp_mux4x0_Q_2.Q  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XA1  = \blinkdiv(3) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XA2  = \blinkdiv(3) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XSL  = \blinkdiv(1) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XAB  = \blinkdiv(0) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1_LUT3_O.XB2  = \blinkdiv(2) ;
  assign \mainclock.d_dff_Q_D_LUT4_O.TA1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O.TA2  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.d_dff_Q_D_LUT4_O.TB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XA2  = 1'h1;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XSL  = \blinkdiv(1) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XAB  = \blinkdiv(0) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XA1  = \blinkdiv(2) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XA2  = \blinkdiv(2) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XB1  = \blinkdiv(2) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0_LUT3_O.XB2  = \blinkdiv(2) ;
  assign \mainclock.d_dff_Q_D_LUT4_O.TB2  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.d_dff_Q_D_LUT4_O.BA1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O.BA2  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XSL  = \blinkdiv(0) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XA1  = \blinkdiv(1) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XA2  = \blinkdiv(1) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_19.XB2  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O.BB1  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.d_dff_Q_D_LUT4_O.BB2  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.D  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XSL  = \blinkdiv(0) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XA1  = 1'h1;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_1.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O.XA2  = \blink_state_dffe_Q_EN_LUT3_O.XA1 ;
  assign \blink_state_dffe_Q_EN_LUT3_O.XB1  = \blink_state_dffe_Q_EN_LUT3_O.XA1 ;
  assign \blink_state_dffe_Q_EN_LUT3_O.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL  = \blinkdiv(23) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB  = \blinkdiv(24) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1  = \blinkdiv(25) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.C  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.B  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.A  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.S1  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.S0  = 1'h0;
  assign \blink_state_LUT3_I2_O_LUT3_I1_O_mux4x0_S0_3.Q  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB  = \blinkdiv(21) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2  = \blinkdiv(22) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1  = \blinkdiv(22) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2  = \blinkdiv(22) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XSL  = \blinkdiv(18) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA1  = \blinkdiv(21) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL  = \blinkdiv(9) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB  = \blinkdiv(7) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1  = \blinkdiv(22) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XB2  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XB1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XA2  = 1'h1;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XA1  = \blinkdiv(9) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XA2  = \blinkdiv(9) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13.XB2  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XA1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XAB  = b1_fall_LUT3_I1_I2_LUT3_I0_O;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XAB  = \blinkdiv(22) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XA2  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XB1  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XB2  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XAB  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1_LUT3_O.XB2  = \blinkdiv(21) ;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.I1  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.I0  = 1'h0;
  assign \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XA1  = \blinkdiv(21) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XA2  = \blinkdiv(21) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XB1  = \blinkdiv(21) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL  = \blinkdiv(13) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB  = \blinkdiv(12) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1  = \blinkdiv(14) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.I2  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XSL  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB ;
  assign \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XAB  = \mainclock.d(0) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XA1  = \blinkdiv(14) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XA2  = \blinkdiv(14) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XSL  = \blinkdiv(12) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XAB  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1_LUT3_O.XB2  = \blinkdiv(13) ;
  assign \disp_mux4x0_Q_3_A_LUT3_O.XB2  = 1'h0;
  assign \disp_mux4x0_Q_3_A_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XA1  = \blinkdiv(13) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XA2  = \blinkdiv(13) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XSL  = \blinkdiv(12) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XAB  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1_LUT2_O.XB2  = 1'h1;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL  = \blinkdiv(8) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2  = \blinkdiv(15) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL  = \blinkdiv(20) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB  = \blinkdiv(19) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_3_A_LUT3_O.XA1  = 1'h0;
  assign \disp_mux4x0_Q_3_A_LUT3_O.XAB  = \disp_mux4x0_Q_1_A_LUT3_O.XAB ;
  assign \disp_mux4x0_Q_3_A_LUT3_O.XSL  = \disp_mux4x0_Q_1_A_LUT3_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XAB  = \blinkdiv(19) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XA1  = \blinkdiv(20) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XA2  = \blinkdiv(20) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XB1  = \blinkdiv(20) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1_LUT3_O.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XAB  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_3_A_LUT3_O.I2  = 1'h0;
  assign \disp_mux4x0_Q_3_A_LUT3_O.I1  = 1'h0;
  assign \disp_mux4x0_Q_3_A_LUT3_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XA1  = \blinkdiv(19) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XA2  = \blinkdiv(19) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_3.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.I3  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TSL  = \blinkdiv(15) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BSL  = \blinkdiv(15) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TAB  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BAB  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TBS  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.TB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3.BB2  = \blinkdiv(18) ;
  assign \disp_mux4x0_Q_3_A_LUT3_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XA1  = \mainclock.d(3) ;
  assign \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XA2  = \mainclock.d(3) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XA1  = \blinkdiv(15) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XA2  = \blinkdiv(15) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7.XB2  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB1  = \mainclock.d(3) ;
  assign \mainclock.d_dff_Q_D_LUT4_O_I1_LUT3_O.XB2  = 1'h0;
  assign \power_LUT3_O_4.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XA1  = \blinkdiv(18) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XA2  = \blinkdiv(18) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XB2  = 1'h1;
  assign \power_LUT3_O_4.XA2  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.D  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.C  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XA1  = \blinkdiv(8) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XA2  = \blinkdiv(8) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XSL  = \blinkdiv(7) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XAB  = \blink_state_dffe_Q_EN_LUT3_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1_LUT2_O.XB2  = 1'h1;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.B  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.A  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.S1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XSL  = \blink_state_dffe_Q_EN_LUT3_O.XSL ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XA1  = \blinkdiv(7) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XA2  = \blinkdiv(7) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_15.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XSL  = \blinkdiv(11) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XAB  = \blinkdiv(10) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.S0  = 1'h0;
  assign \blink_state_LUT3_I1_O_LUT2_I0_O_mux4x0_S0_3.Q  = 1'h0;
  assign \disp_mux4x0_Q_3.D  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XA1  = \blinkdiv(11) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XA2  = \blinkdiv(11) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XB2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XSL  = \blinkdiv(10) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XAB  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XA1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XA2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1_LUT2_O.XB2  = 1'h1;
  assign \disp_mux4x0_Q_3.C  = 1'h0;
  assign \disp_mux4x0_Q_3.B  = 1'h0;
  assign \disp_mux4x0_Q_3.A  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.O  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.I0  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.I1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.I2  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XSL  = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XAB ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XAB  = blink_state_dffe_Q_EN;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XA1  = \blinkdiv(10) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XA2  = \blinkdiv(10) ;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XB1  = 1'h0;
  assign \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12.XB2  = 1'h0;
  assign \disp_mux4x0_Q_3.S1  = 1'h0;
  assign \disp_mux4x0_Q_3.S0  = 1'h0;
  assign \disp_mux4x0_Q_3.Q  = 1'h0;
  assign \power_LUT3_O.XB2  = 1'h0;
  assign \power_LUT3_O.XB1  = 1'h0;
  assign \power_LUT3_O.XA2  = \mux_index(0) ;
  assign \power_LUT3_O.XA1  = 1'h0;
  assign \power_LUT3_O.XAB  = \mux_index(1) ;
  assign \power_LUT3_O.XSL  = \mux_index(2) ;
  assign \power_LUT3_O.I2  = 1'h0;
  assign \power_LUT3_O.I1  = 1'h0;
  assign \power_LUT3_O.I0  = 1'h0;
  assign \power_LUT3_O.O  = 1'h0;
  assign \power_LUT3_O_4.XA1  = \mux_index(2) ;
  assign \mainclock.d_dff_Q_1_D_LUT2_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_1_D_LUT2_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_1_D_LUT2_O.I1  = 1'h0;
  assign \power_LUT3_O_1.XB2  = 1'h0;
  assign \power_LUT3_O_1.XB1  = 1'h0;
  assign \power_LUT3_O_1.XA2  = \mux_index(1) ;
  assign \power_LUT3_O_1.XA1  = 1'h0;
  assign \power_LUT3_O_1.XAB  = \mux_index(2) ;
  assign \power_LUT3_O_1.XSL  = \mux_index(0) ;
  assign \power_LUT3_O_1.I2  = 1'h0;
  assign \power_LUT3_O_1.I1  = 1'h0;
  assign \power_LUT3_O_1.I0  = 1'h0;
  assign \power_LUT3_O_1.O  = 1'h0;
  assign \mainclock.d_dff_Q_1_D_LUT2_O.XSL  = \mainclock.d(2) ;
  assign \power_LUT3_O_2.XB2  = 1'h0;
  assign \power_LUT3_O_2.XB1  = 1'h0;
  assign \power_LUT3_O_2.XA2  = 1'h0;
  assign \power_LUT3_O_2.XA1  = \mux_index(0) ;
  assign \power_LUT3_O_2.XAB  = \mux_index(2) ;
  assign \power_LUT3_O_2.XSL  = \mux_index(1) ;
  assign \power_LUT3_O_2.I2  = 1'h0;
  assign \power_LUT3_O_2.I1  = 1'h0;
  assign \power_LUT3_O_2.I0  = 1'h0;
  assign \power_LUT3_O_2.O  = 1'h0;
  assign \mainclock.d_dff_Q_1_D_LUT2_O.XA1  = 1'h0;
  assign \mainclock.d_dff_Q_1_D_LUT2_O.XA2  = 1'h1;
  assign \mainclock.d_dff_Q_1_D_LUT2_O.XB1  = 1'h1;
  assign \mainclock.d_dff_Q_1_D_LUT2_O.XB2  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.I2  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XSL  = \mainclock.d(0) ;
  assign \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XAB  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB ;
  assign \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XA1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT4_O_I3_LUT3_O.XA2  = 1'h0;
  assign aclk_dffe_Q_EN_LUT3_O_I0 = \aclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign aclk_dffe_Q_EN_LUT3_O_I2 = \aclk_dffe_Q_EN_LUT3_O.XAB ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.BSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O.TBS ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BB1 ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O.XAB ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XAB ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I0 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XA1 ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O_I2 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O_I1_LUT3_O.XAB ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.BAB ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O.XAB ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT2_O_I1_LUT2_O.XAB ;
  assign \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O(23)  = 1'h0;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1_I0 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_1.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT2_O_I0_LUT3_O.XAB ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_12.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_13_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_10_I1_LUT4_O.TBS ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_16.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XA1 ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_4.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_5.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_6_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_3_I1_LUT2_O.XAB ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_8.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_7_I1_LUT4_O.TBS ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_9_I1_LUT4_O_I2 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_11_I1_LUT2_O.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT4_O_I3 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I2_LUT3_I1_O_LUT3_O_1_I0_LUT2_O.XAB ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O.TBS ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O.XSL ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O_I2 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I0_LUT3_O.XAB ;
  assign aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I3_LUT2_O_I1 = \aclk_dffe_Q_EN_LUT3_O_I2_LUT4_O_I3_LUT4_O_I1_LUT2_O.XSL ;
  assign b1_fall_LUT3_I1_I2 = \b1_fall_LUT3_I1.XAB ;
  assign b2_LUT3_I2_O = \b1_fall_LUT3_I1.XA1 ;
  assign blink_state_LUT3_I1_O_LUT2_I0_I1 = \blink_state_LUT3_I1_O_LUT2_I0.XAB ;
  assign blink_state_LUT3_I2_I0 = \blink_state_LUT3_I2.XA2 ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0 = \blink_state_dffe_Q_EN_LUT3_O.XA1 ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O_I0 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT2_O.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_11.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_10_I1_LUT3_O.XAB ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_12_I1_LUT2_O.XAB ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_14.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_I0_LUT3_O.XAB ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_16_I1_LUT2_O.XAB ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_17_I1_LUT4_I3_O = \blink_state_dffe_Q_EN_LUT3_O.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_18.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1.XA1 ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I0 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XA1 ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_2.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_4.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XAB ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_6_I1_LUT2_O.XAB ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_I3_O = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_8.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_9.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O.XAB ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB ;
  assign blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_1_I0_LUT3_O.XAB ;
  assign blink_state_dffe_Q_EN_LUT3_O_I2 = \blink_state_dffe_Q_EN_LUT3_O.XAB ;
  assign blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0 = \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ;
  assign blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_I0_O = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_13_I1_LUT2_O.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT4_I2_O = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_7_I1_LUT4_O.TBS ;
  assign blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT2_I1_O_LUT3_O_5_I0_LUT2_O.XSL ;
  assign blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2 = \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ;
  assign blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 = \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 ;
  assign blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 = \blink_state_dffe_Q_EN_LUT3_O_I0_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB ;
  assign blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 = \blink_state_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ;
  assign disp_mux4x0_Q_A_LUT3_O_I2 = \disp_mux4x0_Q_1_A_LUT3_O.XAB ;
  assign disp_mux4x0_Q_A_LUT3_O_I2_LUT2_O_I0 = \b1_fall_LUT3_I1_O_mux4x0_S0_B_LUT3_I0.XSL ;
  assign \h2(0)  = \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_3.XSL ;
  assign \h2(1)  = \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_2.XSL ;
  assign \h2(2)  = \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1_1.XSL ;
  assign \h2(3)  = \b1_fall_LUT3_I1_I2_LUT3_I0_O_LUT2_I1.XSL ;
  assign \mainclock.a_dff_Q_3_D_LUT2_O_I0  = \mainclock.a_dff_Q_3_D_LUT2_O.XSL ;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0  = \mainclock.a_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XSL ;
  assign \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O_I1  = \mainclock.a_dff_Q_D_LUT4_O_I0_LUT4_O_I2_LUT3_O.XSL ;
  assign \mainclock.b_dff_Q_1_D_LUT3_O_I1  = \mainclock.b_dff_Q_1_D_LUT3_O.XSL ;
  assign \mainclock.b_dff_Q_2_D_LUT3_O_I0  = \mainclock.b_dff_Q_2_D_LUT3_O.XA2 ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1  = \mainclock.b_dff_Q_3_D_LUT3_O.XSL ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL ;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0  = \mainclock.b_dff_Q_2_D_LUT3_O.XAB ;
  assign \mainclock.b_dff_Q_D_LUT4_O_I0_LUT3_O_I1  = \mainclock.b_dff_Q_1_D_LUT3_O_I1_LUT4_O.BAB ;
  assign \mainclock.c_dff_Q_1_D_LUT2_O_I0  = \mainclock.c_dff_Q_1_D_LUT2_O.XSL ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1  = \mainclock.c_dff_Q_3_D_LUT3_O.XSL ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XSL ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XB2 ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O_I0  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I0_LUT3_O.XA2 ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2.XSL ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O_I0  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_I2_I1_LUT3_O.XA2 ;
  assign \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2_O  = \mainclock.a_dff_Q_3_D_LUT2_O_I0_LUT3_O.XA2 ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1  = \mainclock.d_dff_Q_2_D_LUT3_O.XSL ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I1_LUT3_O_I1  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL ;
  assign \mainclock.d_dff_Q_3_D_LUT3_O_I1  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O.XAB ;
  assign \mainclock.d_dff_Q_D_LUT4_O_I1  = \mainclock.d_dff_Q_D_LUT4_O.BSL ;
  assign \mainclock.d_dff_Q_D_LUT4_O_I3  = \mainclock.d_dff_Q_1_D_LUT2_O.XAB ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0  = \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O  = \mainclock.c_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT4_I2.TB2 ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT3_I1_O_LUT3_I2_O  = \mainclock.a_dff_Q_2_D_LUT4_O.BAB ;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB ;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O_I0  = \mainclock.e_dff_Q_D_LUT2_O_I1_LUT3_O.XA1 ;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0  = \mainclock.f_dff_Q_D_LUT3_O.XA1 ;
  assign \mainclock.s1(0)  = \disp_mux4x0_Q_3_A_LUT3_O.XA2 ;
  assign \mainclock.s1(1)  = \disp_mux4x0_Q_2_A_LUT3_O.XA2 ;
  assign \mainclock.s1(2)  = \disp_mux4x0_Q_1_A_LUT3_O.XA2 ;
  assign \mainclock.s1(3)  = \disp_mux4x0_Q_A_LUT3_O.XA2 ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0 = \mux_index_dffe_Q_EN_LUT3_O.XA1 ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  assign mux_index_dffe_Q_EN_LUT3_O_I1 = \mux_index_dffe_Q_EN_LUT3_O.XSL ;
  assign mux_index_dffe_Q_EN_LUT3_O_I2 = \mux_index_dffe_Q_EN_LUT3_O.XAB ;
  assign muxdiv_dff_Q_9_D_LUT2_O_I0 = \muxdiv_dff_Q_9_D_LUT2_O.XSL ;
  assign muxdiv_dff_Q_9_D_LUT3_O_1_I1 = \muxdiv_dff_Q_9_D_LUT3_O_1.XSL ;
  assign muxdiv_dff_Q_9_D_LUT3_O_2_I1 = \muxdiv_dff_Q_9_D_LUT3_O_1_I1_LUT2_O.XAB ;
  assign muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O_I0 = \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ;
  assign muxdiv_dff_Q_9_D_LUT3_O_3_I1 = \muxdiv_dff_Q_9_D_LUT3_O_3.XSL ;
  assign muxdiv_dff_Q_9_D_LUT3_O_4_I1 = \muxdiv_dff_Q_9_D_LUT3_O_2_I1_LUT2_O.XAB ;
  assign muxdiv_dff_Q_9_D_LUT3_O_5_I1 = \muxdiv_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.XAB ;
  assign muxdiv_dff_Q_9_D_LUT3_O_6_I1 = \muxdiv_dff_Q_9_D_LUT3_O_5_I1_LUT2_O.XAB ;
  assign muxdiv_dff_Q_9_D_LUT3_O_7_I1 = \muxdiv_dff_Q_9_D_LUT3_O_6_I1_LUT2_O.XAB ;
  assign muxdiv_dff_Q_9_D_LUT3_O_I1 = \muxdiv_dff_Q_9_D_LUT3_O.XSL ;
endmodule
