
SPI_Send_Char_Maseter.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002c84  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  00002c84  00002d18  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000015  00800078  00800078  00002d30  2**0
                  ALLOC
  3 .stab         00002754  00000000  00000000  00002d30  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001084  00000000  00000000  00005484  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00006508  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00006648  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000067b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00008401  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000092ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000a09c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a1fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a489  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000ac57  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 fe 11 	jmp	0x23fc	; 0x23fc <__vector_12>
      34:	0c 94 34 15 	jmp	0x2a68	; 0x2a68 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 8c 15 	jmp	0x2b18	; 0x2b18 <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e8       	ldi	r30, 0x84	; 132
      68:	fc e2       	ldi	r31, 0x2C	; 44
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ad 38       	cpi	r26, 0x8D	; 141
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 ed 15 	call	0x2bda	; 0x2bda <main>
      8a:	0c 94 40 16 	jmp	0x2c80	; 0x2c80 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 09 16 	jmp	0x2c12	; 0x2c12 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 25 16 	jmp	0x2c4a	; 0x2c4a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 15 16 	jmp	0x2c2a	; 0x2c2a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 31 16 	jmp	0x2c62	; 0x2c62 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 15 16 	jmp	0x2c2a	; 0x2c2a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 31 16 	jmp	0x2c62	; 0x2c62 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 09 16 	jmp	0x2c12	; 0x2c12 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 25 16 	jmp	0x2c4a	; 0x2c4a <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 15 16 	jmp	0x2c2a	; 0x2c2a <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 31 16 	jmp	0x2c62	; 0x2c62 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 15 16 	jmp	0x2c2a	; 0x2c2a <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 31 16 	jmp	0x2c62	; 0x2c62 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 15 16 	jmp	0x2c2a	; 0x2c2a <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 31 16 	jmp	0x2c62	; 0x2c62 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 19 16 	jmp	0x2c32	; 0x2c32 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 35 16 	jmp	0x2c6a	; 0x2c6a <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <DIO_enumSetPinDir>:
      =>Copy_u8Direction --> Pin Direction [ DIO_PIN_OUTPUT , DIO_PIN_INPUT ]
 * return : its status
 */

DIO_errorStatus DIO_enumSetPinDir(u8 Copy_u8PORT, u8 Copy_u8PIN, u8 Copy_u8Direction)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	28 97       	sbiw	r28, 0x08	; 8
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
     b5a:	8a 83       	std	Y+2, r24	; 0x02
     b5c:	6b 83       	std	Y+3, r22	; 0x03
     b5e:	4c 83       	std	Y+4, r20	; 0x04
  DIO_errorStatus LOC_enumState = DIO_OK;
     b60:	81 e0       	ldi	r24, 0x01	; 1
     b62:	89 83       	std	Y+1, r24	; 0x01

  /* Make sure that the Port ID and Pin ID are in the valid range */
  if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
     b64:	8a 81       	ldd	r24, Y+2	; 0x02
     b66:	84 30       	cpi	r24, 0x04	; 4
     b68:	08 f0       	brcs	.+2      	; 0xb6c <DIO_enumSetPinDir+0x26>
     b6a:	f1 c0       	rjmp	.+482    	; 0xd4e <DIO_enumSetPinDir+0x208>
     b6c:	8b 81       	ldd	r24, Y+3	; 0x03
     b6e:	88 30       	cpi	r24, 0x08	; 8
     b70:	08 f0       	brcs	.+2      	; 0xb74 <DIO_enumSetPinDir+0x2e>
     b72:	ed c0       	rjmp	.+474    	; 0xd4e <DIO_enumSetPinDir+0x208>
  {
    if (Copy_u8Direction == DIO_PIN_OUTPUT)
     b74:	8c 81       	ldd	r24, Y+4	; 0x04
     b76:	81 30       	cpi	r24, 0x01	; 1
     b78:	09 f0       	breq	.+2      	; 0xb7c <DIO_enumSetPinDir+0x36>
     b7a:	6f c0       	rjmp	.+222    	; 0xc5a <DIO_enumSetPinDir+0x114>
    {
      /* Check on the Required PORT Number */
      switch (Copy_u8PORT)
     b7c:	8a 81       	ldd	r24, Y+2	; 0x02
     b7e:	28 2f       	mov	r18, r24
     b80:	30 e0       	ldi	r19, 0x00	; 0
     b82:	38 87       	std	Y+8, r19	; 0x08
     b84:	2f 83       	std	Y+7, r18	; 0x07
     b86:	8f 81       	ldd	r24, Y+7	; 0x07
     b88:	98 85       	ldd	r25, Y+8	; 0x08
     b8a:	81 30       	cpi	r24, 0x01	; 1
     b8c:	91 05       	cpc	r25, r1
     b8e:	49 f1       	breq	.+82     	; 0xbe2 <DIO_enumSetPinDir+0x9c>
     b90:	2f 81       	ldd	r18, Y+7	; 0x07
     b92:	38 85       	ldd	r19, Y+8	; 0x08
     b94:	22 30       	cpi	r18, 0x02	; 2
     b96:	31 05       	cpc	r19, r1
     b98:	2c f4       	brge	.+10     	; 0xba4 <DIO_enumSetPinDir+0x5e>
     b9a:	8f 81       	ldd	r24, Y+7	; 0x07
     b9c:	98 85       	ldd	r25, Y+8	; 0x08
     b9e:	00 97       	sbiw	r24, 0x00	; 0
     ba0:	61 f0       	breq	.+24     	; 0xbba <DIO_enumSetPinDir+0x74>
     ba2:	d6 c0       	rjmp	.+428    	; 0xd50 <DIO_enumSetPinDir+0x20a>
     ba4:	2f 81       	ldd	r18, Y+7	; 0x07
     ba6:	38 85       	ldd	r19, Y+8	; 0x08
     ba8:	22 30       	cpi	r18, 0x02	; 2
     baa:	31 05       	cpc	r19, r1
     bac:	71 f1       	breq	.+92     	; 0xc0a <DIO_enumSetPinDir+0xc4>
     bae:	8f 81       	ldd	r24, Y+7	; 0x07
     bb0:	98 85       	ldd	r25, Y+8	; 0x08
     bb2:	83 30       	cpi	r24, 0x03	; 3
     bb4:	91 05       	cpc	r25, r1
     bb6:	e9 f1       	breq	.+122    	; 0xc32 <DIO_enumSetPinDir+0xec>
     bb8:	cb c0       	rjmp	.+406    	; 0xd50 <DIO_enumSetPinDir+0x20a>
      {
      case DIO_PORTA:
        SET_BIT(DDRA_REG, Copy_u8PIN);
     bba:	aa e3       	ldi	r26, 0x3A	; 58
     bbc:	b0 e0       	ldi	r27, 0x00	; 0
     bbe:	ea e3       	ldi	r30, 0x3A	; 58
     bc0:	f0 e0       	ldi	r31, 0x00	; 0
     bc2:	80 81       	ld	r24, Z
     bc4:	48 2f       	mov	r20, r24
     bc6:	8b 81       	ldd	r24, Y+3	; 0x03
     bc8:	28 2f       	mov	r18, r24
     bca:	30 e0       	ldi	r19, 0x00	; 0
     bcc:	81 e0       	ldi	r24, 0x01	; 1
     bce:	90 e0       	ldi	r25, 0x00	; 0
     bd0:	02 2e       	mov	r0, r18
     bd2:	02 c0       	rjmp	.+4      	; 0xbd8 <DIO_enumSetPinDir+0x92>
     bd4:	88 0f       	add	r24, r24
     bd6:	99 1f       	adc	r25, r25
     bd8:	0a 94       	dec	r0
     bda:	e2 f7       	brpl	.-8      	; 0xbd4 <DIO_enumSetPinDir+0x8e>
     bdc:	84 2b       	or	r24, r20
     bde:	8c 93       	st	X, r24
     be0:	b7 c0       	rjmp	.+366    	; 0xd50 <DIO_enumSetPinDir+0x20a>
        break;
      case DIO_PORTB:
        SET_BIT(DDRB_REG, Copy_u8PIN);
     be2:	a7 e3       	ldi	r26, 0x37	; 55
     be4:	b0 e0       	ldi	r27, 0x00	; 0
     be6:	e7 e3       	ldi	r30, 0x37	; 55
     be8:	f0 e0       	ldi	r31, 0x00	; 0
     bea:	80 81       	ld	r24, Z
     bec:	48 2f       	mov	r20, r24
     bee:	8b 81       	ldd	r24, Y+3	; 0x03
     bf0:	28 2f       	mov	r18, r24
     bf2:	30 e0       	ldi	r19, 0x00	; 0
     bf4:	81 e0       	ldi	r24, 0x01	; 1
     bf6:	90 e0       	ldi	r25, 0x00	; 0
     bf8:	02 2e       	mov	r0, r18
     bfa:	02 c0       	rjmp	.+4      	; 0xc00 <DIO_enumSetPinDir+0xba>
     bfc:	88 0f       	add	r24, r24
     bfe:	99 1f       	adc	r25, r25
     c00:	0a 94       	dec	r0
     c02:	e2 f7       	brpl	.-8      	; 0xbfc <DIO_enumSetPinDir+0xb6>
     c04:	84 2b       	or	r24, r20
     c06:	8c 93       	st	X, r24
     c08:	a3 c0       	rjmp	.+326    	; 0xd50 <DIO_enumSetPinDir+0x20a>
        break;
      case DIO_PORTC:
        SET_BIT(DDRC_REG, Copy_u8PIN);
     c0a:	a4 e3       	ldi	r26, 0x34	; 52
     c0c:	b0 e0       	ldi	r27, 0x00	; 0
     c0e:	e4 e3       	ldi	r30, 0x34	; 52
     c10:	f0 e0       	ldi	r31, 0x00	; 0
     c12:	80 81       	ld	r24, Z
     c14:	48 2f       	mov	r20, r24
     c16:	8b 81       	ldd	r24, Y+3	; 0x03
     c18:	28 2f       	mov	r18, r24
     c1a:	30 e0       	ldi	r19, 0x00	; 0
     c1c:	81 e0       	ldi	r24, 0x01	; 1
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	02 2e       	mov	r0, r18
     c22:	02 c0       	rjmp	.+4      	; 0xc28 <DIO_enumSetPinDir+0xe2>
     c24:	88 0f       	add	r24, r24
     c26:	99 1f       	adc	r25, r25
     c28:	0a 94       	dec	r0
     c2a:	e2 f7       	brpl	.-8      	; 0xc24 <DIO_enumSetPinDir+0xde>
     c2c:	84 2b       	or	r24, r20
     c2e:	8c 93       	st	X, r24
     c30:	8f c0       	rjmp	.+286    	; 0xd50 <DIO_enumSetPinDir+0x20a>
        break;
      case DIO_PORTD:
        SET_BIT(DDRD_REG, Copy_u8PIN);
     c32:	a1 e3       	ldi	r26, 0x31	; 49
     c34:	b0 e0       	ldi	r27, 0x00	; 0
     c36:	e1 e3       	ldi	r30, 0x31	; 49
     c38:	f0 e0       	ldi	r31, 0x00	; 0
     c3a:	80 81       	ld	r24, Z
     c3c:	48 2f       	mov	r20, r24
     c3e:	8b 81       	ldd	r24, Y+3	; 0x03
     c40:	28 2f       	mov	r18, r24
     c42:	30 e0       	ldi	r19, 0x00	; 0
     c44:	81 e0       	ldi	r24, 0x01	; 1
     c46:	90 e0       	ldi	r25, 0x00	; 0
     c48:	02 2e       	mov	r0, r18
     c4a:	02 c0       	rjmp	.+4      	; 0xc50 <DIO_enumSetPinDir+0x10a>
     c4c:	88 0f       	add	r24, r24
     c4e:	99 1f       	adc	r25, r25
     c50:	0a 94       	dec	r0
     c52:	e2 f7       	brpl	.-8      	; 0xc4c <DIO_enumSetPinDir+0x106>
     c54:	84 2b       	or	r24, r20
     c56:	8c 93       	st	X, r24
     c58:	7b c0       	rjmp	.+246    	; 0xd50 <DIO_enumSetPinDir+0x20a>
        break;
      }
    }
    else if (Copy_u8Direction == DIO_PIN_INPUT)
     c5a:	8c 81       	ldd	r24, Y+4	; 0x04
     c5c:	88 23       	and	r24, r24
     c5e:	09 f0       	breq	.+2      	; 0xc62 <DIO_enumSetPinDir+0x11c>
     c60:	74 c0       	rjmp	.+232    	; 0xd4a <DIO_enumSetPinDir+0x204>
    {
      /* Check on the Required PORT Number */
      switch (Copy_u8PORT)
     c62:	8a 81       	ldd	r24, Y+2	; 0x02
     c64:	28 2f       	mov	r18, r24
     c66:	30 e0       	ldi	r19, 0x00	; 0
     c68:	3e 83       	std	Y+6, r19	; 0x06
     c6a:	2d 83       	std	Y+5, r18	; 0x05
     c6c:	8d 81       	ldd	r24, Y+5	; 0x05
     c6e:	9e 81       	ldd	r25, Y+6	; 0x06
     c70:	81 30       	cpi	r24, 0x01	; 1
     c72:	91 05       	cpc	r25, r1
     c74:	59 f1       	breq	.+86     	; 0xccc <DIO_enumSetPinDir+0x186>
     c76:	2d 81       	ldd	r18, Y+5	; 0x05
     c78:	3e 81       	ldd	r19, Y+6	; 0x06
     c7a:	22 30       	cpi	r18, 0x02	; 2
     c7c:	31 05       	cpc	r19, r1
     c7e:	2c f4       	brge	.+10     	; 0xc8a <DIO_enumSetPinDir+0x144>
     c80:	8d 81       	ldd	r24, Y+5	; 0x05
     c82:	9e 81       	ldd	r25, Y+6	; 0x06
     c84:	00 97       	sbiw	r24, 0x00	; 0
     c86:	69 f0       	breq	.+26     	; 0xca2 <DIO_enumSetPinDir+0x15c>
     c88:	63 c0       	rjmp	.+198    	; 0xd50 <DIO_enumSetPinDir+0x20a>
     c8a:	2d 81       	ldd	r18, Y+5	; 0x05
     c8c:	3e 81       	ldd	r19, Y+6	; 0x06
     c8e:	22 30       	cpi	r18, 0x02	; 2
     c90:	31 05       	cpc	r19, r1
     c92:	89 f1       	breq	.+98     	; 0xcf6 <DIO_enumSetPinDir+0x1b0>
     c94:	8d 81       	ldd	r24, Y+5	; 0x05
     c96:	9e 81       	ldd	r25, Y+6	; 0x06
     c98:	83 30       	cpi	r24, 0x03	; 3
     c9a:	91 05       	cpc	r25, r1
     c9c:	09 f4       	brne	.+2      	; 0xca0 <DIO_enumSetPinDir+0x15a>
     c9e:	40 c0       	rjmp	.+128    	; 0xd20 <DIO_enumSetPinDir+0x1da>
     ca0:	57 c0       	rjmp	.+174    	; 0xd50 <DIO_enumSetPinDir+0x20a>
      {
      case DIO_PORTA:
        CLR_BIT(DDRA_REG, Copy_u8PIN);
     ca2:	aa e3       	ldi	r26, 0x3A	; 58
     ca4:	b0 e0       	ldi	r27, 0x00	; 0
     ca6:	ea e3       	ldi	r30, 0x3A	; 58
     ca8:	f0 e0       	ldi	r31, 0x00	; 0
     caa:	80 81       	ld	r24, Z
     cac:	48 2f       	mov	r20, r24
     cae:	8b 81       	ldd	r24, Y+3	; 0x03
     cb0:	28 2f       	mov	r18, r24
     cb2:	30 e0       	ldi	r19, 0x00	; 0
     cb4:	81 e0       	ldi	r24, 0x01	; 1
     cb6:	90 e0       	ldi	r25, 0x00	; 0
     cb8:	02 2e       	mov	r0, r18
     cba:	02 c0       	rjmp	.+4      	; 0xcc0 <DIO_enumSetPinDir+0x17a>
     cbc:	88 0f       	add	r24, r24
     cbe:	99 1f       	adc	r25, r25
     cc0:	0a 94       	dec	r0
     cc2:	e2 f7       	brpl	.-8      	; 0xcbc <DIO_enumSetPinDir+0x176>
     cc4:	80 95       	com	r24
     cc6:	84 23       	and	r24, r20
     cc8:	8c 93       	st	X, r24
     cca:	42 c0       	rjmp	.+132    	; 0xd50 <DIO_enumSetPinDir+0x20a>
        break;
      case DIO_PORTB:
        CLR_BIT(DDRB_REG, Copy_u8PIN);
     ccc:	a7 e3       	ldi	r26, 0x37	; 55
     cce:	b0 e0       	ldi	r27, 0x00	; 0
     cd0:	e7 e3       	ldi	r30, 0x37	; 55
     cd2:	f0 e0       	ldi	r31, 0x00	; 0
     cd4:	80 81       	ld	r24, Z
     cd6:	48 2f       	mov	r20, r24
     cd8:	8b 81       	ldd	r24, Y+3	; 0x03
     cda:	28 2f       	mov	r18, r24
     cdc:	30 e0       	ldi	r19, 0x00	; 0
     cde:	81 e0       	ldi	r24, 0x01	; 1
     ce0:	90 e0       	ldi	r25, 0x00	; 0
     ce2:	02 2e       	mov	r0, r18
     ce4:	02 c0       	rjmp	.+4      	; 0xcea <DIO_enumSetPinDir+0x1a4>
     ce6:	88 0f       	add	r24, r24
     ce8:	99 1f       	adc	r25, r25
     cea:	0a 94       	dec	r0
     cec:	e2 f7       	brpl	.-8      	; 0xce6 <DIO_enumSetPinDir+0x1a0>
     cee:	80 95       	com	r24
     cf0:	84 23       	and	r24, r20
     cf2:	8c 93       	st	X, r24
     cf4:	2d c0       	rjmp	.+90     	; 0xd50 <DIO_enumSetPinDir+0x20a>
        break;
      case DIO_PORTC:
        CLR_BIT(DDRC_REG, Copy_u8PIN);
     cf6:	a4 e3       	ldi	r26, 0x34	; 52
     cf8:	b0 e0       	ldi	r27, 0x00	; 0
     cfa:	e4 e3       	ldi	r30, 0x34	; 52
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	80 81       	ld	r24, Z
     d00:	48 2f       	mov	r20, r24
     d02:	8b 81       	ldd	r24, Y+3	; 0x03
     d04:	28 2f       	mov	r18, r24
     d06:	30 e0       	ldi	r19, 0x00	; 0
     d08:	81 e0       	ldi	r24, 0x01	; 1
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	02 2e       	mov	r0, r18
     d0e:	02 c0       	rjmp	.+4      	; 0xd14 <DIO_enumSetPinDir+0x1ce>
     d10:	88 0f       	add	r24, r24
     d12:	99 1f       	adc	r25, r25
     d14:	0a 94       	dec	r0
     d16:	e2 f7       	brpl	.-8      	; 0xd10 <DIO_enumSetPinDir+0x1ca>
     d18:	80 95       	com	r24
     d1a:	84 23       	and	r24, r20
     d1c:	8c 93       	st	X, r24
     d1e:	18 c0       	rjmp	.+48     	; 0xd50 <DIO_enumSetPinDir+0x20a>
        break;
      case DIO_PORTD:
        CLR_BIT(DDRD_REG, Copy_u8PIN);
     d20:	a1 e3       	ldi	r26, 0x31	; 49
     d22:	b0 e0       	ldi	r27, 0x00	; 0
     d24:	e1 e3       	ldi	r30, 0x31	; 49
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	80 81       	ld	r24, Z
     d2a:	48 2f       	mov	r20, r24
     d2c:	8b 81       	ldd	r24, Y+3	; 0x03
     d2e:	28 2f       	mov	r18, r24
     d30:	30 e0       	ldi	r19, 0x00	; 0
     d32:	81 e0       	ldi	r24, 0x01	; 1
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	02 2e       	mov	r0, r18
     d38:	02 c0       	rjmp	.+4      	; 0xd3e <DIO_enumSetPinDir+0x1f8>
     d3a:	88 0f       	add	r24, r24
     d3c:	99 1f       	adc	r25, r25
     d3e:	0a 94       	dec	r0
     d40:	e2 f7       	brpl	.-8      	; 0xd3a <DIO_enumSetPinDir+0x1f4>
     d42:	80 95       	com	r24
     d44:	84 23       	and	r24, r20
     d46:	8c 93       	st	X, r24
     d48:	03 c0       	rjmp	.+6      	; 0xd50 <DIO_enumSetPinDir+0x20a>
        break;
      }
    }
    else
    {
      LOC_enumState = DIO_NOK;
     d4a:	19 82       	std	Y+1, r1	; 0x01
     d4c:	01 c0       	rjmp	.+2      	; 0xd50 <DIO_enumSetPinDir+0x20a>
    }
  }
  else
  {
    LOC_enumState = DIO_NOK;
     d4e:	19 82       	std	Y+1, r1	; 0x01
  }
  return LOC_enumState;
     d50:	89 81       	ldd	r24, Y+1	; 0x01
}
     d52:	28 96       	adiw	r28, 0x08	; 8
     d54:	0f b6       	in	r0, 0x3f	; 63
     d56:	f8 94       	cli
     d58:	de bf       	out	0x3e, r29	; 62
     d5a:	0f be       	out	0x3f, r0	; 63
     d5c:	cd bf       	out	0x3d, r28	; 61
     d5e:	cf 91       	pop	r28
     d60:	df 91       	pop	r29
     d62:	08 95       	ret

00000d64 <DIO_enumWritePinVal>:
      =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
      =>Copy_u8Value --> Pin Direction [ DIO_PIN_HIGH , DIO_PIN_LOW ]
 * return : its status
 */
DIO_errorStatus DIO_enumWritePinVal(u8 Copy_u8PORT, u8 Copy_u8PIN, u8 Copy_u8Value)
{
     d64:	df 93       	push	r29
     d66:	cf 93       	push	r28
     d68:	cd b7       	in	r28, 0x3d	; 61
     d6a:	de b7       	in	r29, 0x3e	; 62
     d6c:	28 97       	sbiw	r28, 0x08	; 8
     d6e:	0f b6       	in	r0, 0x3f	; 63
     d70:	f8 94       	cli
     d72:	de bf       	out	0x3e, r29	; 62
     d74:	0f be       	out	0x3f, r0	; 63
     d76:	cd bf       	out	0x3d, r28	; 61
     d78:	8a 83       	std	Y+2, r24	; 0x02
     d7a:	6b 83       	std	Y+3, r22	; 0x03
     d7c:	4c 83       	std	Y+4, r20	; 0x04
  DIO_errorStatus LOC_enumState = DIO_OK;
     d7e:	81 e0       	ldi	r24, 0x01	; 1
     d80:	89 83       	std	Y+1, r24	; 0x01

  /* Make sure that the Port ID and Pin ID are in the valid range */
  if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
     d82:	8a 81       	ldd	r24, Y+2	; 0x02
     d84:	84 30       	cpi	r24, 0x04	; 4
     d86:	08 f0       	brcs	.+2      	; 0xd8a <DIO_enumWritePinVal+0x26>
     d88:	f1 c0       	rjmp	.+482    	; 0xf6c <DIO_enumWritePinVal+0x208>
     d8a:	8b 81       	ldd	r24, Y+3	; 0x03
     d8c:	88 30       	cpi	r24, 0x08	; 8
     d8e:	08 f0       	brcs	.+2      	; 0xd92 <DIO_enumWritePinVal+0x2e>
     d90:	ed c0       	rjmp	.+474    	; 0xf6c <DIO_enumWritePinVal+0x208>
  {
    if (Copy_u8Value == DIO_PIN_OUTPUT)
     d92:	8c 81       	ldd	r24, Y+4	; 0x04
     d94:	81 30       	cpi	r24, 0x01	; 1
     d96:	09 f0       	breq	.+2      	; 0xd9a <DIO_enumWritePinVal+0x36>
     d98:	6f c0       	rjmp	.+222    	; 0xe78 <DIO_enumWritePinVal+0x114>
    {
      /* Check on the Required PORT Number */
      switch (Copy_u8PORT)
     d9a:	8a 81       	ldd	r24, Y+2	; 0x02
     d9c:	28 2f       	mov	r18, r24
     d9e:	30 e0       	ldi	r19, 0x00	; 0
     da0:	38 87       	std	Y+8, r19	; 0x08
     da2:	2f 83       	std	Y+7, r18	; 0x07
     da4:	8f 81       	ldd	r24, Y+7	; 0x07
     da6:	98 85       	ldd	r25, Y+8	; 0x08
     da8:	81 30       	cpi	r24, 0x01	; 1
     daa:	91 05       	cpc	r25, r1
     dac:	49 f1       	breq	.+82     	; 0xe00 <DIO_enumWritePinVal+0x9c>
     dae:	2f 81       	ldd	r18, Y+7	; 0x07
     db0:	38 85       	ldd	r19, Y+8	; 0x08
     db2:	22 30       	cpi	r18, 0x02	; 2
     db4:	31 05       	cpc	r19, r1
     db6:	2c f4       	brge	.+10     	; 0xdc2 <DIO_enumWritePinVal+0x5e>
     db8:	8f 81       	ldd	r24, Y+7	; 0x07
     dba:	98 85       	ldd	r25, Y+8	; 0x08
     dbc:	00 97       	sbiw	r24, 0x00	; 0
     dbe:	61 f0       	breq	.+24     	; 0xdd8 <DIO_enumWritePinVal+0x74>
     dc0:	d6 c0       	rjmp	.+428    	; 0xf6e <DIO_enumWritePinVal+0x20a>
     dc2:	2f 81       	ldd	r18, Y+7	; 0x07
     dc4:	38 85       	ldd	r19, Y+8	; 0x08
     dc6:	22 30       	cpi	r18, 0x02	; 2
     dc8:	31 05       	cpc	r19, r1
     dca:	71 f1       	breq	.+92     	; 0xe28 <DIO_enumWritePinVal+0xc4>
     dcc:	8f 81       	ldd	r24, Y+7	; 0x07
     dce:	98 85       	ldd	r25, Y+8	; 0x08
     dd0:	83 30       	cpi	r24, 0x03	; 3
     dd2:	91 05       	cpc	r25, r1
     dd4:	e9 f1       	breq	.+122    	; 0xe50 <DIO_enumWritePinVal+0xec>
     dd6:	cb c0       	rjmp	.+406    	; 0xf6e <DIO_enumWritePinVal+0x20a>
      {
      case DIO_PORTA:
        SET_BIT(PORTA_REG, Copy_u8PIN);
     dd8:	ab e3       	ldi	r26, 0x3B	; 59
     dda:	b0 e0       	ldi	r27, 0x00	; 0
     ddc:	eb e3       	ldi	r30, 0x3B	; 59
     dde:	f0 e0       	ldi	r31, 0x00	; 0
     de0:	80 81       	ld	r24, Z
     de2:	48 2f       	mov	r20, r24
     de4:	8b 81       	ldd	r24, Y+3	; 0x03
     de6:	28 2f       	mov	r18, r24
     de8:	30 e0       	ldi	r19, 0x00	; 0
     dea:	81 e0       	ldi	r24, 0x01	; 1
     dec:	90 e0       	ldi	r25, 0x00	; 0
     dee:	02 2e       	mov	r0, r18
     df0:	02 c0       	rjmp	.+4      	; 0xdf6 <DIO_enumWritePinVal+0x92>
     df2:	88 0f       	add	r24, r24
     df4:	99 1f       	adc	r25, r25
     df6:	0a 94       	dec	r0
     df8:	e2 f7       	brpl	.-8      	; 0xdf2 <DIO_enumWritePinVal+0x8e>
     dfa:	84 2b       	or	r24, r20
     dfc:	8c 93       	st	X, r24
     dfe:	b7 c0       	rjmp	.+366    	; 0xf6e <DIO_enumWritePinVal+0x20a>
        break;
      case DIO_PORTB:
        SET_BIT(PORTB_REG, Copy_u8PIN);
     e00:	a8 e3       	ldi	r26, 0x38	; 56
     e02:	b0 e0       	ldi	r27, 0x00	; 0
     e04:	e8 e3       	ldi	r30, 0x38	; 56
     e06:	f0 e0       	ldi	r31, 0x00	; 0
     e08:	80 81       	ld	r24, Z
     e0a:	48 2f       	mov	r20, r24
     e0c:	8b 81       	ldd	r24, Y+3	; 0x03
     e0e:	28 2f       	mov	r18, r24
     e10:	30 e0       	ldi	r19, 0x00	; 0
     e12:	81 e0       	ldi	r24, 0x01	; 1
     e14:	90 e0       	ldi	r25, 0x00	; 0
     e16:	02 2e       	mov	r0, r18
     e18:	02 c0       	rjmp	.+4      	; 0xe1e <DIO_enumWritePinVal+0xba>
     e1a:	88 0f       	add	r24, r24
     e1c:	99 1f       	adc	r25, r25
     e1e:	0a 94       	dec	r0
     e20:	e2 f7       	brpl	.-8      	; 0xe1a <DIO_enumWritePinVal+0xb6>
     e22:	84 2b       	or	r24, r20
     e24:	8c 93       	st	X, r24
     e26:	a3 c0       	rjmp	.+326    	; 0xf6e <DIO_enumWritePinVal+0x20a>
        break;
      case DIO_PORTC:
        SET_BIT(PORTC_REG, Copy_u8PIN);
     e28:	a5 e3       	ldi	r26, 0x35	; 53
     e2a:	b0 e0       	ldi	r27, 0x00	; 0
     e2c:	e5 e3       	ldi	r30, 0x35	; 53
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	48 2f       	mov	r20, r24
     e34:	8b 81       	ldd	r24, Y+3	; 0x03
     e36:	28 2f       	mov	r18, r24
     e38:	30 e0       	ldi	r19, 0x00	; 0
     e3a:	81 e0       	ldi	r24, 0x01	; 1
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     e3e:	02 2e       	mov	r0, r18
     e40:	02 c0       	rjmp	.+4      	; 0xe46 <DIO_enumWritePinVal+0xe2>
     e42:	88 0f       	add	r24, r24
     e44:	99 1f       	adc	r25, r25
     e46:	0a 94       	dec	r0
     e48:	e2 f7       	brpl	.-8      	; 0xe42 <DIO_enumWritePinVal+0xde>
     e4a:	84 2b       	or	r24, r20
     e4c:	8c 93       	st	X, r24
     e4e:	8f c0       	rjmp	.+286    	; 0xf6e <DIO_enumWritePinVal+0x20a>
        break;
      case DIO_PORTD:
        SET_BIT(PORTD_REG, Copy_u8PIN);
     e50:	a2 e3       	ldi	r26, 0x32	; 50
     e52:	b0 e0       	ldi	r27, 0x00	; 0
     e54:	e2 e3       	ldi	r30, 0x32	; 50
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	80 81       	ld	r24, Z
     e5a:	48 2f       	mov	r20, r24
     e5c:	8b 81       	ldd	r24, Y+3	; 0x03
     e5e:	28 2f       	mov	r18, r24
     e60:	30 e0       	ldi	r19, 0x00	; 0
     e62:	81 e0       	ldi	r24, 0x01	; 1
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	02 2e       	mov	r0, r18
     e68:	02 c0       	rjmp	.+4      	; 0xe6e <DIO_enumWritePinVal+0x10a>
     e6a:	88 0f       	add	r24, r24
     e6c:	99 1f       	adc	r25, r25
     e6e:	0a 94       	dec	r0
     e70:	e2 f7       	brpl	.-8      	; 0xe6a <DIO_enumWritePinVal+0x106>
     e72:	84 2b       	or	r24, r20
     e74:	8c 93       	st	X, r24
     e76:	7b c0       	rjmp	.+246    	; 0xf6e <DIO_enumWritePinVal+0x20a>
        break;
      }
    }
    else if (Copy_u8Value == DIO_PIN_INPUT)
     e78:	8c 81       	ldd	r24, Y+4	; 0x04
     e7a:	88 23       	and	r24, r24
     e7c:	09 f0       	breq	.+2      	; 0xe80 <DIO_enumWritePinVal+0x11c>
     e7e:	74 c0       	rjmp	.+232    	; 0xf68 <DIO_enumWritePinVal+0x204>
    {
      /* Check on the Required PORT Number */
      switch (Copy_u8PORT)
     e80:	8a 81       	ldd	r24, Y+2	; 0x02
     e82:	28 2f       	mov	r18, r24
     e84:	30 e0       	ldi	r19, 0x00	; 0
     e86:	3e 83       	std	Y+6, r19	; 0x06
     e88:	2d 83       	std	Y+5, r18	; 0x05
     e8a:	8d 81       	ldd	r24, Y+5	; 0x05
     e8c:	9e 81       	ldd	r25, Y+6	; 0x06
     e8e:	81 30       	cpi	r24, 0x01	; 1
     e90:	91 05       	cpc	r25, r1
     e92:	59 f1       	breq	.+86     	; 0xeea <DIO_enumWritePinVal+0x186>
     e94:	2d 81       	ldd	r18, Y+5	; 0x05
     e96:	3e 81       	ldd	r19, Y+6	; 0x06
     e98:	22 30       	cpi	r18, 0x02	; 2
     e9a:	31 05       	cpc	r19, r1
     e9c:	2c f4       	brge	.+10     	; 0xea8 <DIO_enumWritePinVal+0x144>
     e9e:	8d 81       	ldd	r24, Y+5	; 0x05
     ea0:	9e 81       	ldd	r25, Y+6	; 0x06
     ea2:	00 97       	sbiw	r24, 0x00	; 0
     ea4:	69 f0       	breq	.+26     	; 0xec0 <DIO_enumWritePinVal+0x15c>
     ea6:	63 c0       	rjmp	.+198    	; 0xf6e <DIO_enumWritePinVal+0x20a>
     ea8:	2d 81       	ldd	r18, Y+5	; 0x05
     eaa:	3e 81       	ldd	r19, Y+6	; 0x06
     eac:	22 30       	cpi	r18, 0x02	; 2
     eae:	31 05       	cpc	r19, r1
     eb0:	89 f1       	breq	.+98     	; 0xf14 <DIO_enumWritePinVal+0x1b0>
     eb2:	8d 81       	ldd	r24, Y+5	; 0x05
     eb4:	9e 81       	ldd	r25, Y+6	; 0x06
     eb6:	83 30       	cpi	r24, 0x03	; 3
     eb8:	91 05       	cpc	r25, r1
     eba:	09 f4       	brne	.+2      	; 0xebe <DIO_enumWritePinVal+0x15a>
     ebc:	40 c0       	rjmp	.+128    	; 0xf3e <DIO_enumWritePinVal+0x1da>
     ebe:	57 c0       	rjmp	.+174    	; 0xf6e <DIO_enumWritePinVal+0x20a>
      {
      case DIO_PORTA:
        CLR_BIT(PORTA_REG, Copy_u8PIN);
     ec0:	ab e3       	ldi	r26, 0x3B	; 59
     ec2:	b0 e0       	ldi	r27, 0x00	; 0
     ec4:	eb e3       	ldi	r30, 0x3B	; 59
     ec6:	f0 e0       	ldi	r31, 0x00	; 0
     ec8:	80 81       	ld	r24, Z
     eca:	48 2f       	mov	r20, r24
     ecc:	8b 81       	ldd	r24, Y+3	; 0x03
     ece:	28 2f       	mov	r18, r24
     ed0:	30 e0       	ldi	r19, 0x00	; 0
     ed2:	81 e0       	ldi	r24, 0x01	; 1
     ed4:	90 e0       	ldi	r25, 0x00	; 0
     ed6:	02 2e       	mov	r0, r18
     ed8:	02 c0       	rjmp	.+4      	; 0xede <DIO_enumWritePinVal+0x17a>
     eda:	88 0f       	add	r24, r24
     edc:	99 1f       	adc	r25, r25
     ede:	0a 94       	dec	r0
     ee0:	e2 f7       	brpl	.-8      	; 0xeda <DIO_enumWritePinVal+0x176>
     ee2:	80 95       	com	r24
     ee4:	84 23       	and	r24, r20
     ee6:	8c 93       	st	X, r24
     ee8:	42 c0       	rjmp	.+132    	; 0xf6e <DIO_enumWritePinVal+0x20a>
        break;
      case DIO_PORTB:
        CLR_BIT(PORTB_REG, Copy_u8PIN);
     eea:	a8 e3       	ldi	r26, 0x38	; 56
     eec:	b0 e0       	ldi	r27, 0x00	; 0
     eee:	e8 e3       	ldi	r30, 0x38	; 56
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	48 2f       	mov	r20, r24
     ef6:	8b 81       	ldd	r24, Y+3	; 0x03
     ef8:	28 2f       	mov	r18, r24
     efa:	30 e0       	ldi	r19, 0x00	; 0
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	02 2e       	mov	r0, r18
     f02:	02 c0       	rjmp	.+4      	; 0xf08 <DIO_enumWritePinVal+0x1a4>
     f04:	88 0f       	add	r24, r24
     f06:	99 1f       	adc	r25, r25
     f08:	0a 94       	dec	r0
     f0a:	e2 f7       	brpl	.-8      	; 0xf04 <DIO_enumWritePinVal+0x1a0>
     f0c:	80 95       	com	r24
     f0e:	84 23       	and	r24, r20
     f10:	8c 93       	st	X, r24
     f12:	2d c0       	rjmp	.+90     	; 0xf6e <DIO_enumWritePinVal+0x20a>
        break;
      case DIO_PORTC:
        CLR_BIT(PORTC_REG, Copy_u8PIN);
     f14:	a5 e3       	ldi	r26, 0x35	; 53
     f16:	b0 e0       	ldi	r27, 0x00	; 0
     f18:	e5 e3       	ldi	r30, 0x35	; 53
     f1a:	f0 e0       	ldi	r31, 0x00	; 0
     f1c:	80 81       	ld	r24, Z
     f1e:	48 2f       	mov	r20, r24
     f20:	8b 81       	ldd	r24, Y+3	; 0x03
     f22:	28 2f       	mov	r18, r24
     f24:	30 e0       	ldi	r19, 0x00	; 0
     f26:	81 e0       	ldi	r24, 0x01	; 1
     f28:	90 e0       	ldi	r25, 0x00	; 0
     f2a:	02 2e       	mov	r0, r18
     f2c:	02 c0       	rjmp	.+4      	; 0xf32 <DIO_enumWritePinVal+0x1ce>
     f2e:	88 0f       	add	r24, r24
     f30:	99 1f       	adc	r25, r25
     f32:	0a 94       	dec	r0
     f34:	e2 f7       	brpl	.-8      	; 0xf2e <DIO_enumWritePinVal+0x1ca>
     f36:	80 95       	com	r24
     f38:	84 23       	and	r24, r20
     f3a:	8c 93       	st	X, r24
     f3c:	18 c0       	rjmp	.+48     	; 0xf6e <DIO_enumWritePinVal+0x20a>
        break;
      case DIO_PORTD:
        CLR_BIT(PORTD_REG, Copy_u8PIN);
     f3e:	a2 e3       	ldi	r26, 0x32	; 50
     f40:	b0 e0       	ldi	r27, 0x00	; 0
     f42:	e2 e3       	ldi	r30, 0x32	; 50
     f44:	f0 e0       	ldi	r31, 0x00	; 0
     f46:	80 81       	ld	r24, Z
     f48:	48 2f       	mov	r20, r24
     f4a:	8b 81       	ldd	r24, Y+3	; 0x03
     f4c:	28 2f       	mov	r18, r24
     f4e:	30 e0       	ldi	r19, 0x00	; 0
     f50:	81 e0       	ldi	r24, 0x01	; 1
     f52:	90 e0       	ldi	r25, 0x00	; 0
     f54:	02 2e       	mov	r0, r18
     f56:	02 c0       	rjmp	.+4      	; 0xf5c <DIO_enumWritePinVal+0x1f8>
     f58:	88 0f       	add	r24, r24
     f5a:	99 1f       	adc	r25, r25
     f5c:	0a 94       	dec	r0
     f5e:	e2 f7       	brpl	.-8      	; 0xf58 <DIO_enumWritePinVal+0x1f4>
     f60:	80 95       	com	r24
     f62:	84 23       	and	r24, r20
     f64:	8c 93       	st	X, r24
     f66:	03 c0       	rjmp	.+6      	; 0xf6e <DIO_enumWritePinVal+0x20a>
        break;
      }
    }
    else
    {
      LOC_enumState = DIO_NOK;
     f68:	19 82       	std	Y+1, r1	; 0x01
     f6a:	01 c0       	rjmp	.+2      	; 0xf6e <DIO_enumWritePinVal+0x20a>
    }
  }
  else
  {
    LOC_enumState = DIO_NOK;
     f6c:	19 82       	std	Y+1, r1	; 0x01
  }
  return LOC_enumState;
     f6e:	89 81       	ldd	r24, Y+1	; 0x01
}
     f70:	28 96       	adiw	r28, 0x08	; 8
     f72:	0f b6       	in	r0, 0x3f	; 63
     f74:	f8 94       	cli
     f76:	de bf       	out	0x3e, r29	; 62
     f78:	0f be       	out	0x3f, r0	; 63
     f7a:	cd bf       	out	0x3d, r28	; 61
     f7c:	cf 91       	pop	r28
     f7e:	df 91       	pop	r29
     f80:	08 95       	ret

00000f82 <DIO_enumReadPinVal>:
      =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
      => *Copy_PtrData  --> pointer to recieve the pin value
 * return : its status and recieve Pin Value in pointer
 */
DIO_errorStatus DIO_enumReadPinVal(u8 Copy_u8PORT, u8 Copy_u8PIN, u8 *Copy_Pu8Data)
{
     f82:	df 93       	push	r29
     f84:	cf 93       	push	r28
     f86:	cd b7       	in	r28, 0x3d	; 61
     f88:	de b7       	in	r29, 0x3e	; 62
     f8a:	27 97       	sbiw	r28, 0x07	; 7
     f8c:	0f b6       	in	r0, 0x3f	; 63
     f8e:	f8 94       	cli
     f90:	de bf       	out	0x3e, r29	; 62
     f92:	0f be       	out	0x3f, r0	; 63
     f94:	cd bf       	out	0x3d, r28	; 61
     f96:	8a 83       	std	Y+2, r24	; 0x02
     f98:	6b 83       	std	Y+3, r22	; 0x03
     f9a:	5d 83       	std	Y+5, r21	; 0x05
     f9c:	4c 83       	std	Y+4, r20	; 0x04
  DIO_errorStatus LOC_enumState = DIO_OK;
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	89 83       	std	Y+1, r24	; 0x01

  if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
     fa2:	8a 81       	ldd	r24, Y+2	; 0x02
     fa4:	84 30       	cpi	r24, 0x04	; 4
     fa6:	08 f0       	brcs	.+2      	; 0xfaa <DIO_enumReadPinVal+0x28>
     fa8:	a6 c0       	rjmp	.+332    	; 0x10f6 <DIO_enumReadPinVal+0x174>
     faa:	8b 81       	ldd	r24, Y+3	; 0x03
     fac:	88 30       	cpi	r24, 0x08	; 8
     fae:	08 f0       	brcs	.+2      	; 0xfb2 <DIO_enumReadPinVal+0x30>
     fb0:	a2 c0       	rjmp	.+324    	; 0x10f6 <DIO_enumReadPinVal+0x174>
  {
    /* Check on the Required PORT Number */
    switch (Copy_u8PORT)
     fb2:	8a 81       	ldd	r24, Y+2	; 0x02
     fb4:	28 2f       	mov	r18, r24
     fb6:	30 e0       	ldi	r19, 0x00	; 0
     fb8:	3f 83       	std	Y+7, r19	; 0x07
     fba:	2e 83       	std	Y+6, r18	; 0x06
     fbc:	4e 81       	ldd	r20, Y+6	; 0x06
     fbe:	5f 81       	ldd	r21, Y+7	; 0x07
     fc0:	41 30       	cpi	r20, 0x01	; 1
     fc2:	51 05       	cpc	r21, r1
     fc4:	c1 f1       	breq	.+112    	; 0x1036 <DIO_enumReadPinVal+0xb4>
     fc6:	8e 81       	ldd	r24, Y+6	; 0x06
     fc8:	9f 81       	ldd	r25, Y+7	; 0x07
     fca:	82 30       	cpi	r24, 0x02	; 2
     fcc:	91 05       	cpc	r25, r1
     fce:	34 f4       	brge	.+12     	; 0xfdc <DIO_enumReadPinVal+0x5a>
     fd0:	2e 81       	ldd	r18, Y+6	; 0x06
     fd2:	3f 81       	ldd	r19, Y+7	; 0x07
     fd4:	21 15       	cp	r18, r1
     fd6:	31 05       	cpc	r19, r1
     fd8:	71 f0       	breq	.+28     	; 0xff6 <DIO_enumReadPinVal+0x74>
     fda:	8e c0       	rjmp	.+284    	; 0x10f8 <DIO_enumReadPinVal+0x176>
     fdc:	4e 81       	ldd	r20, Y+6	; 0x06
     fde:	5f 81       	ldd	r21, Y+7	; 0x07
     fe0:	42 30       	cpi	r20, 0x02	; 2
     fe2:	51 05       	cpc	r21, r1
     fe4:	09 f4       	brne	.+2      	; 0xfe8 <DIO_enumReadPinVal+0x66>
     fe6:	47 c0       	rjmp	.+142    	; 0x1076 <DIO_enumReadPinVal+0xf4>
     fe8:	8e 81       	ldd	r24, Y+6	; 0x06
     fea:	9f 81       	ldd	r25, Y+7	; 0x07
     fec:	83 30       	cpi	r24, 0x03	; 3
     fee:	91 05       	cpc	r25, r1
     ff0:	09 f4       	brne	.+2      	; 0xff4 <DIO_enumReadPinVal+0x72>
     ff2:	61 c0       	rjmp	.+194    	; 0x10b6 <DIO_enumReadPinVal+0x134>
     ff4:	81 c0       	rjmp	.+258    	; 0x10f8 <DIO_enumReadPinVal+0x176>
    {
    case DIO_PORTA:
      *Copy_Pu8Data = READ_BIT(PINA_REG, Copy_u8PIN);
     ff6:	e9 e3       	ldi	r30, 0x39	; 57
     ff8:	f0 e0       	ldi	r31, 0x00	; 0
     ffa:	80 81       	ld	r24, Z
     ffc:	48 2f       	mov	r20, r24
     ffe:	50 e0       	ldi	r21, 0x00	; 0
    1000:	8b 81       	ldd	r24, Y+3	; 0x03
    1002:	28 2f       	mov	r18, r24
    1004:	30 e0       	ldi	r19, 0x00	; 0
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	02 c0       	rjmp	.+4      	; 0x1010 <DIO_enumReadPinVal+0x8e>
    100c:	88 0f       	add	r24, r24
    100e:	99 1f       	adc	r25, r25
    1010:	2a 95       	dec	r18
    1012:	e2 f7       	brpl	.-8      	; 0x100c <DIO_enumReadPinVal+0x8a>
    1014:	9a 01       	movw	r18, r20
    1016:	28 23       	and	r18, r24
    1018:	39 23       	and	r19, r25
    101a:	8b 81       	ldd	r24, Y+3	; 0x03
    101c:	88 2f       	mov	r24, r24
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	a9 01       	movw	r20, r18
    1022:	02 c0       	rjmp	.+4      	; 0x1028 <DIO_enumReadPinVal+0xa6>
    1024:	55 95       	asr	r21
    1026:	47 95       	ror	r20
    1028:	8a 95       	dec	r24
    102a:	e2 f7       	brpl	.-8      	; 0x1024 <DIO_enumReadPinVal+0xa2>
    102c:	ca 01       	movw	r24, r20
    102e:	ec 81       	ldd	r30, Y+4	; 0x04
    1030:	fd 81       	ldd	r31, Y+5	; 0x05
    1032:	80 83       	st	Z, r24
    1034:	61 c0       	rjmp	.+194    	; 0x10f8 <DIO_enumReadPinVal+0x176>
      break;
    case DIO_PORTB:
      *Copy_Pu8Data = READ_BIT(PINB_REG, Copy_u8PIN);
    1036:	e6 e3       	ldi	r30, 0x36	; 54
    1038:	f0 e0       	ldi	r31, 0x00	; 0
    103a:	80 81       	ld	r24, Z
    103c:	48 2f       	mov	r20, r24
    103e:	50 e0       	ldi	r21, 0x00	; 0
    1040:	8b 81       	ldd	r24, Y+3	; 0x03
    1042:	28 2f       	mov	r18, r24
    1044:	30 e0       	ldi	r19, 0x00	; 0
    1046:	81 e0       	ldi	r24, 0x01	; 1
    1048:	90 e0       	ldi	r25, 0x00	; 0
    104a:	02 c0       	rjmp	.+4      	; 0x1050 <DIO_enumReadPinVal+0xce>
    104c:	88 0f       	add	r24, r24
    104e:	99 1f       	adc	r25, r25
    1050:	2a 95       	dec	r18
    1052:	e2 f7       	brpl	.-8      	; 0x104c <DIO_enumReadPinVal+0xca>
    1054:	9a 01       	movw	r18, r20
    1056:	28 23       	and	r18, r24
    1058:	39 23       	and	r19, r25
    105a:	8b 81       	ldd	r24, Y+3	; 0x03
    105c:	88 2f       	mov	r24, r24
    105e:	90 e0       	ldi	r25, 0x00	; 0
    1060:	a9 01       	movw	r20, r18
    1062:	02 c0       	rjmp	.+4      	; 0x1068 <DIO_enumReadPinVal+0xe6>
    1064:	55 95       	asr	r21
    1066:	47 95       	ror	r20
    1068:	8a 95       	dec	r24
    106a:	e2 f7       	brpl	.-8      	; 0x1064 <DIO_enumReadPinVal+0xe2>
    106c:	ca 01       	movw	r24, r20
    106e:	ec 81       	ldd	r30, Y+4	; 0x04
    1070:	fd 81       	ldd	r31, Y+5	; 0x05
    1072:	80 83       	st	Z, r24
    1074:	41 c0       	rjmp	.+130    	; 0x10f8 <DIO_enumReadPinVal+0x176>
      break;
    case DIO_PORTC:
      *Copy_Pu8Data = READ_BIT(PINC_REG, Copy_u8PIN);
    1076:	e3 e3       	ldi	r30, 0x33	; 51
    1078:	f0 e0       	ldi	r31, 0x00	; 0
    107a:	80 81       	ld	r24, Z
    107c:	48 2f       	mov	r20, r24
    107e:	50 e0       	ldi	r21, 0x00	; 0
    1080:	8b 81       	ldd	r24, Y+3	; 0x03
    1082:	28 2f       	mov	r18, r24
    1084:	30 e0       	ldi	r19, 0x00	; 0
    1086:	81 e0       	ldi	r24, 0x01	; 1
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	02 c0       	rjmp	.+4      	; 0x1090 <DIO_enumReadPinVal+0x10e>
    108c:	88 0f       	add	r24, r24
    108e:	99 1f       	adc	r25, r25
    1090:	2a 95       	dec	r18
    1092:	e2 f7       	brpl	.-8      	; 0x108c <DIO_enumReadPinVal+0x10a>
    1094:	9a 01       	movw	r18, r20
    1096:	28 23       	and	r18, r24
    1098:	39 23       	and	r19, r25
    109a:	8b 81       	ldd	r24, Y+3	; 0x03
    109c:	88 2f       	mov	r24, r24
    109e:	90 e0       	ldi	r25, 0x00	; 0
    10a0:	a9 01       	movw	r20, r18
    10a2:	02 c0       	rjmp	.+4      	; 0x10a8 <DIO_enumReadPinVal+0x126>
    10a4:	55 95       	asr	r21
    10a6:	47 95       	ror	r20
    10a8:	8a 95       	dec	r24
    10aa:	e2 f7       	brpl	.-8      	; 0x10a4 <DIO_enumReadPinVal+0x122>
    10ac:	ca 01       	movw	r24, r20
    10ae:	ec 81       	ldd	r30, Y+4	; 0x04
    10b0:	fd 81       	ldd	r31, Y+5	; 0x05
    10b2:	80 83       	st	Z, r24
    10b4:	21 c0       	rjmp	.+66     	; 0x10f8 <DIO_enumReadPinVal+0x176>
      break;
    case DIO_PORTD:
      *Copy_Pu8Data = READ_BIT(PIND_REG, Copy_u8PIN);
    10b6:	e0 e3       	ldi	r30, 0x30	; 48
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	80 81       	ld	r24, Z
    10bc:	48 2f       	mov	r20, r24
    10be:	50 e0       	ldi	r21, 0x00	; 0
    10c0:	8b 81       	ldd	r24, Y+3	; 0x03
    10c2:	28 2f       	mov	r18, r24
    10c4:	30 e0       	ldi	r19, 0x00	; 0
    10c6:	81 e0       	ldi	r24, 0x01	; 1
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	02 c0       	rjmp	.+4      	; 0x10d0 <DIO_enumReadPinVal+0x14e>
    10cc:	88 0f       	add	r24, r24
    10ce:	99 1f       	adc	r25, r25
    10d0:	2a 95       	dec	r18
    10d2:	e2 f7       	brpl	.-8      	; 0x10cc <DIO_enumReadPinVal+0x14a>
    10d4:	9a 01       	movw	r18, r20
    10d6:	28 23       	and	r18, r24
    10d8:	39 23       	and	r19, r25
    10da:	8b 81       	ldd	r24, Y+3	; 0x03
    10dc:	88 2f       	mov	r24, r24
    10de:	90 e0       	ldi	r25, 0x00	; 0
    10e0:	a9 01       	movw	r20, r18
    10e2:	02 c0       	rjmp	.+4      	; 0x10e8 <DIO_enumReadPinVal+0x166>
    10e4:	55 95       	asr	r21
    10e6:	47 95       	ror	r20
    10e8:	8a 95       	dec	r24
    10ea:	e2 f7       	brpl	.-8      	; 0x10e4 <DIO_enumReadPinVal+0x162>
    10ec:	ca 01       	movw	r24, r20
    10ee:	ec 81       	ldd	r30, Y+4	; 0x04
    10f0:	fd 81       	ldd	r31, Y+5	; 0x05
    10f2:	80 83       	st	Z, r24
    10f4:	01 c0       	rjmp	.+2      	; 0x10f8 <DIO_enumReadPinVal+0x176>
    }
  }
  else
  {
    /* in case of error in the Pin ID or PORT ID */
    LOC_enumState = DIO_NOK;
    10f6:	19 82       	std	Y+1, r1	; 0x01
  }

  return LOC_enumState;
    10f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    10fa:	27 96       	adiw	r28, 0x07	; 7
    10fc:	0f b6       	in	r0, 0x3f	; 63
    10fe:	f8 94       	cli
    1100:	de bf       	out	0x3e, r29	; 62
    1102:	0f be       	out	0x3f, r0	; 63
    1104:	cd bf       	out	0x3d, r28	; 61
    1106:	cf 91       	pop	r28
    1108:	df 91       	pop	r29
    110a:	08 95       	ret

0000110c <DIO_enumTogglePinVal>:
      =>Copy_u8PORT --> Port Name [ DIO_PORTA ,	DIO_PORTB , DIO_PORTC , DIO_PORTD ]
      =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
 * return : its status
 */
DIO_errorStatus DIO_enumTogglePinVal(u8 Copy_u8PORT, u8 Copy_u8PIN)
{
    110c:	df 93       	push	r29
    110e:	cf 93       	push	r28
    1110:	00 d0       	rcall	.+0      	; 0x1112 <DIO_enumTogglePinVal+0x6>
    1112:	00 d0       	rcall	.+0      	; 0x1114 <DIO_enumTogglePinVal+0x8>
    1114:	0f 92       	push	r0
    1116:	cd b7       	in	r28, 0x3d	; 61
    1118:	de b7       	in	r29, 0x3e	; 62
    111a:	8a 83       	std	Y+2, r24	; 0x02
    111c:	6b 83       	std	Y+3, r22	; 0x03
  DIO_errorStatus LOC_enumState = DIO_OK;
    111e:	81 e0       	ldi	r24, 0x01	; 1
    1120:	89 83       	std	Y+1, r24	; 0x01

  if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    1122:	8a 81       	ldd	r24, Y+2	; 0x02
    1124:	84 30       	cpi	r24, 0x04	; 4
    1126:	08 f0       	brcs	.+2      	; 0x112a <DIO_enumTogglePinVal+0x1e>
    1128:	73 c0       	rjmp	.+230    	; 0x1210 <DIO_enumTogglePinVal+0x104>
    112a:	8b 81       	ldd	r24, Y+3	; 0x03
    112c:	88 30       	cpi	r24, 0x08	; 8
    112e:	08 f0       	brcs	.+2      	; 0x1132 <DIO_enumTogglePinVal+0x26>
    1130:	6f c0       	rjmp	.+222    	; 0x1210 <DIO_enumTogglePinVal+0x104>
  {
    switch (Copy_u8PORT)
    1132:	8a 81       	ldd	r24, Y+2	; 0x02
    1134:	28 2f       	mov	r18, r24
    1136:	30 e0       	ldi	r19, 0x00	; 0
    1138:	3d 83       	std	Y+5, r19	; 0x05
    113a:	2c 83       	std	Y+4, r18	; 0x04
    113c:	8c 81       	ldd	r24, Y+4	; 0x04
    113e:	9d 81       	ldd	r25, Y+5	; 0x05
    1140:	81 30       	cpi	r24, 0x01	; 1
    1142:	91 05       	cpc	r25, r1
    1144:	49 f1       	breq	.+82     	; 0x1198 <DIO_enumTogglePinVal+0x8c>
    1146:	2c 81       	ldd	r18, Y+4	; 0x04
    1148:	3d 81       	ldd	r19, Y+5	; 0x05
    114a:	22 30       	cpi	r18, 0x02	; 2
    114c:	31 05       	cpc	r19, r1
    114e:	2c f4       	brge	.+10     	; 0x115a <DIO_enumTogglePinVal+0x4e>
    1150:	8c 81       	ldd	r24, Y+4	; 0x04
    1152:	9d 81       	ldd	r25, Y+5	; 0x05
    1154:	00 97       	sbiw	r24, 0x00	; 0
    1156:	61 f0       	breq	.+24     	; 0x1170 <DIO_enumTogglePinVal+0x64>
    1158:	5c c0       	rjmp	.+184    	; 0x1212 <DIO_enumTogglePinVal+0x106>
    115a:	2c 81       	ldd	r18, Y+4	; 0x04
    115c:	3d 81       	ldd	r19, Y+5	; 0x05
    115e:	22 30       	cpi	r18, 0x02	; 2
    1160:	31 05       	cpc	r19, r1
    1162:	71 f1       	breq	.+92     	; 0x11c0 <DIO_enumTogglePinVal+0xb4>
    1164:	8c 81       	ldd	r24, Y+4	; 0x04
    1166:	9d 81       	ldd	r25, Y+5	; 0x05
    1168:	83 30       	cpi	r24, 0x03	; 3
    116a:	91 05       	cpc	r25, r1
    116c:	e9 f1       	breq	.+122    	; 0x11e8 <DIO_enumTogglePinVal+0xdc>
    116e:	51 c0       	rjmp	.+162    	; 0x1212 <DIO_enumTogglePinVal+0x106>
    {
    case DIO_PORTA:
      TOG_BIT(PORTA_REG, Copy_u8PIN);
    1170:	ab e3       	ldi	r26, 0x3B	; 59
    1172:	b0 e0       	ldi	r27, 0x00	; 0
    1174:	eb e3       	ldi	r30, 0x3B	; 59
    1176:	f0 e0       	ldi	r31, 0x00	; 0
    1178:	80 81       	ld	r24, Z
    117a:	48 2f       	mov	r20, r24
    117c:	8b 81       	ldd	r24, Y+3	; 0x03
    117e:	28 2f       	mov	r18, r24
    1180:	30 e0       	ldi	r19, 0x00	; 0
    1182:	81 e0       	ldi	r24, 0x01	; 1
    1184:	90 e0       	ldi	r25, 0x00	; 0
    1186:	02 2e       	mov	r0, r18
    1188:	02 c0       	rjmp	.+4      	; 0x118e <DIO_enumTogglePinVal+0x82>
    118a:	88 0f       	add	r24, r24
    118c:	99 1f       	adc	r25, r25
    118e:	0a 94       	dec	r0
    1190:	e2 f7       	brpl	.-8      	; 0x118a <DIO_enumTogglePinVal+0x7e>
    1192:	84 27       	eor	r24, r20
    1194:	8c 93       	st	X, r24
    1196:	3d c0       	rjmp	.+122    	; 0x1212 <DIO_enumTogglePinVal+0x106>
      break;
    case DIO_PORTB:
      TOG_BIT(PORTB_REG, Copy_u8PIN);
    1198:	a8 e3       	ldi	r26, 0x38	; 56
    119a:	b0 e0       	ldi	r27, 0x00	; 0
    119c:	e8 e3       	ldi	r30, 0x38	; 56
    119e:	f0 e0       	ldi	r31, 0x00	; 0
    11a0:	80 81       	ld	r24, Z
    11a2:	48 2f       	mov	r20, r24
    11a4:	8b 81       	ldd	r24, Y+3	; 0x03
    11a6:	28 2f       	mov	r18, r24
    11a8:	30 e0       	ldi	r19, 0x00	; 0
    11aa:	81 e0       	ldi	r24, 0x01	; 1
    11ac:	90 e0       	ldi	r25, 0x00	; 0
    11ae:	02 2e       	mov	r0, r18
    11b0:	02 c0       	rjmp	.+4      	; 0x11b6 <DIO_enumTogglePinVal+0xaa>
    11b2:	88 0f       	add	r24, r24
    11b4:	99 1f       	adc	r25, r25
    11b6:	0a 94       	dec	r0
    11b8:	e2 f7       	brpl	.-8      	; 0x11b2 <DIO_enumTogglePinVal+0xa6>
    11ba:	84 27       	eor	r24, r20
    11bc:	8c 93       	st	X, r24
    11be:	29 c0       	rjmp	.+82     	; 0x1212 <DIO_enumTogglePinVal+0x106>
      break;
    case DIO_PORTC:
      TOG_BIT(PORTC_REG, Copy_u8PIN);
    11c0:	a5 e3       	ldi	r26, 0x35	; 53
    11c2:	b0 e0       	ldi	r27, 0x00	; 0
    11c4:	e5 e3       	ldi	r30, 0x35	; 53
    11c6:	f0 e0       	ldi	r31, 0x00	; 0
    11c8:	80 81       	ld	r24, Z
    11ca:	48 2f       	mov	r20, r24
    11cc:	8b 81       	ldd	r24, Y+3	; 0x03
    11ce:	28 2f       	mov	r18, r24
    11d0:	30 e0       	ldi	r19, 0x00	; 0
    11d2:	81 e0       	ldi	r24, 0x01	; 1
    11d4:	90 e0       	ldi	r25, 0x00	; 0
    11d6:	02 2e       	mov	r0, r18
    11d8:	02 c0       	rjmp	.+4      	; 0x11de <DIO_enumTogglePinVal+0xd2>
    11da:	88 0f       	add	r24, r24
    11dc:	99 1f       	adc	r25, r25
    11de:	0a 94       	dec	r0
    11e0:	e2 f7       	brpl	.-8      	; 0x11da <DIO_enumTogglePinVal+0xce>
    11e2:	84 27       	eor	r24, r20
    11e4:	8c 93       	st	X, r24
    11e6:	15 c0       	rjmp	.+42     	; 0x1212 <DIO_enumTogglePinVal+0x106>
      break;
    case DIO_PORTD:
      TOG_BIT(PORTD_REG, Copy_u8PIN);
    11e8:	a2 e3       	ldi	r26, 0x32	; 50
    11ea:	b0 e0       	ldi	r27, 0x00	; 0
    11ec:	e2 e3       	ldi	r30, 0x32	; 50
    11ee:	f0 e0       	ldi	r31, 0x00	; 0
    11f0:	80 81       	ld	r24, Z
    11f2:	48 2f       	mov	r20, r24
    11f4:	8b 81       	ldd	r24, Y+3	; 0x03
    11f6:	28 2f       	mov	r18, r24
    11f8:	30 e0       	ldi	r19, 0x00	; 0
    11fa:	81 e0       	ldi	r24, 0x01	; 1
    11fc:	90 e0       	ldi	r25, 0x00	; 0
    11fe:	02 2e       	mov	r0, r18
    1200:	02 c0       	rjmp	.+4      	; 0x1206 <DIO_enumTogglePinVal+0xfa>
    1202:	88 0f       	add	r24, r24
    1204:	99 1f       	adc	r25, r25
    1206:	0a 94       	dec	r0
    1208:	e2 f7       	brpl	.-8      	; 0x1202 <DIO_enumTogglePinVal+0xf6>
    120a:	84 27       	eor	r24, r20
    120c:	8c 93       	st	X, r24
    120e:	01 c0       	rjmp	.+2      	; 0x1212 <DIO_enumTogglePinVal+0x106>
    }
  }
  else
  {
    /* in case of error in the Pin ID or PORT ID */
    LOC_enumState = DIO_NOK;
    1210:	19 82       	std	Y+1, r1	; 0x01
  }

  return LOC_enumState;
    1212:	89 81       	ldd	r24, Y+1	; 0x01
}
    1214:	0f 90       	pop	r0
    1216:	0f 90       	pop	r0
    1218:	0f 90       	pop	r0
    121a:	0f 90       	pop	r0
    121c:	0f 90       	pop	r0
    121e:	cf 91       	pop	r28
    1220:	df 91       	pop	r29
    1222:	08 95       	ret

00001224 <DIO_enumConnectPullUp>:
      =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
    =>Copy_u8ConnectPullup --> [DIO_PIN_HIGH , DIO_PIN_LOW ]
 * return : its status
 */
DIO_errorStatus DIO_enumConnectPullUp(u8 Copy_u8PORT, u8 Copy_u8PIN, u8 Copy_u8ConnectPullup)
{
    1224:	df 93       	push	r29
    1226:	cf 93       	push	r28
    1228:	00 d0       	rcall	.+0      	; 0x122a <DIO_enumConnectPullUp+0x6>
    122a:	00 d0       	rcall	.+0      	; 0x122c <DIO_enumConnectPullUp+0x8>
    122c:	00 d0       	rcall	.+0      	; 0x122e <DIO_enumConnectPullUp+0xa>
    122e:	cd b7       	in	r28, 0x3d	; 61
    1230:	de b7       	in	r29, 0x3e	; 62
    1232:	8a 83       	std	Y+2, r24	; 0x02
    1234:	6b 83       	std	Y+3, r22	; 0x03
    1236:	4c 83       	std	Y+4, r20	; 0x04
  DIO_errorStatus LOC_enumState = DIO_OK;
    1238:	81 e0       	ldi	r24, 0x01	; 1
    123a:	89 83       	std	Y+1, r24	; 0x01

  if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    123c:	8a 81       	ldd	r24, Y+2	; 0x02
    123e:	84 30       	cpi	r24, 0x04	; 4
    1240:	08 f0       	brcs	.+2      	; 0x1244 <DIO_enumConnectPullUp+0x20>
    1242:	3e c1       	rjmp	.+636    	; 0x14c0 <DIO_enumConnectPullUp+0x29c>
    1244:	8b 81       	ldd	r24, Y+3	; 0x03
    1246:	88 30       	cpi	r24, 0x08	; 8
    1248:	08 f0       	brcs	.+2      	; 0x124c <DIO_enumConnectPullUp+0x28>
    124a:	3a c1       	rjmp	.+628    	; 0x14c0 <DIO_enumConnectPullUp+0x29c>
  {
    switch (Copy_u8PORT)
    124c:	8a 81       	ldd	r24, Y+2	; 0x02
    124e:	28 2f       	mov	r18, r24
    1250:	30 e0       	ldi	r19, 0x00	; 0
    1252:	3e 83       	std	Y+6, r19	; 0x06
    1254:	2d 83       	std	Y+5, r18	; 0x05
    1256:	8d 81       	ldd	r24, Y+5	; 0x05
    1258:	9e 81       	ldd	r25, Y+6	; 0x06
    125a:	81 30       	cpi	r24, 0x01	; 1
    125c:	91 05       	cpc	r25, r1
    125e:	09 f4       	brne	.+2      	; 0x1262 <DIO_enumConnectPullUp+0x3e>
    1260:	5d c0       	rjmp	.+186    	; 0x131c <DIO_enumConnectPullUp+0xf8>
    1262:	2d 81       	ldd	r18, Y+5	; 0x05
    1264:	3e 81       	ldd	r19, Y+6	; 0x06
    1266:	22 30       	cpi	r18, 0x02	; 2
    1268:	31 05       	cpc	r19, r1
    126a:	2c f4       	brge	.+10     	; 0x1276 <DIO_enumConnectPullUp+0x52>
    126c:	8d 81       	ldd	r24, Y+5	; 0x05
    126e:	9e 81       	ldd	r25, Y+6	; 0x06
    1270:	00 97       	sbiw	r24, 0x00	; 0
    1272:	71 f0       	breq	.+28     	; 0x1290 <DIO_enumConnectPullUp+0x6c>
    1274:	26 c1       	rjmp	.+588    	; 0x14c2 <DIO_enumConnectPullUp+0x29e>
    1276:	2d 81       	ldd	r18, Y+5	; 0x05
    1278:	3e 81       	ldd	r19, Y+6	; 0x06
    127a:	22 30       	cpi	r18, 0x02	; 2
    127c:	31 05       	cpc	r19, r1
    127e:	09 f4       	brne	.+2      	; 0x1282 <DIO_enumConnectPullUp+0x5e>
    1280:	93 c0       	rjmp	.+294    	; 0x13a8 <DIO_enumConnectPullUp+0x184>
    1282:	8d 81       	ldd	r24, Y+5	; 0x05
    1284:	9e 81       	ldd	r25, Y+6	; 0x06
    1286:	83 30       	cpi	r24, 0x03	; 3
    1288:	91 05       	cpc	r25, r1
    128a:	09 f4       	brne	.+2      	; 0x128e <DIO_enumConnectPullUp+0x6a>
    128c:	d3 c0       	rjmp	.+422    	; 0x1434 <DIO_enumConnectPullUp+0x210>
    128e:	19 c1       	rjmp	.+562    	; 0x14c2 <DIO_enumConnectPullUp+0x29e>
    {
    /* Connect or disconnect the pull up resistance to the given pin in port A */
    case DIO_PORTA:
      if (Copy_u8ConnectPullup == DIO_PIN_HIGH)
    1290:	8c 81       	ldd	r24, Y+4	; 0x04
    1292:	81 30       	cpi	r24, 0x01	; 1
    1294:	71 f5       	brne	.+92     	; 0x12f2 <DIO_enumConnectPullUp+0xce>
      {
        CLR_BIT(SFIOR_REG, PUD); // It's default is zero
    1296:	a0 e5       	ldi	r26, 0x50	; 80
    1298:	b0 e0       	ldi	r27, 0x00	; 0
    129a:	e0 e5       	ldi	r30, 0x50	; 80
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	80 81       	ld	r24, Z
    12a0:	8b 7f       	andi	r24, 0xFB	; 251
    12a2:	8c 93       	st	X, r24
        CLR_BIT(DDRA_REG, Copy_u8PIN);
    12a4:	aa e3       	ldi	r26, 0x3A	; 58
    12a6:	b0 e0       	ldi	r27, 0x00	; 0
    12a8:	ea e3       	ldi	r30, 0x3A	; 58
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	48 2f       	mov	r20, r24
    12b0:	8b 81       	ldd	r24, Y+3	; 0x03
    12b2:	28 2f       	mov	r18, r24
    12b4:	30 e0       	ldi	r19, 0x00	; 0
    12b6:	81 e0       	ldi	r24, 0x01	; 1
    12b8:	90 e0       	ldi	r25, 0x00	; 0
    12ba:	02 c0       	rjmp	.+4      	; 0x12c0 <DIO_enumConnectPullUp+0x9c>
    12bc:	88 0f       	add	r24, r24
    12be:	99 1f       	adc	r25, r25
    12c0:	2a 95       	dec	r18
    12c2:	e2 f7       	brpl	.-8      	; 0x12bc <DIO_enumConnectPullUp+0x98>
    12c4:	80 95       	com	r24
    12c6:	84 23       	and	r24, r20
    12c8:	8c 93       	st	X, r24
        SET_BIT(PORTA_REG, Copy_u8PIN);
    12ca:	ab e3       	ldi	r26, 0x3B	; 59
    12cc:	b0 e0       	ldi	r27, 0x00	; 0
    12ce:	eb e3       	ldi	r30, 0x3B	; 59
    12d0:	f0 e0       	ldi	r31, 0x00	; 0
    12d2:	80 81       	ld	r24, Z
    12d4:	48 2f       	mov	r20, r24
    12d6:	8b 81       	ldd	r24, Y+3	; 0x03
    12d8:	28 2f       	mov	r18, r24
    12da:	30 e0       	ldi	r19, 0x00	; 0
    12dc:	81 e0       	ldi	r24, 0x01	; 1
    12de:	90 e0       	ldi	r25, 0x00	; 0
    12e0:	02 2e       	mov	r0, r18
    12e2:	02 c0       	rjmp	.+4      	; 0x12e8 <DIO_enumConnectPullUp+0xc4>
    12e4:	88 0f       	add	r24, r24
    12e6:	99 1f       	adc	r25, r25
    12e8:	0a 94       	dec	r0
    12ea:	e2 f7       	brpl	.-8      	; 0x12e4 <DIO_enumConnectPullUp+0xc0>
    12ec:	84 2b       	or	r24, r20
    12ee:	8c 93       	st	X, r24
    12f0:	e8 c0       	rjmp	.+464    	; 0x14c2 <DIO_enumConnectPullUp+0x29e>
      }
      else
      {
        CLR_BIT(PORTA_REG, Copy_u8PIN);
    12f2:	ab e3       	ldi	r26, 0x3B	; 59
    12f4:	b0 e0       	ldi	r27, 0x00	; 0
    12f6:	eb e3       	ldi	r30, 0x3B	; 59
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	80 81       	ld	r24, Z
    12fc:	48 2f       	mov	r20, r24
    12fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1300:	28 2f       	mov	r18, r24
    1302:	30 e0       	ldi	r19, 0x00	; 0
    1304:	81 e0       	ldi	r24, 0x01	; 1
    1306:	90 e0       	ldi	r25, 0x00	; 0
    1308:	02 2e       	mov	r0, r18
    130a:	02 c0       	rjmp	.+4      	; 0x1310 <DIO_enumConnectPullUp+0xec>
    130c:	88 0f       	add	r24, r24
    130e:	99 1f       	adc	r25, r25
    1310:	0a 94       	dec	r0
    1312:	e2 f7       	brpl	.-8      	; 0x130c <DIO_enumConnectPullUp+0xe8>
    1314:	80 95       	com	r24
    1316:	84 23       	and	r24, r20
    1318:	8c 93       	st	X, r24
    131a:	d3 c0       	rjmp	.+422    	; 0x14c2 <DIO_enumConnectPullUp+0x29e>
      }
      break;
      /* Connect or disconnect the pull up resistance to the given pin in port B */
    case DIO_PORTB:
      if (Copy_u8ConnectPullup == DIO_PIN_HIGH)
    131c:	8c 81       	ldd	r24, Y+4	; 0x04
    131e:	81 30       	cpi	r24, 0x01	; 1
    1320:	71 f5       	brne	.+92     	; 0x137e <DIO_enumConnectPullUp+0x15a>
      {
        CLR_BIT(SFIOR_REG, PUD);
    1322:	a0 e5       	ldi	r26, 0x50	; 80
    1324:	b0 e0       	ldi	r27, 0x00	; 0
    1326:	e0 e5       	ldi	r30, 0x50	; 80
    1328:	f0 e0       	ldi	r31, 0x00	; 0
    132a:	80 81       	ld	r24, Z
    132c:	8b 7f       	andi	r24, 0xFB	; 251
    132e:	8c 93       	st	X, r24
        CLR_BIT(DDRB_REG, Copy_u8PIN);
    1330:	a7 e3       	ldi	r26, 0x37	; 55
    1332:	b0 e0       	ldi	r27, 0x00	; 0
    1334:	e7 e3       	ldi	r30, 0x37	; 55
    1336:	f0 e0       	ldi	r31, 0x00	; 0
    1338:	80 81       	ld	r24, Z
    133a:	48 2f       	mov	r20, r24
    133c:	8b 81       	ldd	r24, Y+3	; 0x03
    133e:	28 2f       	mov	r18, r24
    1340:	30 e0       	ldi	r19, 0x00	; 0
    1342:	81 e0       	ldi	r24, 0x01	; 1
    1344:	90 e0       	ldi	r25, 0x00	; 0
    1346:	02 c0       	rjmp	.+4      	; 0x134c <DIO_enumConnectPullUp+0x128>
    1348:	88 0f       	add	r24, r24
    134a:	99 1f       	adc	r25, r25
    134c:	2a 95       	dec	r18
    134e:	e2 f7       	brpl	.-8      	; 0x1348 <DIO_enumConnectPullUp+0x124>
    1350:	80 95       	com	r24
    1352:	84 23       	and	r24, r20
    1354:	8c 93       	st	X, r24
        SET_BIT(PORTB_REG, Copy_u8PIN);
    1356:	a8 e3       	ldi	r26, 0x38	; 56
    1358:	b0 e0       	ldi	r27, 0x00	; 0
    135a:	e8 e3       	ldi	r30, 0x38	; 56
    135c:	f0 e0       	ldi	r31, 0x00	; 0
    135e:	80 81       	ld	r24, Z
    1360:	48 2f       	mov	r20, r24
    1362:	8b 81       	ldd	r24, Y+3	; 0x03
    1364:	28 2f       	mov	r18, r24
    1366:	30 e0       	ldi	r19, 0x00	; 0
    1368:	81 e0       	ldi	r24, 0x01	; 1
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	02 2e       	mov	r0, r18
    136e:	02 c0       	rjmp	.+4      	; 0x1374 <DIO_enumConnectPullUp+0x150>
    1370:	88 0f       	add	r24, r24
    1372:	99 1f       	adc	r25, r25
    1374:	0a 94       	dec	r0
    1376:	e2 f7       	brpl	.-8      	; 0x1370 <DIO_enumConnectPullUp+0x14c>
    1378:	84 2b       	or	r24, r20
    137a:	8c 93       	st	X, r24
    137c:	a2 c0       	rjmp	.+324    	; 0x14c2 <DIO_enumConnectPullUp+0x29e>
      }
      else
      {
        CLR_BIT(PORTB_REG, Copy_u8PIN);
    137e:	a8 e3       	ldi	r26, 0x38	; 56
    1380:	b0 e0       	ldi	r27, 0x00	; 0
    1382:	e8 e3       	ldi	r30, 0x38	; 56
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	80 81       	ld	r24, Z
    1388:	48 2f       	mov	r20, r24
    138a:	8b 81       	ldd	r24, Y+3	; 0x03
    138c:	28 2f       	mov	r18, r24
    138e:	30 e0       	ldi	r19, 0x00	; 0
    1390:	81 e0       	ldi	r24, 0x01	; 1
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	02 2e       	mov	r0, r18
    1396:	02 c0       	rjmp	.+4      	; 0x139c <DIO_enumConnectPullUp+0x178>
    1398:	88 0f       	add	r24, r24
    139a:	99 1f       	adc	r25, r25
    139c:	0a 94       	dec	r0
    139e:	e2 f7       	brpl	.-8      	; 0x1398 <DIO_enumConnectPullUp+0x174>
    13a0:	80 95       	com	r24
    13a2:	84 23       	and	r24, r20
    13a4:	8c 93       	st	X, r24
    13a6:	8d c0       	rjmp	.+282    	; 0x14c2 <DIO_enumConnectPullUp+0x29e>
      }
      break;
      /* Connect or disconnect the pull up resistance to the given pin in port C */
    case DIO_PORTC:
      if (Copy_u8ConnectPullup == DIO_PIN_HIGH)
    13a8:	8c 81       	ldd	r24, Y+4	; 0x04
    13aa:	81 30       	cpi	r24, 0x01	; 1
    13ac:	71 f5       	brne	.+92     	; 0x140a <DIO_enumConnectPullUp+0x1e6>
      {
        CLR_BIT(SFIOR_REG, PUD);
    13ae:	a0 e5       	ldi	r26, 0x50	; 80
    13b0:	b0 e0       	ldi	r27, 0x00	; 0
    13b2:	e0 e5       	ldi	r30, 0x50	; 80
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	80 81       	ld	r24, Z
    13b8:	8b 7f       	andi	r24, 0xFB	; 251
    13ba:	8c 93       	st	X, r24
        CLR_BIT(DDRC_REG, Copy_u8PIN);
    13bc:	a4 e3       	ldi	r26, 0x34	; 52
    13be:	b0 e0       	ldi	r27, 0x00	; 0
    13c0:	e4 e3       	ldi	r30, 0x34	; 52
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	80 81       	ld	r24, Z
    13c6:	48 2f       	mov	r20, r24
    13c8:	8b 81       	ldd	r24, Y+3	; 0x03
    13ca:	28 2f       	mov	r18, r24
    13cc:	30 e0       	ldi	r19, 0x00	; 0
    13ce:	81 e0       	ldi	r24, 0x01	; 1
    13d0:	90 e0       	ldi	r25, 0x00	; 0
    13d2:	02 c0       	rjmp	.+4      	; 0x13d8 <DIO_enumConnectPullUp+0x1b4>
    13d4:	88 0f       	add	r24, r24
    13d6:	99 1f       	adc	r25, r25
    13d8:	2a 95       	dec	r18
    13da:	e2 f7       	brpl	.-8      	; 0x13d4 <DIO_enumConnectPullUp+0x1b0>
    13dc:	80 95       	com	r24
    13de:	84 23       	and	r24, r20
    13e0:	8c 93       	st	X, r24
        SET_BIT(PORTC_REG, Copy_u8PIN);
    13e2:	a5 e3       	ldi	r26, 0x35	; 53
    13e4:	b0 e0       	ldi	r27, 0x00	; 0
    13e6:	e5 e3       	ldi	r30, 0x35	; 53
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	80 81       	ld	r24, Z
    13ec:	48 2f       	mov	r20, r24
    13ee:	8b 81       	ldd	r24, Y+3	; 0x03
    13f0:	28 2f       	mov	r18, r24
    13f2:	30 e0       	ldi	r19, 0x00	; 0
    13f4:	81 e0       	ldi	r24, 0x01	; 1
    13f6:	90 e0       	ldi	r25, 0x00	; 0
    13f8:	02 2e       	mov	r0, r18
    13fa:	02 c0       	rjmp	.+4      	; 0x1400 <DIO_enumConnectPullUp+0x1dc>
    13fc:	88 0f       	add	r24, r24
    13fe:	99 1f       	adc	r25, r25
    1400:	0a 94       	dec	r0
    1402:	e2 f7       	brpl	.-8      	; 0x13fc <DIO_enumConnectPullUp+0x1d8>
    1404:	84 2b       	or	r24, r20
    1406:	8c 93       	st	X, r24
    1408:	5c c0       	rjmp	.+184    	; 0x14c2 <DIO_enumConnectPullUp+0x29e>
      }
      else
      {
        CLR_BIT(PORTC_REG, Copy_u8PIN);
    140a:	a5 e3       	ldi	r26, 0x35	; 53
    140c:	b0 e0       	ldi	r27, 0x00	; 0
    140e:	e5 e3       	ldi	r30, 0x35	; 53
    1410:	f0 e0       	ldi	r31, 0x00	; 0
    1412:	80 81       	ld	r24, Z
    1414:	48 2f       	mov	r20, r24
    1416:	8b 81       	ldd	r24, Y+3	; 0x03
    1418:	28 2f       	mov	r18, r24
    141a:	30 e0       	ldi	r19, 0x00	; 0
    141c:	81 e0       	ldi	r24, 0x01	; 1
    141e:	90 e0       	ldi	r25, 0x00	; 0
    1420:	02 2e       	mov	r0, r18
    1422:	02 c0       	rjmp	.+4      	; 0x1428 <DIO_enumConnectPullUp+0x204>
    1424:	88 0f       	add	r24, r24
    1426:	99 1f       	adc	r25, r25
    1428:	0a 94       	dec	r0
    142a:	e2 f7       	brpl	.-8      	; 0x1424 <DIO_enumConnectPullUp+0x200>
    142c:	80 95       	com	r24
    142e:	84 23       	and	r24, r20
    1430:	8c 93       	st	X, r24
    1432:	47 c0       	rjmp	.+142    	; 0x14c2 <DIO_enumConnectPullUp+0x29e>
      }
      break;
      /* Connect or disconnect the pull up resistance to the given pin in port D */
    case DIO_PORTD:
      if (Copy_u8ConnectPullup == DIO_PIN_HIGH)
    1434:	8c 81       	ldd	r24, Y+4	; 0x04
    1436:	81 30       	cpi	r24, 0x01	; 1
    1438:	71 f5       	brne	.+92     	; 0x1496 <DIO_enumConnectPullUp+0x272>
      {
        CLR_BIT(SFIOR_REG, PUD);
    143a:	a0 e5       	ldi	r26, 0x50	; 80
    143c:	b0 e0       	ldi	r27, 0x00	; 0
    143e:	e0 e5       	ldi	r30, 0x50	; 80
    1440:	f0 e0       	ldi	r31, 0x00	; 0
    1442:	80 81       	ld	r24, Z
    1444:	8b 7f       	andi	r24, 0xFB	; 251
    1446:	8c 93       	st	X, r24
        CLR_BIT(DDRD_REG, Copy_u8PIN);
    1448:	a1 e3       	ldi	r26, 0x31	; 49
    144a:	b0 e0       	ldi	r27, 0x00	; 0
    144c:	e1 e3       	ldi	r30, 0x31	; 49
    144e:	f0 e0       	ldi	r31, 0x00	; 0
    1450:	80 81       	ld	r24, Z
    1452:	48 2f       	mov	r20, r24
    1454:	8b 81       	ldd	r24, Y+3	; 0x03
    1456:	28 2f       	mov	r18, r24
    1458:	30 e0       	ldi	r19, 0x00	; 0
    145a:	81 e0       	ldi	r24, 0x01	; 1
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	02 c0       	rjmp	.+4      	; 0x1464 <DIO_enumConnectPullUp+0x240>
    1460:	88 0f       	add	r24, r24
    1462:	99 1f       	adc	r25, r25
    1464:	2a 95       	dec	r18
    1466:	e2 f7       	brpl	.-8      	; 0x1460 <DIO_enumConnectPullUp+0x23c>
    1468:	80 95       	com	r24
    146a:	84 23       	and	r24, r20
    146c:	8c 93       	st	X, r24
        SET_BIT(PORTD_REG, Copy_u8PIN);
    146e:	a2 e3       	ldi	r26, 0x32	; 50
    1470:	b0 e0       	ldi	r27, 0x00	; 0
    1472:	e2 e3       	ldi	r30, 0x32	; 50
    1474:	f0 e0       	ldi	r31, 0x00	; 0
    1476:	80 81       	ld	r24, Z
    1478:	48 2f       	mov	r20, r24
    147a:	8b 81       	ldd	r24, Y+3	; 0x03
    147c:	28 2f       	mov	r18, r24
    147e:	30 e0       	ldi	r19, 0x00	; 0
    1480:	81 e0       	ldi	r24, 0x01	; 1
    1482:	90 e0       	ldi	r25, 0x00	; 0
    1484:	02 2e       	mov	r0, r18
    1486:	02 c0       	rjmp	.+4      	; 0x148c <DIO_enumConnectPullUp+0x268>
    1488:	88 0f       	add	r24, r24
    148a:	99 1f       	adc	r25, r25
    148c:	0a 94       	dec	r0
    148e:	e2 f7       	brpl	.-8      	; 0x1488 <DIO_enumConnectPullUp+0x264>
    1490:	84 2b       	or	r24, r20
    1492:	8c 93       	st	X, r24
    1494:	16 c0       	rjmp	.+44     	; 0x14c2 <DIO_enumConnectPullUp+0x29e>
      }
      else
      {
        CLR_BIT(PORTD_REG, Copy_u8PIN);
    1496:	a2 e3       	ldi	r26, 0x32	; 50
    1498:	b0 e0       	ldi	r27, 0x00	; 0
    149a:	e2 e3       	ldi	r30, 0x32	; 50
    149c:	f0 e0       	ldi	r31, 0x00	; 0
    149e:	80 81       	ld	r24, Z
    14a0:	48 2f       	mov	r20, r24
    14a2:	8b 81       	ldd	r24, Y+3	; 0x03
    14a4:	28 2f       	mov	r18, r24
    14a6:	30 e0       	ldi	r19, 0x00	; 0
    14a8:	81 e0       	ldi	r24, 0x01	; 1
    14aa:	90 e0       	ldi	r25, 0x00	; 0
    14ac:	02 2e       	mov	r0, r18
    14ae:	02 c0       	rjmp	.+4      	; 0x14b4 <DIO_enumConnectPullUp+0x290>
    14b0:	88 0f       	add	r24, r24
    14b2:	99 1f       	adc	r25, r25
    14b4:	0a 94       	dec	r0
    14b6:	e2 f7       	brpl	.-8      	; 0x14b0 <DIO_enumConnectPullUp+0x28c>
    14b8:	80 95       	com	r24
    14ba:	84 23       	and	r24, r20
    14bc:	8c 93       	st	X, r24
    14be:	01 c0       	rjmp	.+2      	; 0x14c2 <DIO_enumConnectPullUp+0x29e>
    }
  }

  else
  {
    LOC_enumState = DIO_NOK;
    14c0:	19 82       	std	Y+1, r1	; 0x01
  }

  return LOC_enumState;
    14c2:	89 81       	ldd	r24, Y+1	; 0x01
}
    14c4:	26 96       	adiw	r28, 0x06	; 6
    14c6:	0f b6       	in	r0, 0x3f	; 63
    14c8:	f8 94       	cli
    14ca:	de bf       	out	0x3e, r29	; 62
    14cc:	0f be       	out	0x3f, r0	; 63
    14ce:	cd bf       	out	0x3d, r28	; 61
    14d0:	cf 91       	pop	r28
    14d2:	df 91       	pop	r29
    14d4:	08 95       	ret

000014d6 <DIO_enumSetPortDir>:
    =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
    =>Copy_u8Direction  --> Port direction [ DIO_PORT_OUTPUT , DIO_PORT_INPUT ]
 * return :  its status
 */
DIO_errorStatus DIO_enumSetPortDir(u8 Copy_u8PORT, u8 Copy_u8Direction)
{
    14d6:	df 93       	push	r29
    14d8:	cf 93       	push	r28
    14da:	00 d0       	rcall	.+0      	; 0x14dc <DIO_enumSetPortDir+0x6>
    14dc:	00 d0       	rcall	.+0      	; 0x14de <DIO_enumSetPortDir+0x8>
    14de:	0f 92       	push	r0
    14e0:	cd b7       	in	r28, 0x3d	; 61
    14e2:	de b7       	in	r29, 0x3e	; 62
    14e4:	8a 83       	std	Y+2, r24	; 0x02
    14e6:	6b 83       	std	Y+3, r22	; 0x03
  DIO_errorStatus LOC_enumState = DIO_OK;
    14e8:	81 e0       	ldi	r24, 0x01	; 1
    14ea:	89 83       	std	Y+1, r24	; 0x01
  if ((Copy_u8PORT <= DIO_PORTD))
    14ec:	8a 81       	ldd	r24, Y+2	; 0x02
    14ee:	84 30       	cpi	r24, 0x04	; 4
    14f0:	a8 f5       	brcc	.+106    	; 0x155c <DIO_enumSetPortDir+0x86>
  {
    switch (Copy_u8PORT)
    14f2:	8a 81       	ldd	r24, Y+2	; 0x02
    14f4:	28 2f       	mov	r18, r24
    14f6:	30 e0       	ldi	r19, 0x00	; 0
    14f8:	3d 83       	std	Y+5, r19	; 0x05
    14fa:	2c 83       	std	Y+4, r18	; 0x04
    14fc:	8c 81       	ldd	r24, Y+4	; 0x04
    14fe:	9d 81       	ldd	r25, Y+5	; 0x05
    1500:	81 30       	cpi	r24, 0x01	; 1
    1502:	91 05       	cpc	r25, r1
    1504:	d1 f0       	breq	.+52     	; 0x153a <DIO_enumSetPortDir+0x64>
    1506:	2c 81       	ldd	r18, Y+4	; 0x04
    1508:	3d 81       	ldd	r19, Y+5	; 0x05
    150a:	22 30       	cpi	r18, 0x02	; 2
    150c:	31 05       	cpc	r19, r1
    150e:	2c f4       	brge	.+10     	; 0x151a <DIO_enumSetPortDir+0x44>
    1510:	8c 81       	ldd	r24, Y+4	; 0x04
    1512:	9d 81       	ldd	r25, Y+5	; 0x05
    1514:	00 97       	sbiw	r24, 0x00	; 0
    1516:	61 f0       	breq	.+24     	; 0x1530 <DIO_enumSetPortDir+0x5a>
    1518:	1f c0       	rjmp	.+62     	; 0x1558 <DIO_enumSetPortDir+0x82>
    151a:	2c 81       	ldd	r18, Y+4	; 0x04
    151c:	3d 81       	ldd	r19, Y+5	; 0x05
    151e:	22 30       	cpi	r18, 0x02	; 2
    1520:	31 05       	cpc	r19, r1
    1522:	81 f0       	breq	.+32     	; 0x1544 <DIO_enumSetPortDir+0x6e>
    1524:	8c 81       	ldd	r24, Y+4	; 0x04
    1526:	9d 81       	ldd	r25, Y+5	; 0x05
    1528:	83 30       	cpi	r24, 0x03	; 3
    152a:	91 05       	cpc	r25, r1
    152c:	81 f0       	breq	.+32     	; 0x154e <DIO_enumSetPortDir+0x78>
    152e:	14 c0       	rjmp	.+40     	; 0x1558 <DIO_enumSetPortDir+0x82>
    {
    case DIO_PORTA:
      DDRA_REG = Copy_u8Direction;
    1530:	ea e3       	ldi	r30, 0x3A	; 58
    1532:	f0 e0       	ldi	r31, 0x00	; 0
    1534:	8b 81       	ldd	r24, Y+3	; 0x03
    1536:	80 83       	st	Z, r24
    1538:	12 c0       	rjmp	.+36     	; 0x155e <DIO_enumSetPortDir+0x88>
      break;
    case DIO_PORTB:
      DDRB_REG = Copy_u8Direction;
    153a:	e7 e3       	ldi	r30, 0x37	; 55
    153c:	f0 e0       	ldi	r31, 0x00	; 0
    153e:	8b 81       	ldd	r24, Y+3	; 0x03
    1540:	80 83       	st	Z, r24
    1542:	0d c0       	rjmp	.+26     	; 0x155e <DIO_enumSetPortDir+0x88>
      break;
    case DIO_PORTC:
      DDRC_REG = Copy_u8Direction;
    1544:	e4 e3       	ldi	r30, 0x34	; 52
    1546:	f0 e0       	ldi	r31, 0x00	; 0
    1548:	8b 81       	ldd	r24, Y+3	; 0x03
    154a:	80 83       	st	Z, r24
    154c:	08 c0       	rjmp	.+16     	; 0x155e <DIO_enumSetPortDir+0x88>
      break;
    case DIO_PORTD:
      DDRD_REG = Copy_u8Direction;
    154e:	e1 e3       	ldi	r30, 0x31	; 49
    1550:	f0 e0       	ldi	r31, 0x00	; 0
    1552:	8b 81       	ldd	r24, Y+3	; 0x03
    1554:	80 83       	st	Z, r24
    1556:	03 c0       	rjmp	.+6      	; 0x155e <DIO_enumSetPortDir+0x88>
      break;
    default:
      LOC_enumState = DIO_NOK;
    1558:	19 82       	std	Y+1, r1	; 0x01
    155a:	01 c0       	rjmp	.+2      	; 0x155e <DIO_enumSetPortDir+0x88>
      break;
    }
  }
  else
  {
    LOC_enumState = DIO_NOK;
    155c:	19 82       	std	Y+1, r1	; 0x01
  }
  return LOC_enumState;
    155e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1560:	0f 90       	pop	r0
    1562:	0f 90       	pop	r0
    1564:	0f 90       	pop	r0
    1566:	0f 90       	pop	r0
    1568:	0f 90       	pop	r0
    156a:	cf 91       	pop	r28
    156c:	df 91       	pop	r29
    156e:	08 95       	ret

00001570 <DIO_enumWritePortVal>:
      =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
    =>Copy_u8Value  --> The Value  [DIO_PORT_HIGH , DIO_PORT_LOW , Another Value]
 * return : its status
 */
DIO_errorStatus DIO_enumWritePortVal(u8 Copy_u8PORT, u8 Copy_u8Value)
{
    1570:	df 93       	push	r29
    1572:	cf 93       	push	r28
    1574:	00 d0       	rcall	.+0      	; 0x1576 <DIO_enumWritePortVal+0x6>
    1576:	00 d0       	rcall	.+0      	; 0x1578 <DIO_enumWritePortVal+0x8>
    1578:	0f 92       	push	r0
    157a:	cd b7       	in	r28, 0x3d	; 61
    157c:	de b7       	in	r29, 0x3e	; 62
    157e:	8a 83       	std	Y+2, r24	; 0x02
    1580:	6b 83       	std	Y+3, r22	; 0x03
  DIO_errorStatus LOC_enumState = DIO_OK;
    1582:	81 e0       	ldi	r24, 0x01	; 1
    1584:	89 83       	std	Y+1, r24	; 0x01
  if ((Copy_u8PORT <= DIO_PORTD) && ((Copy_u8Value <= 255) || (Copy_u8Value == DIO_PORT_LOW) || (Copy_u8Value == DIO_PORT_HIGH)))
    1586:	8a 81       	ldd	r24, Y+2	; 0x02
    1588:	84 30       	cpi	r24, 0x04	; 4
    158a:	a8 f5       	brcc	.+106    	; 0x15f6 <DIO_enumWritePortVal+0x86>
  {
    switch (Copy_u8PORT)
    158c:	8a 81       	ldd	r24, Y+2	; 0x02
    158e:	28 2f       	mov	r18, r24
    1590:	30 e0       	ldi	r19, 0x00	; 0
    1592:	3d 83       	std	Y+5, r19	; 0x05
    1594:	2c 83       	std	Y+4, r18	; 0x04
    1596:	8c 81       	ldd	r24, Y+4	; 0x04
    1598:	9d 81       	ldd	r25, Y+5	; 0x05
    159a:	81 30       	cpi	r24, 0x01	; 1
    159c:	91 05       	cpc	r25, r1
    159e:	d1 f0       	breq	.+52     	; 0x15d4 <DIO_enumWritePortVal+0x64>
    15a0:	2c 81       	ldd	r18, Y+4	; 0x04
    15a2:	3d 81       	ldd	r19, Y+5	; 0x05
    15a4:	22 30       	cpi	r18, 0x02	; 2
    15a6:	31 05       	cpc	r19, r1
    15a8:	2c f4       	brge	.+10     	; 0x15b4 <DIO_enumWritePortVal+0x44>
    15aa:	8c 81       	ldd	r24, Y+4	; 0x04
    15ac:	9d 81       	ldd	r25, Y+5	; 0x05
    15ae:	00 97       	sbiw	r24, 0x00	; 0
    15b0:	61 f0       	breq	.+24     	; 0x15ca <DIO_enumWritePortVal+0x5a>
    15b2:	1f c0       	rjmp	.+62     	; 0x15f2 <DIO_enumWritePortVal+0x82>
    15b4:	2c 81       	ldd	r18, Y+4	; 0x04
    15b6:	3d 81       	ldd	r19, Y+5	; 0x05
    15b8:	22 30       	cpi	r18, 0x02	; 2
    15ba:	31 05       	cpc	r19, r1
    15bc:	81 f0       	breq	.+32     	; 0x15de <DIO_enumWritePortVal+0x6e>
    15be:	8c 81       	ldd	r24, Y+4	; 0x04
    15c0:	9d 81       	ldd	r25, Y+5	; 0x05
    15c2:	83 30       	cpi	r24, 0x03	; 3
    15c4:	91 05       	cpc	r25, r1
    15c6:	81 f0       	breq	.+32     	; 0x15e8 <DIO_enumWritePortVal+0x78>
    15c8:	14 c0       	rjmp	.+40     	; 0x15f2 <DIO_enumWritePortVal+0x82>
    {
    case DIO_PORTA:
      PORTA_REG= Copy_u8Value;
    15ca:	eb e3       	ldi	r30, 0x3B	; 59
    15cc:	f0 e0       	ldi	r31, 0x00	; 0
    15ce:	8b 81       	ldd	r24, Y+3	; 0x03
    15d0:	80 83       	st	Z, r24
    15d2:	12 c0       	rjmp	.+36     	; 0x15f8 <DIO_enumWritePortVal+0x88>
      break;
    case DIO_PORTB:
      PORTB_REG = Copy_u8Value;
    15d4:	e8 e3       	ldi	r30, 0x38	; 56
    15d6:	f0 e0       	ldi	r31, 0x00	; 0
    15d8:	8b 81       	ldd	r24, Y+3	; 0x03
    15da:	80 83       	st	Z, r24
    15dc:	0d c0       	rjmp	.+26     	; 0x15f8 <DIO_enumWritePortVal+0x88>
      break;
    case DIO_PORTC:
      PORTC_REG = Copy_u8Value;
    15de:	e5 e3       	ldi	r30, 0x35	; 53
    15e0:	f0 e0       	ldi	r31, 0x00	; 0
    15e2:	8b 81       	ldd	r24, Y+3	; 0x03
    15e4:	80 83       	st	Z, r24
    15e6:	08 c0       	rjmp	.+16     	; 0x15f8 <DIO_enumWritePortVal+0x88>
      break;
    case DIO_PORTD:
      PORTD_REG = Copy_u8Value;
    15e8:	e2 e3       	ldi	r30, 0x32	; 50
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	8b 81       	ldd	r24, Y+3	; 0x03
    15ee:	80 83       	st	Z, r24
    15f0:	03 c0       	rjmp	.+6      	; 0x15f8 <DIO_enumWritePortVal+0x88>
      break;
    default:
      LOC_enumState = DIO_NOK;
    15f2:	19 82       	std	Y+1, r1	; 0x01
    15f4:	01 c0       	rjmp	.+2      	; 0x15f8 <DIO_enumWritePortVal+0x88>
      break;
    }
  }
  else
  {
    LOC_enumState = DIO_NOK;
    15f6:	19 82       	std	Y+1, r1	; 0x01
  }
  return LOC_enumState;
    15f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    15fa:	0f 90       	pop	r0
    15fc:	0f 90       	pop	r0
    15fe:	0f 90       	pop	r0
    1600:	0f 90       	pop	r0
    1602:	0f 90       	pop	r0
    1604:	cf 91       	pop	r28
    1606:	df 91       	pop	r29
    1608:	08 95       	ret

0000160a <DIO_enumReadPorVal>:
    =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
    => *Copy_PtrData  --> pointer to recieve the port value
 * return : its status and recieve Port Value in pointer
 */
DIO_errorStatus DIO_enumReadPorVal(u8 Copy_u8PORT, u8 *Copy_Pu8Data)
{
    160a:	df 93       	push	r29
    160c:	cf 93       	push	r28
    160e:	cd b7       	in	r28, 0x3d	; 61
    1610:	de b7       	in	r29, 0x3e	; 62
    1612:	27 97       	sbiw	r28, 0x07	; 7
    1614:	0f b6       	in	r0, 0x3f	; 63
    1616:	f8 94       	cli
    1618:	de bf       	out	0x3e, r29	; 62
    161a:	0f be       	out	0x3f, r0	; 63
    161c:	cd bf       	out	0x3d, r28	; 61
    161e:	8a 83       	std	Y+2, r24	; 0x02
    1620:	7c 83       	std	Y+4, r23	; 0x04
    1622:	6b 83       	std	Y+3, r22	; 0x03
  DIO_errorStatus LOC_enumState = DIO_OK;
    1624:	81 e0       	ldi	r24, 0x01	; 1
    1626:	89 83       	std	Y+1, r24	; 0x01

  if ((Copy_u8PORT <= DIO_PORTD))
    1628:	8a 81       	ldd	r24, Y+2	; 0x02
    162a:	84 30       	cpi	r24, 0x04	; 4
    162c:	08 f0       	brcs	.+2      	; 0x1630 <DIO_enumReadPorVal+0x26>
    162e:	3f c0       	rjmp	.+126    	; 0x16ae <DIO_enumReadPorVal+0xa4>
  {
    switch (Copy_u8PORT)
    1630:	8a 81       	ldd	r24, Y+2	; 0x02
    1632:	28 2f       	mov	r18, r24
    1634:	30 e0       	ldi	r19, 0x00	; 0
    1636:	3f 83       	std	Y+7, r19	; 0x07
    1638:	2e 83       	std	Y+6, r18	; 0x06
    163a:	8e 81       	ldd	r24, Y+6	; 0x06
    163c:	9f 81       	ldd	r25, Y+7	; 0x07
    163e:	81 30       	cpi	r24, 0x01	; 1
    1640:	91 05       	cpc	r25, r1
    1642:	e1 f0       	breq	.+56     	; 0x167c <DIO_enumReadPorVal+0x72>
    1644:	2e 81       	ldd	r18, Y+6	; 0x06
    1646:	3f 81       	ldd	r19, Y+7	; 0x07
    1648:	22 30       	cpi	r18, 0x02	; 2
    164a:	31 05       	cpc	r19, r1
    164c:	2c f4       	brge	.+10     	; 0x1658 <DIO_enumReadPorVal+0x4e>
    164e:	8e 81       	ldd	r24, Y+6	; 0x06
    1650:	9f 81       	ldd	r25, Y+7	; 0x07
    1652:	00 97       	sbiw	r24, 0x00	; 0
    1654:	61 f0       	breq	.+24     	; 0x166e <DIO_enumReadPorVal+0x64>
    1656:	27 c0       	rjmp	.+78     	; 0x16a6 <DIO_enumReadPorVal+0x9c>
    1658:	2e 81       	ldd	r18, Y+6	; 0x06
    165a:	3f 81       	ldd	r19, Y+7	; 0x07
    165c:	22 30       	cpi	r18, 0x02	; 2
    165e:	31 05       	cpc	r19, r1
    1660:	a1 f0       	breq	.+40     	; 0x168a <DIO_enumReadPorVal+0x80>
    1662:	8e 81       	ldd	r24, Y+6	; 0x06
    1664:	9f 81       	ldd	r25, Y+7	; 0x07
    1666:	83 30       	cpi	r24, 0x03	; 3
    1668:	91 05       	cpc	r25, r1
    166a:	b1 f0       	breq	.+44     	; 0x1698 <DIO_enumReadPorVal+0x8e>
    166c:	1c c0       	rjmp	.+56     	; 0x16a6 <DIO_enumReadPorVal+0x9c>
    {
    case DIO_PORTA:
      *Copy_Pu8Data = PINA_REG;
    166e:	e9 e3       	ldi	r30, 0x39	; 57
    1670:	f0 e0       	ldi	r31, 0x00	; 0
    1672:	80 81       	ld	r24, Z
    1674:	eb 81       	ldd	r30, Y+3	; 0x03
    1676:	fc 81       	ldd	r31, Y+4	; 0x04
    1678:	80 83       	st	Z, r24
    167a:	16 c0       	rjmp	.+44     	; 0x16a8 <DIO_enumReadPorVal+0x9e>
      break;
    case DIO_PORTB:
      *Copy_Pu8Data = PINB_REG;
    167c:	e6 e3       	ldi	r30, 0x36	; 54
    167e:	f0 e0       	ldi	r31, 0x00	; 0
    1680:	80 81       	ld	r24, Z
    1682:	eb 81       	ldd	r30, Y+3	; 0x03
    1684:	fc 81       	ldd	r31, Y+4	; 0x04
    1686:	80 83       	st	Z, r24
    1688:	0f c0       	rjmp	.+30     	; 0x16a8 <DIO_enumReadPorVal+0x9e>
      break;
    case DIO_PORTC:
      *Copy_Pu8Data = PINC_REG;
    168a:	e3 e3       	ldi	r30, 0x33	; 51
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	80 81       	ld	r24, Z
    1690:	eb 81       	ldd	r30, Y+3	; 0x03
    1692:	fc 81       	ldd	r31, Y+4	; 0x04
    1694:	80 83       	st	Z, r24
    1696:	08 c0       	rjmp	.+16     	; 0x16a8 <DIO_enumReadPorVal+0x9e>
      break;
    case DIO_PORTD:
      *Copy_Pu8Data = PIND_REG;
    1698:	e0 e3       	ldi	r30, 0x30	; 48
    169a:	f0 e0       	ldi	r31, 0x00	; 0
    169c:	80 81       	ld	r24, Z
    169e:	eb 81       	ldd	r30, Y+3	; 0x03
    16a0:	fc 81       	ldd	r31, Y+4	; 0x04
    16a2:	80 83       	st	Z, r24
    16a4:	01 c0       	rjmp	.+2      	; 0x16a8 <DIO_enumReadPorVal+0x9e>
      break;
    default:
      LOC_enumState = DIO_NOK;
    16a6:	19 82       	std	Y+1, r1	; 0x01
      break;
    }
    return LOC_enumState;
    16a8:	99 81       	ldd	r25, Y+1	; 0x01
    16aa:	9d 83       	std	Y+5, r25	; 0x05
    16ac:	03 c0       	rjmp	.+6      	; 0x16b4 <DIO_enumReadPorVal+0xaa>
  }
  else
  {
    LOC_enumState = DIO_NOK;
    16ae:	19 82       	std	Y+1, r1	; 0x01
  }
  return LOC_enumState;
    16b0:	29 81       	ldd	r18, Y+1	; 0x01
    16b2:	2d 83       	std	Y+5, r18	; 0x05
    16b4:	8d 81       	ldd	r24, Y+5	; 0x05
}
    16b6:	27 96       	adiw	r28, 0x07	; 7
    16b8:	0f b6       	in	r0, 0x3f	; 63
    16ba:	f8 94       	cli
    16bc:	de bf       	out	0x3e, r29	; 62
    16be:	0f be       	out	0x3f, r0	; 63
    16c0:	cd bf       	out	0x3d, r28	; 61
    16c2:	cf 91       	pop	r28
    16c4:	df 91       	pop	r29
    16c6:	08 95       	ret

000016c8 <DIO_enumTogglePortValue>:
 * Parameters :
    =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 * return : its status
 */
DIO_errorStatus DIO_enumTogglePortValue(u8 Copy_u8PORT)
{
    16c8:	df 93       	push	r29
    16ca:	cf 93       	push	r28
    16cc:	00 d0       	rcall	.+0      	; 0x16ce <DIO_enumTogglePortValue+0x6>
    16ce:	00 d0       	rcall	.+0      	; 0x16d0 <DIO_enumTogglePortValue+0x8>
    16d0:	cd b7       	in	r28, 0x3d	; 61
    16d2:	de b7       	in	r29, 0x3e	; 62
    16d4:	8a 83       	std	Y+2, r24	; 0x02
  DIO_errorStatus LOC_enumState = DIO_OK;
    16d6:	81 e0       	ldi	r24, 0x01	; 1
    16d8:	89 83       	std	Y+1, r24	; 0x01

  if (Copy_u8PORT <= DIO_PORTD)
    16da:	8a 81       	ldd	r24, Y+2	; 0x02
    16dc:	84 30       	cpi	r24, 0x04	; 4
    16de:	08 f0       	brcs	.+2      	; 0x16e2 <DIO_enumTogglePortValue+0x1a>
    16e0:	3f c0       	rjmp	.+126    	; 0x1760 <DIO_enumTogglePortValue+0x98>
  {
    switch (Copy_u8PORT)
    16e2:	8a 81       	ldd	r24, Y+2	; 0x02
    16e4:	28 2f       	mov	r18, r24
    16e6:	30 e0       	ldi	r19, 0x00	; 0
    16e8:	3c 83       	std	Y+4, r19	; 0x04
    16ea:	2b 83       	std	Y+3, r18	; 0x03
    16ec:	8b 81       	ldd	r24, Y+3	; 0x03
    16ee:	9c 81       	ldd	r25, Y+4	; 0x04
    16f0:	81 30       	cpi	r24, 0x01	; 1
    16f2:	91 05       	cpc	r25, r1
    16f4:	e9 f0       	breq	.+58     	; 0x1730 <DIO_enumTogglePortValue+0x68>
    16f6:	2b 81       	ldd	r18, Y+3	; 0x03
    16f8:	3c 81       	ldd	r19, Y+4	; 0x04
    16fa:	22 30       	cpi	r18, 0x02	; 2
    16fc:	31 05       	cpc	r19, r1
    16fe:	2c f4       	brge	.+10     	; 0x170a <DIO_enumTogglePortValue+0x42>
    1700:	8b 81       	ldd	r24, Y+3	; 0x03
    1702:	9c 81       	ldd	r25, Y+4	; 0x04
    1704:	00 97       	sbiw	r24, 0x00	; 0
    1706:	61 f0       	breq	.+24     	; 0x1720 <DIO_enumTogglePortValue+0x58>
    1708:	2c c0       	rjmp	.+88     	; 0x1762 <DIO_enumTogglePortValue+0x9a>
    170a:	2b 81       	ldd	r18, Y+3	; 0x03
    170c:	3c 81       	ldd	r19, Y+4	; 0x04
    170e:	22 30       	cpi	r18, 0x02	; 2
    1710:	31 05       	cpc	r19, r1
    1712:	b1 f0       	breq	.+44     	; 0x1740 <DIO_enumTogglePortValue+0x78>
    1714:	8b 81       	ldd	r24, Y+3	; 0x03
    1716:	9c 81       	ldd	r25, Y+4	; 0x04
    1718:	83 30       	cpi	r24, 0x03	; 3
    171a:	91 05       	cpc	r25, r1
    171c:	c9 f0       	breq	.+50     	; 0x1750 <DIO_enumTogglePortValue+0x88>
    171e:	21 c0       	rjmp	.+66     	; 0x1762 <DIO_enumTogglePortValue+0x9a>
    {
    case DIO_PORTA:
      PORTA_REG = ~PORTA_REG;
    1720:	ab e3       	ldi	r26, 0x3B	; 59
    1722:	b0 e0       	ldi	r27, 0x00	; 0
    1724:	eb e3       	ldi	r30, 0x3B	; 59
    1726:	f0 e0       	ldi	r31, 0x00	; 0
    1728:	80 81       	ld	r24, Z
    172a:	80 95       	com	r24
    172c:	8c 93       	st	X, r24
    172e:	19 c0       	rjmp	.+50     	; 0x1762 <DIO_enumTogglePortValue+0x9a>
      break;
    case DIO_PORTB:
      PORTB_REG = ~PORTB_REG;
    1730:	a8 e3       	ldi	r26, 0x38	; 56
    1732:	b0 e0       	ldi	r27, 0x00	; 0
    1734:	e8 e3       	ldi	r30, 0x38	; 56
    1736:	f0 e0       	ldi	r31, 0x00	; 0
    1738:	80 81       	ld	r24, Z
    173a:	80 95       	com	r24
    173c:	8c 93       	st	X, r24
    173e:	11 c0       	rjmp	.+34     	; 0x1762 <DIO_enumTogglePortValue+0x9a>
      break;
    case DIO_PORTC:
      PORTC_REG = ~PORTC_REG;
    1740:	a5 e3       	ldi	r26, 0x35	; 53
    1742:	b0 e0       	ldi	r27, 0x00	; 0
    1744:	e5 e3       	ldi	r30, 0x35	; 53
    1746:	f0 e0       	ldi	r31, 0x00	; 0
    1748:	80 81       	ld	r24, Z
    174a:	80 95       	com	r24
    174c:	8c 93       	st	X, r24
    174e:	09 c0       	rjmp	.+18     	; 0x1762 <DIO_enumTogglePortValue+0x9a>
      break;
    case DIO_PORTD:
      PORTD_REG = ~PORTD_REG;
    1750:	a2 e3       	ldi	r26, 0x32	; 50
    1752:	b0 e0       	ldi	r27, 0x00	; 0
    1754:	e2 e3       	ldi	r30, 0x32	; 50
    1756:	f0 e0       	ldi	r31, 0x00	; 0
    1758:	80 81       	ld	r24, Z
    175a:	80 95       	com	r24
    175c:	8c 93       	st	X, r24
    175e:	01 c0       	rjmp	.+2      	; 0x1762 <DIO_enumTogglePortValue+0x9a>
      break;
    }
  }
  else
  {
    LOC_enumState = DIO_NOK;
    1760:	19 82       	std	Y+1, r1	; 0x01
  }
  return LOC_enumState;
    1762:	89 81       	ldd	r24, Y+1	; 0x01
}
    1764:	0f 90       	pop	r0
    1766:	0f 90       	pop	r0
    1768:	0f 90       	pop	r0
    176a:	0f 90       	pop	r0
    176c:	cf 91       	pop	r28
    176e:	df 91       	pop	r29
    1770:	08 95       	ret

00001772 <DIO_vWriteLowNibble>:
 *Hint1 : Low Nibbles = Least Pins [0:3]
 *Hint2 : This Function also take the first 4 bits from the value (#) => xxxx#### AND put it in low nobbles
 *
 */
DIO_errorStatus DIO_vWriteLowNibble(u8 Copy_u8PORT, u8 value)
{
    1772:	df 93       	push	r29
    1774:	cf 93       	push	r28
    1776:	00 d0       	rcall	.+0      	; 0x1778 <DIO_vWriteLowNibble+0x6>
    1778:	00 d0       	rcall	.+0      	; 0x177a <DIO_vWriteLowNibble+0x8>
    177a:	0f 92       	push	r0
    177c:	cd b7       	in	r28, 0x3d	; 61
    177e:	de b7       	in	r29, 0x3e	; 62
    1780:	8a 83       	std	Y+2, r24	; 0x02
    1782:	6b 83       	std	Y+3, r22	; 0x03
  DIO_errorStatus LOC_enumState = DIO_OK;
    1784:	81 e0       	ldi	r24, 0x01	; 1
    1786:	89 83       	std	Y+1, r24	; 0x01

  if ((Copy_u8PORT <= DIO_PORTD))
    1788:	8a 81       	ldd	r24, Y+2	; 0x02
    178a:	84 30       	cpi	r24, 0x04	; 4
    178c:	08 f0       	brcs	.+2      	; 0x1790 <DIO_vWriteLowNibble+0x1e>
    178e:	62 c0       	rjmp	.+196    	; 0x1854 <DIO_vWriteLowNibble+0xe2>
  {
    value &= 0x0F;
    1790:	8b 81       	ldd	r24, Y+3	; 0x03
    1792:	8f 70       	andi	r24, 0x0F	; 15
    1794:	8b 83       	std	Y+3, r24	; 0x03
    switch (Copy_u8PORT)
    1796:	8a 81       	ldd	r24, Y+2	; 0x02
    1798:	28 2f       	mov	r18, r24
    179a:	30 e0       	ldi	r19, 0x00	; 0
    179c:	3d 83       	std	Y+5, r19	; 0x05
    179e:	2c 83       	std	Y+4, r18	; 0x04
    17a0:	8c 81       	ldd	r24, Y+4	; 0x04
    17a2:	9d 81       	ldd	r25, Y+5	; 0x05
    17a4:	81 30       	cpi	r24, 0x01	; 1
    17a6:	91 05       	cpc	r25, r1
    17a8:	29 f1       	breq	.+74     	; 0x17f4 <DIO_vWriteLowNibble+0x82>
    17aa:	2c 81       	ldd	r18, Y+4	; 0x04
    17ac:	3d 81       	ldd	r19, Y+5	; 0x05
    17ae:	22 30       	cpi	r18, 0x02	; 2
    17b0:	31 05       	cpc	r19, r1
    17b2:	2c f4       	brge	.+10     	; 0x17be <DIO_vWriteLowNibble+0x4c>
    17b4:	8c 81       	ldd	r24, Y+4	; 0x04
    17b6:	9d 81       	ldd	r25, Y+5	; 0x05
    17b8:	00 97       	sbiw	r24, 0x00	; 0
    17ba:	61 f0       	breq	.+24     	; 0x17d4 <DIO_vWriteLowNibble+0x62>
    17bc:	4c c0       	rjmp	.+152    	; 0x1856 <DIO_vWriteLowNibble+0xe4>
    17be:	2c 81       	ldd	r18, Y+4	; 0x04
    17c0:	3d 81       	ldd	r19, Y+5	; 0x05
    17c2:	22 30       	cpi	r18, 0x02	; 2
    17c4:	31 05       	cpc	r19, r1
    17c6:	31 f1       	breq	.+76     	; 0x1814 <DIO_vWriteLowNibble+0xa2>
    17c8:	8c 81       	ldd	r24, Y+4	; 0x04
    17ca:	9d 81       	ldd	r25, Y+5	; 0x05
    17cc:	83 30       	cpi	r24, 0x03	; 3
    17ce:	91 05       	cpc	r25, r1
    17d0:	89 f1       	breq	.+98     	; 0x1834 <DIO_vWriteLowNibble+0xc2>
    17d2:	41 c0       	rjmp	.+130    	; 0x1856 <DIO_vWriteLowNibble+0xe4>
    {
    case DIO_PORTA:
      PORTA_REG &= 0xF0; // Set only the high nibble of the port A by the given value
    17d4:	ab e3       	ldi	r26, 0x3B	; 59
    17d6:	b0 e0       	ldi	r27, 0x00	; 0
    17d8:	eb e3       	ldi	r30, 0x3B	; 59
    17da:	f0 e0       	ldi	r31, 0x00	; 0
    17dc:	80 81       	ld	r24, Z
    17de:	80 7f       	andi	r24, 0xF0	; 240
    17e0:	8c 93       	st	X, r24
      PORTA_REG |= value;
    17e2:	ab e3       	ldi	r26, 0x3B	; 59
    17e4:	b0 e0       	ldi	r27, 0x00	; 0
    17e6:	eb e3       	ldi	r30, 0x3B	; 59
    17e8:	f0 e0       	ldi	r31, 0x00	; 0
    17ea:	90 81       	ld	r25, Z
    17ec:	8b 81       	ldd	r24, Y+3	; 0x03
    17ee:	89 2b       	or	r24, r25
    17f0:	8c 93       	st	X, r24
    17f2:	31 c0       	rjmp	.+98     	; 0x1856 <DIO_vWriteLowNibble+0xe4>
      break;
    case DIO_PORTB:
      PORTB_REG &= 0xF0; // Set only the high nibble of the port B by the given value
    17f4:	a8 e3       	ldi	r26, 0x38	; 56
    17f6:	b0 e0       	ldi	r27, 0x00	; 0
    17f8:	e8 e3       	ldi	r30, 0x38	; 56
    17fa:	f0 e0       	ldi	r31, 0x00	; 0
    17fc:	80 81       	ld	r24, Z
    17fe:	80 7f       	andi	r24, 0xF0	; 240
    1800:	8c 93       	st	X, r24
      PORTB_REG |= value;
    1802:	a8 e3       	ldi	r26, 0x38	; 56
    1804:	b0 e0       	ldi	r27, 0x00	; 0
    1806:	e8 e3       	ldi	r30, 0x38	; 56
    1808:	f0 e0       	ldi	r31, 0x00	; 0
    180a:	90 81       	ld	r25, Z
    180c:	8b 81       	ldd	r24, Y+3	; 0x03
    180e:	89 2b       	or	r24, r25
    1810:	8c 93       	st	X, r24
    1812:	21 c0       	rjmp	.+66     	; 0x1856 <DIO_vWriteLowNibble+0xe4>
      break;
    case DIO_PORTC:
      PORTC_REG &= 0xF0; // Set only the high nibble of the port C by the given value
    1814:	a5 e3       	ldi	r26, 0x35	; 53
    1816:	b0 e0       	ldi	r27, 0x00	; 0
    1818:	e5 e3       	ldi	r30, 0x35	; 53
    181a:	f0 e0       	ldi	r31, 0x00	; 0
    181c:	80 81       	ld	r24, Z
    181e:	80 7f       	andi	r24, 0xF0	; 240
    1820:	8c 93       	st	X, r24
      PORTC_REG |= value;
    1822:	a5 e3       	ldi	r26, 0x35	; 53
    1824:	b0 e0       	ldi	r27, 0x00	; 0
    1826:	e5 e3       	ldi	r30, 0x35	; 53
    1828:	f0 e0       	ldi	r31, 0x00	; 0
    182a:	90 81       	ld	r25, Z
    182c:	8b 81       	ldd	r24, Y+3	; 0x03
    182e:	89 2b       	or	r24, r25
    1830:	8c 93       	st	X, r24
    1832:	11 c0       	rjmp	.+34     	; 0x1856 <DIO_vWriteLowNibble+0xe4>
      break;
    case DIO_PORTD:
      PORTD_REG &= 0xF0; // Set only the high nibble of the port D by the given value
    1834:	a2 e3       	ldi	r26, 0x32	; 50
    1836:	b0 e0       	ldi	r27, 0x00	; 0
    1838:	e2 e3       	ldi	r30, 0x32	; 50
    183a:	f0 e0       	ldi	r31, 0x00	; 0
    183c:	80 81       	ld	r24, Z
    183e:	80 7f       	andi	r24, 0xF0	; 240
    1840:	8c 93       	st	X, r24
      PORTD_REG |= value;
    1842:	a2 e3       	ldi	r26, 0x32	; 50
    1844:	b0 e0       	ldi	r27, 0x00	; 0
    1846:	e2 e3       	ldi	r30, 0x32	; 50
    1848:	f0 e0       	ldi	r31, 0x00	; 0
    184a:	90 81       	ld	r25, Z
    184c:	8b 81       	ldd	r24, Y+3	; 0x03
    184e:	89 2b       	or	r24, r25
    1850:	8c 93       	st	X, r24
    1852:	01 c0       	rjmp	.+2      	; 0x1856 <DIO_vWriteLowNibble+0xe4>
    }
  }

  else
  {
    LOC_enumState = DIO_NOK;
    1854:	19 82       	std	Y+1, r1	; 0x01
  }

  return LOC_enumState;
    1856:	89 81       	ldd	r24, Y+1	; 0x01
}
    1858:	0f 90       	pop	r0
    185a:	0f 90       	pop	r0
    185c:	0f 90       	pop	r0
    185e:	0f 90       	pop	r0
    1860:	0f 90       	pop	r0
    1862:	cf 91       	pop	r28
    1864:	df 91       	pop	r29
    1866:	08 95       	ret

00001868 <DIO_vWriteHighNibble>:
 *Hint1 : High Nibbles = Most Pins [4:7]
 *Hint2 : This Function take the first 4 bits from the value (#) => xxxx#### AND put it in high nobbles
 *
 */
DIO_errorStatus DIO_vWriteHighNibble(u8 Copy_u8PORT, u8 value)
{
    1868:	df 93       	push	r29
    186a:	cf 93       	push	r28
    186c:	00 d0       	rcall	.+0      	; 0x186e <DIO_vWriteHighNibble+0x6>
    186e:	00 d0       	rcall	.+0      	; 0x1870 <DIO_vWriteHighNibble+0x8>
    1870:	0f 92       	push	r0
    1872:	cd b7       	in	r28, 0x3d	; 61
    1874:	de b7       	in	r29, 0x3e	; 62
    1876:	8a 83       	std	Y+2, r24	; 0x02
    1878:	6b 83       	std	Y+3, r22	; 0x03
  DIO_errorStatus LOC_enumState = DIO_OK;
    187a:	81 e0       	ldi	r24, 0x01	; 1
    187c:	89 83       	std	Y+1, r24	; 0x01

  if ((Copy_u8PORT <= DIO_PORTD))
    187e:	8a 81       	ldd	r24, Y+2	; 0x02
    1880:	84 30       	cpi	r24, 0x04	; 4
    1882:	08 f0       	brcs	.+2      	; 0x1886 <DIO_vWriteHighNibble+0x1e>
    1884:	63 c0       	rjmp	.+198    	; 0x194c <DIO_vWriteHighNibble+0xe4>
  {
    value <<= 4;
    1886:	8b 81       	ldd	r24, Y+3	; 0x03
    1888:	82 95       	swap	r24
    188a:	80 7f       	andi	r24, 0xF0	; 240
    188c:	8b 83       	std	Y+3, r24	; 0x03
    switch (Copy_u8PORT)
    188e:	8a 81       	ldd	r24, Y+2	; 0x02
    1890:	28 2f       	mov	r18, r24
    1892:	30 e0       	ldi	r19, 0x00	; 0
    1894:	3d 83       	std	Y+5, r19	; 0x05
    1896:	2c 83       	std	Y+4, r18	; 0x04
    1898:	8c 81       	ldd	r24, Y+4	; 0x04
    189a:	9d 81       	ldd	r25, Y+5	; 0x05
    189c:	81 30       	cpi	r24, 0x01	; 1
    189e:	91 05       	cpc	r25, r1
    18a0:	29 f1       	breq	.+74     	; 0x18ec <DIO_vWriteHighNibble+0x84>
    18a2:	2c 81       	ldd	r18, Y+4	; 0x04
    18a4:	3d 81       	ldd	r19, Y+5	; 0x05
    18a6:	22 30       	cpi	r18, 0x02	; 2
    18a8:	31 05       	cpc	r19, r1
    18aa:	2c f4       	brge	.+10     	; 0x18b6 <DIO_vWriteHighNibble+0x4e>
    18ac:	8c 81       	ldd	r24, Y+4	; 0x04
    18ae:	9d 81       	ldd	r25, Y+5	; 0x05
    18b0:	00 97       	sbiw	r24, 0x00	; 0
    18b2:	61 f0       	breq	.+24     	; 0x18cc <DIO_vWriteHighNibble+0x64>
    18b4:	4c c0       	rjmp	.+152    	; 0x194e <DIO_vWriteHighNibble+0xe6>
    18b6:	2c 81       	ldd	r18, Y+4	; 0x04
    18b8:	3d 81       	ldd	r19, Y+5	; 0x05
    18ba:	22 30       	cpi	r18, 0x02	; 2
    18bc:	31 05       	cpc	r19, r1
    18be:	31 f1       	breq	.+76     	; 0x190c <DIO_vWriteHighNibble+0xa4>
    18c0:	8c 81       	ldd	r24, Y+4	; 0x04
    18c2:	9d 81       	ldd	r25, Y+5	; 0x05
    18c4:	83 30       	cpi	r24, 0x03	; 3
    18c6:	91 05       	cpc	r25, r1
    18c8:	89 f1       	breq	.+98     	; 0x192c <DIO_vWriteHighNibble+0xc4>
    18ca:	41 c0       	rjmp	.+130    	; 0x194e <DIO_vWriteHighNibble+0xe6>
    {
    case DIO_PORTA:
      PORTA_REG &= 0x0F;
    18cc:	ab e3       	ldi	r26, 0x3B	; 59
    18ce:	b0 e0       	ldi	r27, 0x00	; 0
    18d0:	eb e3       	ldi	r30, 0x3B	; 59
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	80 81       	ld	r24, Z
    18d6:	8f 70       	andi	r24, 0x0F	; 15
    18d8:	8c 93       	st	X, r24
      PORTA_REG|= value;
    18da:	ab e3       	ldi	r26, 0x3B	; 59
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	eb e3       	ldi	r30, 0x3B	; 59
    18e0:	f0 e0       	ldi	r31, 0x00	; 0
    18e2:	90 81       	ld	r25, Z
    18e4:	8b 81       	ldd	r24, Y+3	; 0x03
    18e6:	89 2b       	or	r24, r25
    18e8:	8c 93       	st	X, r24
    18ea:	31 c0       	rjmp	.+98     	; 0x194e <DIO_vWriteHighNibble+0xe6>
      break;
    case DIO_PORTB:
      PORTB_REG &= 0x0F;
    18ec:	a8 e3       	ldi	r26, 0x38	; 56
    18ee:	b0 e0       	ldi	r27, 0x00	; 0
    18f0:	e8 e3       	ldi	r30, 0x38	; 56
    18f2:	f0 e0       	ldi	r31, 0x00	; 0
    18f4:	80 81       	ld	r24, Z
    18f6:	8f 70       	andi	r24, 0x0F	; 15
    18f8:	8c 93       	st	X, r24
      PORTB_REG |= value;
    18fa:	a8 e3       	ldi	r26, 0x38	; 56
    18fc:	b0 e0       	ldi	r27, 0x00	; 0
    18fe:	e8 e3       	ldi	r30, 0x38	; 56
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	90 81       	ld	r25, Z
    1904:	8b 81       	ldd	r24, Y+3	; 0x03
    1906:	89 2b       	or	r24, r25
    1908:	8c 93       	st	X, r24
    190a:	21 c0       	rjmp	.+66     	; 0x194e <DIO_vWriteHighNibble+0xe6>
      break;
    case DIO_PORTC:
      PORTC_REG &= 0x0F;
    190c:	a5 e3       	ldi	r26, 0x35	; 53
    190e:	b0 e0       	ldi	r27, 0x00	; 0
    1910:	e5 e3       	ldi	r30, 0x35	; 53
    1912:	f0 e0       	ldi	r31, 0x00	; 0
    1914:	80 81       	ld	r24, Z
    1916:	8f 70       	andi	r24, 0x0F	; 15
    1918:	8c 93       	st	X, r24
      PORTC_REG |= value;
    191a:	a5 e3       	ldi	r26, 0x35	; 53
    191c:	b0 e0       	ldi	r27, 0x00	; 0
    191e:	e5 e3       	ldi	r30, 0x35	; 53
    1920:	f0 e0       	ldi	r31, 0x00	; 0
    1922:	90 81       	ld	r25, Z
    1924:	8b 81       	ldd	r24, Y+3	; 0x03
    1926:	89 2b       	or	r24, r25
    1928:	8c 93       	st	X, r24
    192a:	11 c0       	rjmp	.+34     	; 0x194e <DIO_vWriteHighNibble+0xe6>
      break;
    case DIO_PORTD:
      PORTD_REG &= 0x0F;
    192c:	a2 e3       	ldi	r26, 0x32	; 50
    192e:	b0 e0       	ldi	r27, 0x00	; 0
    1930:	e2 e3       	ldi	r30, 0x32	; 50
    1932:	f0 e0       	ldi	r31, 0x00	; 0
    1934:	80 81       	ld	r24, Z
    1936:	8f 70       	andi	r24, 0x0F	; 15
    1938:	8c 93       	st	X, r24
      PORTD_REG |= value;
    193a:	a2 e3       	ldi	r26, 0x32	; 50
    193c:	b0 e0       	ldi	r27, 0x00	; 0
    193e:	e2 e3       	ldi	r30, 0x32	; 50
    1940:	f0 e0       	ldi	r31, 0x00	; 0
    1942:	90 81       	ld	r25, Z
    1944:	8b 81       	ldd	r24, Y+3	; 0x03
    1946:	89 2b       	or	r24, r25
    1948:	8c 93       	st	X, r24
    194a:	01 c0       	rjmp	.+2      	; 0x194e <DIO_vWriteHighNibble+0xe6>
      break;
    }
  }
  else
  {
    LOC_enumState = DIO_NOK;
    194c:	19 82       	std	Y+1, r1	; 0x01
  }

  return LOC_enumState;
    194e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1950:	0f 90       	pop	r0
    1952:	0f 90       	pop	r0
    1954:	0f 90       	pop	r0
    1956:	0f 90       	pop	r0
    1958:	0f 90       	pop	r0
    195a:	cf 91       	pop	r28
    195c:	df 91       	pop	r29
    195e:	08 95       	ret

00001960 <DIO_vSetLowNibbleDir>:

/*___________________________________________________________________________________________________________________*/

DIO_errorStatus DIO_vSetLowNibbleDir(u8 Copy_u8PORT, u8 value)
{
    1960:	df 93       	push	r29
    1962:	cf 93       	push	r28
    1964:	00 d0       	rcall	.+0      	; 0x1966 <DIO_vSetLowNibbleDir+0x6>
    1966:	00 d0       	rcall	.+0      	; 0x1968 <DIO_vSetLowNibbleDir+0x8>
    1968:	0f 92       	push	r0
    196a:	cd b7       	in	r28, 0x3d	; 61
    196c:	de b7       	in	r29, 0x3e	; 62
    196e:	8a 83       	std	Y+2, r24	; 0x02
    1970:	6b 83       	std	Y+3, r22	; 0x03
  DIO_errorStatus LOC_enumState = DIO_OK;
    1972:	81 e0       	ldi	r24, 0x01	; 1
    1974:	89 83       	std	Y+1, r24	; 0x01

  if ((Copy_u8PORT <= DIO_PORTD))
    1976:	8a 81       	ldd	r24, Y+2	; 0x02
    1978:	84 30       	cpi	r24, 0x04	; 4
    197a:	08 f0       	brcs	.+2      	; 0x197e <DIO_vSetLowNibbleDir+0x1e>
    197c:	62 c0       	rjmp	.+196    	; 0x1a42 <DIO_vSetLowNibbleDir+0xe2>
  {
    value &= 0x0F;
    197e:	8b 81       	ldd	r24, Y+3	; 0x03
    1980:	8f 70       	andi	r24, 0x0F	; 15
    1982:	8b 83       	std	Y+3, r24	; 0x03
    switch (Copy_u8PORT)
    1984:	8a 81       	ldd	r24, Y+2	; 0x02
    1986:	28 2f       	mov	r18, r24
    1988:	30 e0       	ldi	r19, 0x00	; 0
    198a:	3d 83       	std	Y+5, r19	; 0x05
    198c:	2c 83       	std	Y+4, r18	; 0x04
    198e:	8c 81       	ldd	r24, Y+4	; 0x04
    1990:	9d 81       	ldd	r25, Y+5	; 0x05
    1992:	81 30       	cpi	r24, 0x01	; 1
    1994:	91 05       	cpc	r25, r1
    1996:	29 f1       	breq	.+74     	; 0x19e2 <DIO_vSetLowNibbleDir+0x82>
    1998:	2c 81       	ldd	r18, Y+4	; 0x04
    199a:	3d 81       	ldd	r19, Y+5	; 0x05
    199c:	22 30       	cpi	r18, 0x02	; 2
    199e:	31 05       	cpc	r19, r1
    19a0:	2c f4       	brge	.+10     	; 0x19ac <DIO_vSetLowNibbleDir+0x4c>
    19a2:	8c 81       	ldd	r24, Y+4	; 0x04
    19a4:	9d 81       	ldd	r25, Y+5	; 0x05
    19a6:	00 97       	sbiw	r24, 0x00	; 0
    19a8:	61 f0       	breq	.+24     	; 0x19c2 <DIO_vSetLowNibbleDir+0x62>
    19aa:	4c c0       	rjmp	.+152    	; 0x1a44 <DIO_vSetLowNibbleDir+0xe4>
    19ac:	2c 81       	ldd	r18, Y+4	; 0x04
    19ae:	3d 81       	ldd	r19, Y+5	; 0x05
    19b0:	22 30       	cpi	r18, 0x02	; 2
    19b2:	31 05       	cpc	r19, r1
    19b4:	31 f1       	breq	.+76     	; 0x1a02 <DIO_vSetLowNibbleDir+0xa2>
    19b6:	8c 81       	ldd	r24, Y+4	; 0x04
    19b8:	9d 81       	ldd	r25, Y+5	; 0x05
    19ba:	83 30       	cpi	r24, 0x03	; 3
    19bc:	91 05       	cpc	r25, r1
    19be:	89 f1       	breq	.+98     	; 0x1a22 <DIO_vSetLowNibbleDir+0xc2>
    19c0:	41 c0       	rjmp	.+130    	; 0x1a44 <DIO_vSetLowNibbleDir+0xe4>
    {
    case DIO_PORTA:
      DDRA_REG &= 0xF0; // Set only the high nibble of the port A by the given value
    19c2:	aa e3       	ldi	r26, 0x3A	; 58
    19c4:	b0 e0       	ldi	r27, 0x00	; 0
    19c6:	ea e3       	ldi	r30, 0x3A	; 58
    19c8:	f0 e0       	ldi	r31, 0x00	; 0
    19ca:	80 81       	ld	r24, Z
    19cc:	80 7f       	andi	r24, 0xF0	; 240
    19ce:	8c 93       	st	X, r24
      DDRA_REG |= value;
    19d0:	aa e3       	ldi	r26, 0x3A	; 58
    19d2:	b0 e0       	ldi	r27, 0x00	; 0
    19d4:	ea e3       	ldi	r30, 0x3A	; 58
    19d6:	f0 e0       	ldi	r31, 0x00	; 0
    19d8:	90 81       	ld	r25, Z
    19da:	8b 81       	ldd	r24, Y+3	; 0x03
    19dc:	89 2b       	or	r24, r25
    19de:	8c 93       	st	X, r24
    19e0:	31 c0       	rjmp	.+98     	; 0x1a44 <DIO_vSetLowNibbleDir+0xe4>
      break;
    case DIO_PORTB:
      DDRB_REG &= 0xF0; // Set only the high nibble of the port B by the given value
    19e2:	a7 e3       	ldi	r26, 0x37	; 55
    19e4:	b0 e0       	ldi	r27, 0x00	; 0
    19e6:	e7 e3       	ldi	r30, 0x37	; 55
    19e8:	f0 e0       	ldi	r31, 0x00	; 0
    19ea:	80 81       	ld	r24, Z
    19ec:	80 7f       	andi	r24, 0xF0	; 240
    19ee:	8c 93       	st	X, r24
      DDRB_REG |= value;
    19f0:	a7 e3       	ldi	r26, 0x37	; 55
    19f2:	b0 e0       	ldi	r27, 0x00	; 0
    19f4:	e7 e3       	ldi	r30, 0x37	; 55
    19f6:	f0 e0       	ldi	r31, 0x00	; 0
    19f8:	90 81       	ld	r25, Z
    19fa:	8b 81       	ldd	r24, Y+3	; 0x03
    19fc:	89 2b       	or	r24, r25
    19fe:	8c 93       	st	X, r24
    1a00:	21 c0       	rjmp	.+66     	; 0x1a44 <DIO_vSetLowNibbleDir+0xe4>
      break;
    case DIO_PORTC:
      DDRC_REG &= 0xF0; // Set only the high nibble of the port C by the given value
    1a02:	a4 e3       	ldi	r26, 0x34	; 52
    1a04:	b0 e0       	ldi	r27, 0x00	; 0
    1a06:	e4 e3       	ldi	r30, 0x34	; 52
    1a08:	f0 e0       	ldi	r31, 0x00	; 0
    1a0a:	80 81       	ld	r24, Z
    1a0c:	80 7f       	andi	r24, 0xF0	; 240
    1a0e:	8c 93       	st	X, r24
      DDRC_REG |= value;
    1a10:	a4 e3       	ldi	r26, 0x34	; 52
    1a12:	b0 e0       	ldi	r27, 0x00	; 0
    1a14:	e4 e3       	ldi	r30, 0x34	; 52
    1a16:	f0 e0       	ldi	r31, 0x00	; 0
    1a18:	90 81       	ld	r25, Z
    1a1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a1c:	89 2b       	or	r24, r25
    1a1e:	8c 93       	st	X, r24
    1a20:	11 c0       	rjmp	.+34     	; 0x1a44 <DIO_vSetLowNibbleDir+0xe4>
      break;
    case DIO_PORTD:
      DDRD_REG &= 0xF0; // Set only the high nibble of the port D by the given value
    1a22:	a1 e3       	ldi	r26, 0x31	; 49
    1a24:	b0 e0       	ldi	r27, 0x00	; 0
    1a26:	e1 e3       	ldi	r30, 0x31	; 49
    1a28:	f0 e0       	ldi	r31, 0x00	; 0
    1a2a:	80 81       	ld	r24, Z
    1a2c:	80 7f       	andi	r24, 0xF0	; 240
    1a2e:	8c 93       	st	X, r24
      DDRD_REG|= value;
    1a30:	a1 e3       	ldi	r26, 0x31	; 49
    1a32:	b0 e0       	ldi	r27, 0x00	; 0
    1a34:	e1 e3       	ldi	r30, 0x31	; 49
    1a36:	f0 e0       	ldi	r31, 0x00	; 0
    1a38:	90 81       	ld	r25, Z
    1a3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1a3c:	89 2b       	or	r24, r25
    1a3e:	8c 93       	st	X, r24
    1a40:	01 c0       	rjmp	.+2      	; 0x1a44 <DIO_vSetLowNibbleDir+0xe4>
    }
  }

  else
  {
    LOC_enumState = DIO_NOK;
    1a42:	19 82       	std	Y+1, r1	; 0x01
  }

  return LOC_enumState;
    1a44:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a46:	0f 90       	pop	r0
    1a48:	0f 90       	pop	r0
    1a4a:	0f 90       	pop	r0
    1a4c:	0f 90       	pop	r0
    1a4e:	0f 90       	pop	r0
    1a50:	cf 91       	pop	r28
    1a52:	df 91       	pop	r29
    1a54:	08 95       	ret

00001a56 <DIO_vSetHighNibbleDir>:

/*___________________________________________________________________________________________________________________*/

DIO_errorStatus DIO_vSetHighNibbleDir(u8 Copy_u8PORT, u8 value)
{
    1a56:	df 93       	push	r29
    1a58:	cf 93       	push	r28
    1a5a:	00 d0       	rcall	.+0      	; 0x1a5c <DIO_vSetHighNibbleDir+0x6>
    1a5c:	00 d0       	rcall	.+0      	; 0x1a5e <DIO_vSetHighNibbleDir+0x8>
    1a5e:	0f 92       	push	r0
    1a60:	cd b7       	in	r28, 0x3d	; 61
    1a62:	de b7       	in	r29, 0x3e	; 62
    1a64:	8a 83       	std	Y+2, r24	; 0x02
    1a66:	6b 83       	std	Y+3, r22	; 0x03
  DIO_errorStatus LOC_enumState = DIO_OK;
    1a68:	81 e0       	ldi	r24, 0x01	; 1
    1a6a:	89 83       	std	Y+1, r24	; 0x01

  if ((Copy_u8PORT <= DIO_PORTD))
    1a6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a6e:	84 30       	cpi	r24, 0x04	; 4
    1a70:	08 f0       	brcs	.+2      	; 0x1a74 <DIO_vSetHighNibbleDir+0x1e>
    1a72:	63 c0       	rjmp	.+198    	; 0x1b3a <DIO_vSetHighNibbleDir+0xe4>
  {
    value <<= 4;
    1a74:	8b 81       	ldd	r24, Y+3	; 0x03
    1a76:	82 95       	swap	r24
    1a78:	80 7f       	andi	r24, 0xF0	; 240
    1a7a:	8b 83       	std	Y+3, r24	; 0x03
    switch (Copy_u8PORT)
    1a7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7e:	28 2f       	mov	r18, r24
    1a80:	30 e0       	ldi	r19, 0x00	; 0
    1a82:	3d 83       	std	Y+5, r19	; 0x05
    1a84:	2c 83       	std	Y+4, r18	; 0x04
    1a86:	8c 81       	ldd	r24, Y+4	; 0x04
    1a88:	9d 81       	ldd	r25, Y+5	; 0x05
    1a8a:	81 30       	cpi	r24, 0x01	; 1
    1a8c:	91 05       	cpc	r25, r1
    1a8e:	29 f1       	breq	.+74     	; 0x1ada <DIO_vSetHighNibbleDir+0x84>
    1a90:	2c 81       	ldd	r18, Y+4	; 0x04
    1a92:	3d 81       	ldd	r19, Y+5	; 0x05
    1a94:	22 30       	cpi	r18, 0x02	; 2
    1a96:	31 05       	cpc	r19, r1
    1a98:	2c f4       	brge	.+10     	; 0x1aa4 <DIO_vSetHighNibbleDir+0x4e>
    1a9a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a9c:	9d 81       	ldd	r25, Y+5	; 0x05
    1a9e:	00 97       	sbiw	r24, 0x00	; 0
    1aa0:	61 f0       	breq	.+24     	; 0x1aba <DIO_vSetHighNibbleDir+0x64>
    1aa2:	4c c0       	rjmp	.+152    	; 0x1b3c <DIO_vSetHighNibbleDir+0xe6>
    1aa4:	2c 81       	ldd	r18, Y+4	; 0x04
    1aa6:	3d 81       	ldd	r19, Y+5	; 0x05
    1aa8:	22 30       	cpi	r18, 0x02	; 2
    1aaa:	31 05       	cpc	r19, r1
    1aac:	31 f1       	breq	.+76     	; 0x1afa <DIO_vSetHighNibbleDir+0xa4>
    1aae:	8c 81       	ldd	r24, Y+4	; 0x04
    1ab0:	9d 81       	ldd	r25, Y+5	; 0x05
    1ab2:	83 30       	cpi	r24, 0x03	; 3
    1ab4:	91 05       	cpc	r25, r1
    1ab6:	89 f1       	breq	.+98     	; 0x1b1a <DIO_vSetHighNibbleDir+0xc4>
    1ab8:	41 c0       	rjmp	.+130    	; 0x1b3c <DIO_vSetHighNibbleDir+0xe6>
    {
    case DIO_PORTA:
      DDRA_REG &= 0x0F;
    1aba:	aa e3       	ldi	r26, 0x3A	; 58
    1abc:	b0 e0       	ldi	r27, 0x00	; 0
    1abe:	ea e3       	ldi	r30, 0x3A	; 58
    1ac0:	f0 e0       	ldi	r31, 0x00	; 0
    1ac2:	80 81       	ld	r24, Z
    1ac4:	8f 70       	andi	r24, 0x0F	; 15
    1ac6:	8c 93       	st	X, r24
      DDRA_REG |= value;
    1ac8:	aa e3       	ldi	r26, 0x3A	; 58
    1aca:	b0 e0       	ldi	r27, 0x00	; 0
    1acc:	ea e3       	ldi	r30, 0x3A	; 58
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	90 81       	ld	r25, Z
    1ad2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad4:	89 2b       	or	r24, r25
    1ad6:	8c 93       	st	X, r24
    1ad8:	31 c0       	rjmp	.+98     	; 0x1b3c <DIO_vSetHighNibbleDir+0xe6>
      break;
    case DIO_PORTB:
      DDRB_REG &= 0x0F;
    1ada:	a7 e3       	ldi	r26, 0x37	; 55
    1adc:	b0 e0       	ldi	r27, 0x00	; 0
    1ade:	e7 e3       	ldi	r30, 0x37	; 55
    1ae0:	f0 e0       	ldi	r31, 0x00	; 0
    1ae2:	80 81       	ld	r24, Z
    1ae4:	8f 70       	andi	r24, 0x0F	; 15
    1ae6:	8c 93       	st	X, r24
      DDRB_REG |= value;
    1ae8:	a7 e3       	ldi	r26, 0x37	; 55
    1aea:	b0 e0       	ldi	r27, 0x00	; 0
    1aec:	e7 e3       	ldi	r30, 0x37	; 55
    1aee:	f0 e0       	ldi	r31, 0x00	; 0
    1af0:	90 81       	ld	r25, Z
    1af2:	8b 81       	ldd	r24, Y+3	; 0x03
    1af4:	89 2b       	or	r24, r25
    1af6:	8c 93       	st	X, r24
    1af8:	21 c0       	rjmp	.+66     	; 0x1b3c <DIO_vSetHighNibbleDir+0xe6>
      break;
    case DIO_PORTC:
      DDRC_REG &= 0x0F;
    1afa:	a4 e3       	ldi	r26, 0x34	; 52
    1afc:	b0 e0       	ldi	r27, 0x00	; 0
    1afe:	e4 e3       	ldi	r30, 0x34	; 52
    1b00:	f0 e0       	ldi	r31, 0x00	; 0
    1b02:	80 81       	ld	r24, Z
    1b04:	8f 70       	andi	r24, 0x0F	; 15
    1b06:	8c 93       	st	X, r24
      DDRC_REG |= value;
    1b08:	a4 e3       	ldi	r26, 0x34	; 52
    1b0a:	b0 e0       	ldi	r27, 0x00	; 0
    1b0c:	e4 e3       	ldi	r30, 0x34	; 52
    1b0e:	f0 e0       	ldi	r31, 0x00	; 0
    1b10:	90 81       	ld	r25, Z
    1b12:	8b 81       	ldd	r24, Y+3	; 0x03
    1b14:	89 2b       	or	r24, r25
    1b16:	8c 93       	st	X, r24
    1b18:	11 c0       	rjmp	.+34     	; 0x1b3c <DIO_vSetHighNibbleDir+0xe6>
      break;
    case DIO_PORTD:
      DDRD_REG &= 0x0F;
    1b1a:	a1 e3       	ldi	r26, 0x31	; 49
    1b1c:	b0 e0       	ldi	r27, 0x00	; 0
    1b1e:	e1 e3       	ldi	r30, 0x31	; 49
    1b20:	f0 e0       	ldi	r31, 0x00	; 0
    1b22:	80 81       	ld	r24, Z
    1b24:	8f 70       	andi	r24, 0x0F	; 15
    1b26:	8c 93       	st	X, r24
      DDRD_REG |= value;
    1b28:	a1 e3       	ldi	r26, 0x31	; 49
    1b2a:	b0 e0       	ldi	r27, 0x00	; 0
    1b2c:	e1 e3       	ldi	r30, 0x31	; 49
    1b2e:	f0 e0       	ldi	r31, 0x00	; 0
    1b30:	90 81       	ld	r25, Z
    1b32:	8b 81       	ldd	r24, Y+3	; 0x03
    1b34:	89 2b       	or	r24, r25
    1b36:	8c 93       	st	X, r24
    1b38:	01 c0       	rjmp	.+2      	; 0x1b3c <DIO_vSetHighNibbleDir+0xe6>
      break;
    }
  }
  else
  {
    LOC_enumState = DIO_NOK;
    1b3a:	19 82       	std	Y+1, r1	; 0x01
  }

  return LOC_enumState;
    1b3c:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b3e:	0f 90       	pop	r0
    1b40:	0f 90       	pop	r0
    1b42:	0f 90       	pop	r0
    1b44:	0f 90       	pop	r0
    1b46:	0f 90       	pop	r0
    1b48:	cf 91       	pop	r28
    1b4a:	df 91       	pop	r29
    1b4c:	08 95       	ret

00001b4e <KPD_vInit>:
 * Breif : This Function initialize the pin which connected to KPD as input pins
 * Parameters : Nothing
 * return : Nothing
 */
void KPD_vInit(void)
{
    1b4e:	df 93       	push	r29
    1b50:	cf 93       	push	r28
    1b52:	cd b7       	in	r28, 0x3d	; 61
    1b54:	de b7       	in	r29, 0x3e	; 62

  /*                    connect pull up for the pins of the rows                             */

  DIO_enumConnectPullUp(KPD_PORT, KPD_R0, DIO_PIN_HIGH);
    1b56:	82 e0       	ldi	r24, 0x02	; 2
    1b58:	60 e0       	ldi	r22, 0x00	; 0
    1b5a:	41 e0       	ldi	r20, 0x01	; 1
    1b5c:	0e 94 12 09 	call	0x1224	; 0x1224 <DIO_enumConnectPullUp>
  DIO_enumConnectPullUp(KPD_PORT, KPD_R1, DIO_PIN_HIGH);
    1b60:	82 e0       	ldi	r24, 0x02	; 2
    1b62:	61 e0       	ldi	r22, 0x01	; 1
    1b64:	41 e0       	ldi	r20, 0x01	; 1
    1b66:	0e 94 12 09 	call	0x1224	; 0x1224 <DIO_enumConnectPullUp>
  DIO_enumConnectPullUp(KPD_PORT, KPD_R2, DIO_PIN_HIGH);
    1b6a:	82 e0       	ldi	r24, 0x02	; 2
    1b6c:	62 e0       	ldi	r22, 0x02	; 2
    1b6e:	41 e0       	ldi	r20, 0x01	; 1
    1b70:	0e 94 12 09 	call	0x1224	; 0x1224 <DIO_enumConnectPullUp>
  DIO_enumConnectPullUp(KPD_PORT, KPD_R3, DIO_PIN_HIGH);
    1b74:	82 e0       	ldi	r24, 0x02	; 2
    1b76:	63 e0       	ldi	r22, 0x03	; 3
    1b78:	41 e0       	ldi	r20, 0x01	; 1
    1b7a:	0e 94 12 09 	call	0x1224	; 0x1224 <DIO_enumConnectPullUp>
  DIO_enumWritePinValue      ( KPD_PORT , KPD_R3 , DIO_HIGH );
  */

  /*                 connect the pins of the columns as output pins (HIGH)                    */
  
  DIO_vSetHighNibbleDir(KPD_PORT, 0x0F);
    1b7e:	82 e0       	ldi	r24, 0x02	; 2
    1b80:	6f e0       	ldi	r22, 0x0F	; 15
    1b82:	0e 94 2b 0d 	call	0x1a56	; 0x1a56 <DIO_vSetHighNibbleDir>
  DIO_vWriteHighNibble (KPD_PORT, 0x0F);
    1b86:	82 e0       	ldi	r24, 0x02	; 2
    1b88:	6f e0       	ldi	r22, 0x0F	; 15
    1b8a:	0e 94 34 0c 	call	0x1868	; 0x1868 <DIO_vWriteHighNibble>
    DIO_enumWritePinValue(KPD_PORT, KPD_C0, DIO_PIN_HIGH);
    DIO_enumWritePinValue(KPD_PORT, KPD_C1, DIO_PIN_HIGH);
    DIO_enumWritePinValue(KPD_PORT, KPD_C2, DIO_PIN_HIGH);
    DIO_enumWritePinValue(KPD_PORT, KPD_C3, DIO_PIN_HIGH);
    */
}
    1b8e:	cf 91       	pop	r28
    1b90:	df 91       	pop	r29
    1b92:	08 95       	ret

00001b94 <KPD_u8GetPressed>:
 * Breif : This Function used to get the pressed button of the kpd
 * Parameters : Nothing
 * return : the pressed button
 */
u8 KPD_u8GetPressed(void)
{
    1b94:	df 93       	push	r29
    1b96:	cf 93       	push	r28
    1b98:	cd b7       	in	r28, 0x3d	; 61
    1b9a:	de b7       	in	r29, 0x3e	; 62
    1b9c:	62 97       	sbiw	r28, 0x12	; 18
    1b9e:	0f b6       	in	r0, 0x3f	; 63
    1ba0:	f8 94       	cli
    1ba2:	de bf       	out	0x3e, r29	; 62
    1ba4:	0f be       	out	0x3f, r0	; 63
    1ba6:	cd bf       	out	0x3d, r28	; 61
  u8 LOC_u8ReturnData = NOTPRESSED;
    1ba8:	8f ef       	ldi	r24, 0xFF	; 255
    1baa:	89 8b       	std	Y+17, r24	; 0x11
  u8 LOC_u8GetPressed;

  /* iterators  */
  u8 LOC_u8Row, LOC_u8Col;

  for (LOC_u8Col = 0 + KPD_COL_INIT; LOC_u8Col < KPD_COL_END + 1; LOC_u8Col++)
    1bac:	84 e0       	ldi	r24, 0x04	; 4
    1bae:	8f 87       	std	Y+15, r24	; 0x0f
    1bb0:	c9 c0       	rjmp	.+402    	; 0x1d44 <KPD_u8GetPressed+0x1b0>
  {
    DIO_enumWritePinVal(KPD_PORT, LOC_u8Col, DIO_PIN_LOW);         // Low on the columns
    1bb2:	82 e0       	ldi	r24, 0x02	; 2
    1bb4:	6f 85       	ldd	r22, Y+15	; 0x0f
    1bb6:	40 e0       	ldi	r20, 0x00	; 0
    1bb8:	0e 94 b2 06 	call	0xd64	; 0xd64 <DIO_enumWritePinVal>

    for (LOC_u8Row = 0 + KPD_ROW_INIT; LOC_u8Row < KPD_ROW_END + 1; LOC_u8Row++)
    1bbc:	18 8a       	std	Y+16, r1	; 0x10
    1bbe:	b6 c0       	rjmp	.+364    	; 0x1d2c <KPD_u8GetPressed+0x198>
    {
      DIO_enumReadPinVal(KPD_PORT, LOC_u8Row, &LOC_u8GetPressed); // retun the row value
    1bc0:	9e 01       	movw	r18, r28
    1bc2:	2e 5e       	subi	r18, 0xEE	; 238
    1bc4:	3f 4f       	sbci	r19, 0xFF	; 255
    1bc6:	82 e0       	ldi	r24, 0x02	; 2
    1bc8:	68 89       	ldd	r22, Y+16	; 0x10
    1bca:	a9 01       	movw	r20, r18
    1bcc:	0e 94 c1 07 	call	0xf82	; 0xf82 <DIO_enumReadPinVal>
      /*
      if the row is high ....there is no pressed buttons
      if the row is low ....there is pressed button ===>> I will check on this
      */
      if (LOC_u8GetPressed == 0)
    1bd0:	8a 89       	ldd	r24, Y+18	; 0x12
    1bd2:	88 23       	and	r24, r24
    1bd4:	09 f0       	breq	.+2      	; 0x1bd8 <KPD_u8GetPressed+0x44>
    1bd6:	a7 c0       	rjmp	.+334    	; 0x1d26 <KPD_u8GetPressed+0x192>
    1bd8:	80 e0       	ldi	r24, 0x00	; 0
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	a8 e4       	ldi	r26, 0x48	; 72
    1bde:	b2 e4       	ldi	r27, 0x42	; 66
    1be0:	8b 87       	std	Y+11, r24	; 0x0b
    1be2:	9c 87       	std	Y+12, r25	; 0x0c
    1be4:	ad 87       	std	Y+13, r26	; 0x0d
    1be6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1be8:	6b 85       	ldd	r22, Y+11	; 0x0b
    1bea:	7c 85       	ldd	r23, Y+12	; 0x0c
    1bec:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bee:	9e 85       	ldd	r25, Y+14	; 0x0e
    1bf0:	20 e0       	ldi	r18, 0x00	; 0
    1bf2:	30 e0       	ldi	r19, 0x00	; 0
    1bf4:	4a ef       	ldi	r20, 0xFA	; 250
    1bf6:	54 e4       	ldi	r21, 0x44	; 68
    1bf8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bfc:	dc 01       	movw	r26, r24
    1bfe:	cb 01       	movw	r24, r22
    1c00:	8f 83       	std	Y+7, r24	; 0x07
    1c02:	98 87       	std	Y+8, r25	; 0x08
    1c04:	a9 87       	std	Y+9, r26	; 0x09
    1c06:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c08:	6f 81       	ldd	r22, Y+7	; 0x07
    1c0a:	78 85       	ldd	r23, Y+8	; 0x08
    1c0c:	89 85       	ldd	r24, Y+9	; 0x09
    1c0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c10:	20 e0       	ldi	r18, 0x00	; 0
    1c12:	30 e0       	ldi	r19, 0x00	; 0
    1c14:	40 e8       	ldi	r20, 0x80	; 128
    1c16:	5f e3       	ldi	r21, 0x3F	; 63
    1c18:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c1c:	88 23       	and	r24, r24
    1c1e:	2c f4       	brge	.+10     	; 0x1c2a <KPD_u8GetPressed+0x96>
		__ticks = 1;
    1c20:	81 e0       	ldi	r24, 0x01	; 1
    1c22:	90 e0       	ldi	r25, 0x00	; 0
    1c24:	9e 83       	std	Y+6, r25	; 0x06
    1c26:	8d 83       	std	Y+5, r24	; 0x05
    1c28:	3f c0       	rjmp	.+126    	; 0x1ca8 <KPD_u8GetPressed+0x114>
	else if (__tmp > 65535)
    1c2a:	6f 81       	ldd	r22, Y+7	; 0x07
    1c2c:	78 85       	ldd	r23, Y+8	; 0x08
    1c2e:	89 85       	ldd	r24, Y+9	; 0x09
    1c30:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c32:	20 e0       	ldi	r18, 0x00	; 0
    1c34:	3f ef       	ldi	r19, 0xFF	; 255
    1c36:	4f e7       	ldi	r20, 0x7F	; 127
    1c38:	57 e4       	ldi	r21, 0x47	; 71
    1c3a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c3e:	18 16       	cp	r1, r24
    1c40:	4c f5       	brge	.+82     	; 0x1c94 <KPD_u8GetPressed+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c42:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c44:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c46:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c48:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c4a:	20 e0       	ldi	r18, 0x00	; 0
    1c4c:	30 e0       	ldi	r19, 0x00	; 0
    1c4e:	40 e2       	ldi	r20, 0x20	; 32
    1c50:	51 e4       	ldi	r21, 0x41	; 65
    1c52:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c56:	dc 01       	movw	r26, r24
    1c58:	cb 01       	movw	r24, r22
    1c5a:	bc 01       	movw	r22, r24
    1c5c:	cd 01       	movw	r24, r26
    1c5e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c62:	dc 01       	movw	r26, r24
    1c64:	cb 01       	movw	r24, r22
    1c66:	9e 83       	std	Y+6, r25	; 0x06
    1c68:	8d 83       	std	Y+5, r24	; 0x05
    1c6a:	0f c0       	rjmp	.+30     	; 0x1c8a <KPD_u8GetPressed+0xf6>
    1c6c:	88 ec       	ldi	r24, 0xC8	; 200
    1c6e:	90 e0       	ldi	r25, 0x00	; 0
    1c70:	9c 83       	std	Y+4, r25	; 0x04
    1c72:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1c74:	8b 81       	ldd	r24, Y+3	; 0x03
    1c76:	9c 81       	ldd	r25, Y+4	; 0x04
    1c78:	01 97       	sbiw	r24, 0x01	; 1
    1c7a:	f1 f7       	brne	.-4      	; 0x1c78 <KPD_u8GetPressed+0xe4>
    1c7c:	9c 83       	std	Y+4, r25	; 0x04
    1c7e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c80:	8d 81       	ldd	r24, Y+5	; 0x05
    1c82:	9e 81       	ldd	r25, Y+6	; 0x06
    1c84:	01 97       	sbiw	r24, 0x01	; 1
    1c86:	9e 83       	std	Y+6, r25	; 0x06
    1c88:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c8a:	8d 81       	ldd	r24, Y+5	; 0x05
    1c8c:	9e 81       	ldd	r25, Y+6	; 0x06
    1c8e:	00 97       	sbiw	r24, 0x00	; 0
    1c90:	69 f7       	brne	.-38     	; 0x1c6c <KPD_u8GetPressed+0xd8>
    1c92:	14 c0       	rjmp	.+40     	; 0x1cbc <KPD_u8GetPressed+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c94:	6f 81       	ldd	r22, Y+7	; 0x07
    1c96:	78 85       	ldd	r23, Y+8	; 0x08
    1c98:	89 85       	ldd	r24, Y+9	; 0x09
    1c9a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ca0:	dc 01       	movw	r26, r24
    1ca2:	cb 01       	movw	r24, r22
    1ca4:	9e 83       	std	Y+6, r25	; 0x06
    1ca6:	8d 83       	std	Y+5, r24	; 0x05
    1ca8:	8d 81       	ldd	r24, Y+5	; 0x05
    1caa:	9e 81       	ldd	r25, Y+6	; 0x06
    1cac:	9a 83       	std	Y+2, r25	; 0x02
    1cae:	89 83       	std	Y+1, r24	; 0x01
    1cb0:	89 81       	ldd	r24, Y+1	; 0x01
    1cb2:	9a 81       	ldd	r25, Y+2	; 0x02
    1cb4:	01 97       	sbiw	r24, 0x01	; 1
    1cb6:	f1 f7       	brne	.-4      	; 0x1cb4 <KPD_u8GetPressed+0x120>
    1cb8:	9a 83       	std	Y+2, r25	; 0x02
    1cba:	89 83       	std	Y+1, r24	; 0x01
      {
        _delay_ms(50);         // delay for bouncing

        DIO_enumReadPinVal(KPD_PORT, LOC_u8Row, &LOC_u8GetPressed); // to make sure that the button is pressed & check again
    1cbc:	9e 01       	movw	r18, r28
    1cbe:	2e 5e       	subi	r18, 0xEE	; 238
    1cc0:	3f 4f       	sbci	r19, 0xFF	; 255
    1cc2:	82 e0       	ldi	r24, 0x02	; 2
    1cc4:	68 89       	ldd	r22, Y+16	; 0x10
    1cc6:	a9 01       	movw	r20, r18
    1cc8:	0e 94 c1 07 	call	0xf82	; 0xf82 <DIO_enumReadPinVal>

        if (LOC_u8GetPressed == 0)
    1ccc:	8a 89       	ldd	r24, Y+18	; 0x12
    1cce:	88 23       	and	r24, r24
    1cd0:	a9 f4       	brne	.+42     	; 0x1cfc <KPD_u8GetPressed+0x168>
                    the button will khnow by the row and the column (ASCII Code)
                    ==> Hint1 : I already defined The ASCII Codes in 2D array at --> "KPD_config.h"
                    ==> Hint2 : if there is no pressed buttons , it will retured NOTPRESSED (0xff) and there is not any button has this ASCII (0xff)
          */

          LOC_u8ReturnData = KPD_u8Buttons[LOC_u8Row - KPD_ROW_INIT][LOC_u8Col - KPD_COL_INIT];
    1cd2:	88 89       	ldd	r24, Y+16	; 0x10
    1cd4:	48 2f       	mov	r20, r24
    1cd6:	50 e0       	ldi	r21, 0x00	; 0
    1cd8:	8f 85       	ldd	r24, Y+15	; 0x0f
    1cda:	88 2f       	mov	r24, r24
    1cdc:	90 e0       	ldi	r25, 0x00	; 0
    1cde:	9c 01       	movw	r18, r24
    1ce0:	24 50       	subi	r18, 0x04	; 4
    1ce2:	30 40       	sbci	r19, 0x00	; 0
    1ce4:	ca 01       	movw	r24, r20
    1ce6:	88 0f       	add	r24, r24
    1ce8:	99 1f       	adc	r25, r25
    1cea:	88 0f       	add	r24, r24
    1cec:	99 1f       	adc	r25, r25
    1cee:	82 0f       	add	r24, r18
    1cf0:	93 1f       	adc	r25, r19
    1cf2:	fc 01       	movw	r30, r24
    1cf4:	e8 59       	subi	r30, 0x98	; 152
    1cf6:	ff 4f       	sbci	r31, 0xFF	; 255
    1cf8:	80 81       	ld	r24, Z
    1cfa:	89 8b       	std	Y+17, r24	; 0x11
        }
        // stay here if the button is pressed   # we could put delay 200 ms instead of that
        DIO_enumReadPinVal(KPD_PORT, LOC_u8Row, &LOC_u8GetPressed);
    1cfc:	9e 01       	movw	r18, r28
    1cfe:	2e 5e       	subi	r18, 0xEE	; 238
    1d00:	3f 4f       	sbci	r19, 0xFF	; 255
    1d02:	82 e0       	ldi	r24, 0x02	; 2
    1d04:	68 89       	ldd	r22, Y+16	; 0x10
    1d06:	a9 01       	movw	r20, r18
    1d08:	0e 94 c1 07 	call	0xf82	; 0xf82 <DIO_enumReadPinVal>
    1d0c:	08 c0       	rjmp	.+16     	; 0x1d1e <KPD_u8GetPressed+0x18a>
        while (DIO_PIN_LOW == LOC_u8GetPressed) /*  This cond for safty instead of (LOC_u8GetPressed == DIO_PIN_LOW) if i foget = */
        {
          DIO_enumReadPinVal(KPD_PORT, LOC_u8Row, &LOC_u8GetPressed);
    1d0e:	9e 01       	movw	r18, r28
    1d10:	2e 5e       	subi	r18, 0xEE	; 238
    1d12:	3f 4f       	sbci	r19, 0xFF	; 255
    1d14:	82 e0       	ldi	r24, 0x02	; 2
    1d16:	68 89       	ldd	r22, Y+16	; 0x10
    1d18:	a9 01       	movw	r20, r18
    1d1a:	0e 94 c1 07 	call	0xf82	; 0xf82 <DIO_enumReadPinVal>

          LOC_u8ReturnData = KPD_u8Buttons[LOC_u8Row - KPD_ROW_INIT][LOC_u8Col - KPD_COL_INIT];
        }
        // stay here if the button is pressed   # we could put delay 200 ms instead of that
        DIO_enumReadPinVal(KPD_PORT, LOC_u8Row, &LOC_u8GetPressed);
        while (DIO_PIN_LOW == LOC_u8GetPressed) /*  This cond for safty instead of (LOC_u8GetPressed == DIO_PIN_LOW) if i foget = */
    1d1e:	8a 89       	ldd	r24, Y+18	; 0x12
    1d20:	88 23       	and	r24, r24
    1d22:	a9 f3       	breq	.-22     	; 0x1d0e <KPD_u8GetPressed+0x17a>
    1d24:	07 c0       	rjmp	.+14     	; 0x1d34 <KPD_u8GetPressed+0x1a0>

  for (LOC_u8Col = 0 + KPD_COL_INIT; LOC_u8Col < KPD_COL_END + 1; LOC_u8Col++)
  {
    DIO_enumWritePinVal(KPD_PORT, LOC_u8Col, DIO_PIN_LOW);         // Low on the columns

    for (LOC_u8Row = 0 + KPD_ROW_INIT; LOC_u8Row < KPD_ROW_END + 1; LOC_u8Row++)
    1d26:	88 89       	ldd	r24, Y+16	; 0x10
    1d28:	8f 5f       	subi	r24, 0xFF	; 255
    1d2a:	88 8b       	std	Y+16, r24	; 0x10
    1d2c:	88 89       	ldd	r24, Y+16	; 0x10
    1d2e:	84 30       	cpi	r24, 0x04	; 4
    1d30:	08 f4       	brcc	.+2      	; 0x1d34 <KPD_u8GetPressed+0x1a0>
    1d32:	46 cf       	rjmp	.-372    	; 0x1bc0 <KPD_u8GetPressed+0x2c>
        break;
      }
    }

    // return this columns pin to high
    DIO_enumWritePinVal(KPD_PORT, LOC_u8Col, DIO_PIN_HIGH);
    1d34:	82 e0       	ldi	r24, 0x02	; 2
    1d36:	6f 85       	ldd	r22, Y+15	; 0x0f
    1d38:	41 e0       	ldi	r20, 0x01	; 1
    1d3a:	0e 94 b2 06 	call	0xd64	; 0xd64 <DIO_enumWritePinVal>
  u8 LOC_u8GetPressed;

  /* iterators  */
  u8 LOC_u8Row, LOC_u8Col;

  for (LOC_u8Col = 0 + KPD_COL_INIT; LOC_u8Col < KPD_COL_END + 1; LOC_u8Col++)
    1d3e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d40:	8f 5f       	subi	r24, 0xFF	; 255
    1d42:	8f 87       	std	Y+15, r24	; 0x0f
    1d44:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d46:	88 30       	cpi	r24, 0x08	; 8
    1d48:	08 f4       	brcc	.+2      	; 0x1d4c <KPD_u8GetPressed+0x1b8>
    1d4a:	33 cf       	rjmp	.-410    	; 0x1bb2 <KPD_u8GetPressed+0x1e>

    // return this columns pin to high
    DIO_enumWritePinVal(KPD_PORT, LOC_u8Col, DIO_PIN_HIGH);
  }

  return LOC_u8ReturnData;
    1d4c:	89 89       	ldd	r24, Y+17	; 0x11
}
    1d4e:	62 96       	adiw	r28, 0x12	; 18
    1d50:	0f b6       	in	r0, 0x3f	; 63
    1d52:	f8 94       	cli
    1d54:	de bf       	out	0x3e, r29	; 62
    1d56:	0f be       	out	0x3f, r0	; 63
    1d58:	cd bf       	out	0x3d, r28	; 61
    1d5a:	cf 91       	pop	r28
    1d5c:	df 91       	pop	r29
    1d5e:	08 95       	ret

00001d60 <SPI_vInit>:
static u8 SPI_u8State = IDLE;

/*___________________________________________________________________________________________________________________*/

void SPI_vInit(void)
{
    1d60:	df 93       	push	r29
    1d62:	cf 93       	push	r28
    1d64:	cd b7       	in	r28, 0x3d	; 61
    1d66:	de b7       	in	r29, 0x3e	; 62
/*Data Order*/
#if SPI_DATA_ORDER == SPI_DATA_LSB_FIRST
	SET_BIT(SPCR, SPCR_DORD);
#elif SPI_DATA_ORDER == SPI_DATA_MSP_FIRST
	CLR_BIT(SPCR, SPCR_DORD);
    1d68:	ad e2       	ldi	r26, 0x2D	; 45
    1d6a:	b0 e0       	ldi	r27, 0x00	; 0
    1d6c:	ed e2       	ldi	r30, 0x2D	; 45
    1d6e:	f0 e0       	ldi	r31, 0x00	; 0
    1d70:	80 81       	ld	r24, Z
    1d72:	8f 7d       	andi	r24, 0xDF	; 223
    1d74:	8c 93       	st	X, r24
#error "wrong SPI_DATA_ORDER config"
#endif

/*Master/Slave Select*/
#if SPI_MASTER_SLAVE_SELECT == SPI_MASTER
	SET_BIT(SPCR, SPCR_MSTR);
    1d76:	ad e2       	ldi	r26, 0x2D	; 45
    1d78:	b0 e0       	ldi	r27, 0x00	; 0
    1d7a:	ed e2       	ldi	r30, 0x2D	; 45
    1d7c:	f0 e0       	ldi	r31, 0x00	; 0
    1d7e:	80 81       	ld	r24, Z
    1d80:	80 61       	ori	r24, 0x10	; 16
    1d82:	8c 93       	st	X, r24
	DIO_enumSetPinDir(DIO_PORTB, DIO_PIN5, DIO_PIN_OUTPUT);
    1d84:	81 e0       	ldi	r24, 0x01	; 1
    1d86:	65 e0       	ldi	r22, 0x05	; 5
    1d88:	41 e0       	ldi	r20, 0x01	; 1
    1d8a:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_enumSetPinDir>
	DIO_enumSetPinDir(DIO_PORTB, DIO_PIN7, DIO_PIN_OUTPUT);
    1d8e:	81 e0       	ldi	r24, 0x01	; 1
    1d90:	67 e0       	ldi	r22, 0x07	; 7
    1d92:	41 e0       	ldi	r20, 0x01	; 1
    1d94:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_enumSetPinDir>
#error "wrong SPI_MASTER_SLAVE_SELECT config"
#endif

/*Clock Polarity*/
#if SPI_CLOCK_POLARITY == SPI_RISING_LEADING_FALLING_TRAILING
	CLR_BIT(SPCR, SPCR_CPOL);
    1d98:	ad e2       	ldi	r26, 0x2D	; 45
    1d9a:	b0 e0       	ldi	r27, 0x00	; 0
    1d9c:	ed e2       	ldi	r30, 0x2D	; 45
    1d9e:	f0 e0       	ldi	r31, 0x00	; 0
    1da0:	80 81       	ld	r24, Z
    1da2:	87 7f       	andi	r24, 0xF7	; 247
    1da4:	8c 93       	st	X, r24
#error "wrong SPI_CLOCK_POLARITY config"
#endif

/*Clock Phase*/
#if SPI_CLOCK_PHASE == SPI_SAMPLE_LEADING_SETUP_TRAILING
	CLR_BIT(SPCR, SPCR_CPHA);
    1da6:	ad e2       	ldi	r26, 0x2D	; 45
    1da8:	b0 e0       	ldi	r27, 0x00	; 0
    1daa:	ed e2       	ldi	r30, 0x2D	; 45
    1dac:	f0 e0       	ldi	r31, 0x00	; 0
    1dae:	80 81       	ld	r24, Z
    1db0:	8b 7f       	andi	r24, 0xFB	; 251
    1db2:	8c 93       	st	X, r24
#elif SPI_CLOCK_RATE == SPI_FREQ_DIVIDED_BY_8
	SET_BIT(SPCR, SPCR_SPR0);
	CLR_BIT(SPCR, SPCR_SPR1);
	SET_BIT(SPSR, SPSR_SPI2X);
#elif SPI_CLOCK_RATE == SPI_FREQ_DIVIDED_BY_16
	SET_BIT(SPCR, SPCR_SPR0);
    1db4:	ad e2       	ldi	r26, 0x2D	; 45
    1db6:	b0 e0       	ldi	r27, 0x00	; 0
    1db8:	ed e2       	ldi	r30, 0x2D	; 45
    1dba:	f0 e0       	ldi	r31, 0x00	; 0
    1dbc:	80 81       	ld	r24, Z
    1dbe:	81 60       	ori	r24, 0x01	; 1
    1dc0:	8c 93       	st	X, r24
	CLR_BIT(SPCR, SPCR_SPR1);
    1dc2:	ad e2       	ldi	r26, 0x2D	; 45
    1dc4:	b0 e0       	ldi	r27, 0x00	; 0
    1dc6:	ed e2       	ldi	r30, 0x2D	; 45
    1dc8:	f0 e0       	ldi	r31, 0x00	; 0
    1dca:	80 81       	ld	r24, Z
    1dcc:	8d 7f       	andi	r24, 0xFD	; 253
    1dce:	8c 93       	st	X, r24
	CLR_BIT(SPSR, SPSR_SPI2X);
    1dd0:	ae e2       	ldi	r26, 0x2E	; 46
    1dd2:	b0 e0       	ldi	r27, 0x00	; 0
    1dd4:	ee e2       	ldi	r30, 0x2E	; 46
    1dd6:	f0 e0       	ldi	r31, 0x00	; 0
    1dd8:	80 81       	ld	r24, Z
    1dda:	8e 7f       	andi	r24, 0xFE	; 254
    1ddc:	8c 93       	st	X, r24
#error "wrong SPI_CLOCK_RATE config"
#endif

/*SPI Interrupt Enable*/
#if SPI_INTERRUPT_ENABLE_MODE == SPI_INTERRUPT_DISABLE
	CLR_BIT(SPCR, SPCR_SPIE);
    1dde:	ad e2       	ldi	r26, 0x2D	; 45
    1de0:	b0 e0       	ldi	r27, 0x00	; 0
    1de2:	ed e2       	ldi	r30, 0x2D	; 45
    1de4:	f0 e0       	ldi	r31, 0x00	; 0
    1de6:	80 81       	ld	r24, Z
    1de8:	8f 77       	andi	r24, 0x7F	; 127
    1dea:	8c 93       	st	X, r24
#error "wrong SPI_INTERRUPT_ENABLE_MODE config"
#endif

/*SPI Enable*/
#if SPI_ENABLE_MODE == SPI_ENABLE
	SET_BIT(SPCR, SPCR_SPE);
    1dec:	ad e2       	ldi	r26, 0x2D	; 45
    1dee:	b0 e0       	ldi	r27, 0x00	; 0
    1df0:	ed e2       	ldi	r30, 0x2D	; 45
    1df2:	f0 e0       	ldi	r31, 0x00	; 0
    1df4:	80 81       	ld	r24, Z
    1df6:	80 64       	ori	r24, 0x40	; 64
    1df8:	8c 93       	st	X, r24
#elif SPI_ENABLE_MODE == SPI_DISABLE
	CLR_BIT(SPCR, SPCR_SPE);
#else
#error "wrong SPI_ENABLE_MODE config"
#endif
}
    1dfa:	cf 91       	pop	r28
    1dfc:	df 91       	pop	r29
    1dfe:	08 95       	ret

00001e00 <SPI_u8InitConfig>:
			6-SPI_FREQ_DIVIDED_BY_64
			7-SPI_FREQ_DIVIDED_BY_128
*/

u8 SPI_u8InitConfig(SPI_CONFIG *spi)
{
    1e00:	df 93       	push	r29
    1e02:	cf 93       	push	r28
    1e04:	cd b7       	in	r28, 0x3d	; 61
    1e06:	de b7       	in	r29, 0x3e	; 62
    1e08:	61 97       	sbiw	r28, 0x11	; 17
    1e0a:	0f b6       	in	r0, 0x3f	; 63
    1e0c:	f8 94       	cli
    1e0e:	de bf       	out	0x3e, r29	; 62
    1e10:	0f be       	out	0x3f, r0	; 63
    1e12:	cd bf       	out	0x3d, r28	; 61
    1e14:	9b 83       	std	Y+3, r25	; 0x03
    1e16:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = OK;
    1e18:	19 82       	std	Y+1, r1	; 0x01

	if (
    1e1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e1c:	9b 81       	ldd	r25, Y+3	; 0x03
    1e1e:	00 97       	sbiw	r24, 0x00	; 0
    1e20:	09 f4       	brne	.+2      	; 0x1e24 <SPI_u8InitConfig+0x24>
    1e22:	cd c1       	rjmp	.+922    	; 0x21be <SPI_u8InitConfig+0x3be>
    1e24:	ea 81       	ldd	r30, Y+2	; 0x02
    1e26:	fb 81       	ldd	r31, Y+3	; 0x03
    1e28:	85 81       	ldd	r24, Z+5	; 0x05
    1e2a:	88 23       	and	r24, r24
    1e2c:	09 f4       	brne	.+2      	; 0x1e30 <SPI_u8InitConfig+0x30>
    1e2e:	c7 c1       	rjmp	.+910    	; 0x21be <SPI_u8InitConfig+0x3be>
    1e30:	ea 81       	ldd	r30, Y+2	; 0x02
    1e32:	fb 81       	ldd	r31, Y+3	; 0x03
    1e34:	84 81       	ldd	r24, Z+4	; 0x04
    1e36:	88 23       	and	r24, r24
    1e38:	09 f4       	brne	.+2      	; 0x1e3c <SPI_u8InitConfig+0x3c>
    1e3a:	c1 c1       	rjmp	.+898    	; 0x21be <SPI_u8InitConfig+0x3be>
    1e3c:	ea 81       	ldd	r30, Y+2	; 0x02
    1e3e:	fb 81       	ldd	r31, Y+3	; 0x03
    1e40:	86 81       	ldd	r24, Z+6	; 0x06
    1e42:	88 23       	and	r24, r24
    1e44:	09 f4       	brne	.+2      	; 0x1e48 <SPI_u8InitConfig+0x48>
    1e46:	bb c1       	rjmp	.+886    	; 0x21be <SPI_u8InitConfig+0x3be>
    1e48:	ea 81       	ldd	r30, Y+2	; 0x02
    1e4a:	fb 81       	ldd	r31, Y+3	; 0x03
    1e4c:	82 81       	ldd	r24, Z+2	; 0x02
    1e4e:	88 23       	and	r24, r24
    1e50:	09 f4       	brne	.+2      	; 0x1e54 <SPI_u8InitConfig+0x54>
    1e52:	b5 c1       	rjmp	.+874    	; 0x21be <SPI_u8InitConfig+0x3be>
    1e54:	ea 81       	ldd	r30, Y+2	; 0x02
    1e56:	fb 81       	ldd	r31, Y+3	; 0x03
    1e58:	80 81       	ld	r24, Z
    1e5a:	88 23       	and	r24, r24
    1e5c:	09 f4       	brne	.+2      	; 0x1e60 <SPI_u8InitConfig+0x60>
    1e5e:	af c1       	rjmp	.+862    	; 0x21be <SPI_u8InitConfig+0x3be>
    1e60:	ea 81       	ldd	r30, Y+2	; 0x02
    1e62:	fb 81       	ldd	r31, Y+3	; 0x03
    1e64:	83 81       	ldd	r24, Z+3	; 0x03
    1e66:	88 23       	and	r24, r24
    1e68:	09 f4       	brne	.+2      	; 0x1e6c <SPI_u8InitConfig+0x6c>
    1e6a:	a9 c1       	rjmp	.+850    	; 0x21be <SPI_u8InitConfig+0x3be>
    1e6c:	ea 81       	ldd	r30, Y+2	; 0x02
    1e6e:	fb 81       	ldd	r31, Y+3	; 0x03
    1e70:	81 81       	ldd	r24, Z+1	; 0x01
    1e72:	88 23       	and	r24, r24
    1e74:	09 f4       	brne	.+2      	; 0x1e78 <SPI_u8InitConfig+0x78>
    1e76:	a3 c1       	rjmp	.+838    	; 0x21be <SPI_u8InitConfig+0x3be>
			(spi->SPI_u8DataOrder != NULL)         &&
			(spi->SPI_u8InterruptEnable != NULL)   &&
			(spi->SPI_u8MasterSlaveSelect != NULL) &&
			(spi->SPI_u8SPIEnable != NULL))
	{
		switch (spi->SPI_u8ClockPhase)
    1e78:	ea 81       	ldd	r30, Y+2	; 0x02
    1e7a:	fb 81       	ldd	r31, Y+3	; 0x03
    1e7c:	85 81       	ldd	r24, Z+5	; 0x05
    1e7e:	28 2f       	mov	r18, r24
    1e80:	30 e0       	ldi	r19, 0x00	; 0
    1e82:	39 8b       	std	Y+17, r19	; 0x11
    1e84:	28 8b       	std	Y+16, r18	; 0x10
    1e86:	88 89       	ldd	r24, Y+16	; 0x10
    1e88:	99 89       	ldd	r25, Y+17	; 0x11
    1e8a:	00 97       	sbiw	r24, 0x00	; 0
    1e8c:	31 f0       	breq	.+12     	; 0x1e9a <SPI_u8InitConfig+0x9a>
    1e8e:	28 89       	ldd	r18, Y+16	; 0x10
    1e90:	39 89       	ldd	r19, Y+17	; 0x11
    1e92:	21 30       	cpi	r18, 0x01	; 1
    1e94:	31 05       	cpc	r19, r1
    1e96:	49 f0       	breq	.+18     	; 0x1eaa <SPI_u8InitConfig+0xaa>
    1e98:	10 c0       	rjmp	.+32     	; 0x1eba <SPI_u8InitConfig+0xba>
		{
		case SPI_SAMPLE_LEADING_SETUP_TRAILING:
			CLR_BIT(SPCR, SPCR_CPHA);
    1e9a:	ad e2       	ldi	r26, 0x2D	; 45
    1e9c:	b0 e0       	ldi	r27, 0x00	; 0
    1e9e:	ed e2       	ldi	r30, 0x2D	; 45
    1ea0:	f0 e0       	ldi	r31, 0x00	; 0
    1ea2:	80 81       	ld	r24, Z
    1ea4:	8b 7f       	andi	r24, 0xFB	; 251
    1ea6:	8c 93       	st	X, r24
    1ea8:	0a c0       	rjmp	.+20     	; 0x1ebe <SPI_u8InitConfig+0xbe>
			break;
		case SPI_SETUP_LEADING_SAMPLE_TRAILING:
			SET_BIT(SPCR, SPCR_CPHA);
    1eaa:	ad e2       	ldi	r26, 0x2D	; 45
    1eac:	b0 e0       	ldi	r27, 0x00	; 0
    1eae:	ed e2       	ldi	r30, 0x2D	; 45
    1eb0:	f0 e0       	ldi	r31, 0x00	; 0
    1eb2:	80 81       	ld	r24, Z
    1eb4:	84 60       	ori	r24, 0x04	; 4
    1eb6:	8c 93       	st	X, r24
    1eb8:	02 c0       	rjmp	.+4      	; 0x1ebe <SPI_u8InitConfig+0xbe>
			break;
		default:
			Local_u8ErrorState = NOK;
    1eba:	81 e0       	ldi	r24, 0x01	; 1
    1ebc:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		switch (spi->SPI_u8ClockPolarity)
    1ebe:	ea 81       	ldd	r30, Y+2	; 0x02
    1ec0:	fb 81       	ldd	r31, Y+3	; 0x03
    1ec2:	84 81       	ldd	r24, Z+4	; 0x04
    1ec4:	28 2f       	mov	r18, r24
    1ec6:	30 e0       	ldi	r19, 0x00	; 0
    1ec8:	3f 87       	std	Y+15, r19	; 0x0f
    1eca:	2e 87       	std	Y+14, r18	; 0x0e
    1ecc:	8e 85       	ldd	r24, Y+14	; 0x0e
    1ece:	9f 85       	ldd	r25, Y+15	; 0x0f
    1ed0:	00 97       	sbiw	r24, 0x00	; 0
    1ed2:	31 f0       	breq	.+12     	; 0x1ee0 <SPI_u8InitConfig+0xe0>
    1ed4:	2e 85       	ldd	r18, Y+14	; 0x0e
    1ed6:	3f 85       	ldd	r19, Y+15	; 0x0f
    1ed8:	21 30       	cpi	r18, 0x01	; 1
    1eda:	31 05       	cpc	r19, r1
    1edc:	49 f0       	breq	.+18     	; 0x1ef0 <SPI_u8InitConfig+0xf0>
    1ede:	10 c0       	rjmp	.+32     	; 0x1f00 <SPI_u8InitConfig+0x100>
		{
		case SPI_RISING_LEADING_FALLING_TRAILING:
			CLR_BIT(SPCR, SPCR_CPOL);
    1ee0:	ad e2       	ldi	r26, 0x2D	; 45
    1ee2:	b0 e0       	ldi	r27, 0x00	; 0
    1ee4:	ed e2       	ldi	r30, 0x2D	; 45
    1ee6:	f0 e0       	ldi	r31, 0x00	; 0
    1ee8:	80 81       	ld	r24, Z
    1eea:	87 7f       	andi	r24, 0xF7	; 247
    1eec:	8c 93       	st	X, r24
    1eee:	0a c0       	rjmp	.+20     	; 0x1f04 <SPI_u8InitConfig+0x104>
			break;
		case SPI_FALLING_LEADING_RISING_TRAILING:
			SET_BIT(SPCR, SPCR_CPOL);
    1ef0:	ad e2       	ldi	r26, 0x2D	; 45
    1ef2:	b0 e0       	ldi	r27, 0x00	; 0
    1ef4:	ed e2       	ldi	r30, 0x2D	; 45
    1ef6:	f0 e0       	ldi	r31, 0x00	; 0
    1ef8:	80 81       	ld	r24, Z
    1efa:	88 60       	ori	r24, 0x08	; 8
    1efc:	8c 93       	st	X, r24
    1efe:	02 c0       	rjmp	.+4      	; 0x1f04 <SPI_u8InitConfig+0x104>
			break;
		default:
			Local_u8ErrorState = NOK;
    1f00:	81 e0       	ldi	r24, 0x01	; 1
    1f02:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		switch (spi->SPI_u8ClockRate)
    1f04:	ea 81       	ldd	r30, Y+2	; 0x02
    1f06:	fb 81       	ldd	r31, Y+3	; 0x03
    1f08:	86 81       	ldd	r24, Z+6	; 0x06
    1f0a:	28 2f       	mov	r18, r24
    1f0c:	30 e0       	ldi	r19, 0x00	; 0
    1f0e:	3d 87       	std	Y+13, r19	; 0x0d
    1f10:	2c 87       	std	Y+12, r18	; 0x0c
    1f12:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f14:	9d 85       	ldd	r25, Y+13	; 0x0d
    1f16:	83 30       	cpi	r24, 0x03	; 3
    1f18:	91 05       	cpc	r25, r1
    1f1a:	09 f4       	brne	.+2      	; 0x1f1e <SPI_u8InitConfig+0x11e>
    1f1c:	6a c0       	rjmp	.+212    	; 0x1ff2 <SPI_u8InitConfig+0x1f2>
    1f1e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1f20:	3d 85       	ldd	r19, Y+13	; 0x0d
    1f22:	24 30       	cpi	r18, 0x04	; 4
    1f24:	31 05       	cpc	r19, r1
    1f26:	84 f4       	brge	.+32     	; 0x1f48 <SPI_u8InitConfig+0x148>
    1f28:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f2a:	9d 85       	ldd	r25, Y+13	; 0x0d
    1f2c:	81 30       	cpi	r24, 0x01	; 1
    1f2e:	91 05       	cpc	r25, r1
    1f30:	a1 f1       	breq	.+104    	; 0x1f9a <SPI_u8InitConfig+0x19a>
    1f32:	2c 85       	ldd	r18, Y+12	; 0x0c
    1f34:	3d 85       	ldd	r19, Y+13	; 0x0d
    1f36:	22 30       	cpi	r18, 0x02	; 2
    1f38:	31 05       	cpc	r19, r1
    1f3a:	0c f0       	brlt	.+2      	; 0x1f3e <SPI_u8InitConfig+0x13e>
    1f3c:	44 c0       	rjmp	.+136    	; 0x1fc6 <SPI_u8InitConfig+0x1c6>
    1f3e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f40:	9d 85       	ldd	r25, Y+13	; 0x0d
    1f42:	00 97       	sbiw	r24, 0x00	; 0
    1f44:	a1 f0       	breq	.+40     	; 0x1f6e <SPI_u8InitConfig+0x16e>
    1f46:	ad c0       	rjmp	.+346    	; 0x20a2 <SPI_u8InitConfig+0x2a2>
    1f48:	2c 85       	ldd	r18, Y+12	; 0x0c
    1f4a:	3d 85       	ldd	r19, Y+13	; 0x0d
    1f4c:	25 30       	cpi	r18, 0x05	; 5
    1f4e:	31 05       	cpc	r19, r1
    1f50:	09 f4       	brne	.+2      	; 0x1f54 <SPI_u8InitConfig+0x154>
    1f52:	7b c0       	rjmp	.+246    	; 0x204a <SPI_u8InitConfig+0x24a>
    1f54:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f56:	9d 85       	ldd	r25, Y+13	; 0x0d
    1f58:	85 30       	cpi	r24, 0x05	; 5
    1f5a:	91 05       	cpc	r25, r1
    1f5c:	0c f4       	brge	.+2      	; 0x1f60 <SPI_u8InitConfig+0x160>
    1f5e:	5f c0       	rjmp	.+190    	; 0x201e <SPI_u8InitConfig+0x21e>
    1f60:	2c 85       	ldd	r18, Y+12	; 0x0c
    1f62:	3d 85       	ldd	r19, Y+13	; 0x0d
    1f64:	26 30       	cpi	r18, 0x06	; 6
    1f66:	31 05       	cpc	r19, r1
    1f68:	09 f4       	brne	.+2      	; 0x1f6c <SPI_u8InitConfig+0x16c>
    1f6a:	85 c0       	rjmp	.+266    	; 0x2076 <SPI_u8InitConfig+0x276>
    1f6c:	9a c0       	rjmp	.+308    	; 0x20a2 <SPI_u8InitConfig+0x2a2>
		{
		case SPI_FREQ_DIVIDED_BY_2:
			CLR_BIT(SPCR, SPCR_SPR0);
    1f6e:	ad e2       	ldi	r26, 0x2D	; 45
    1f70:	b0 e0       	ldi	r27, 0x00	; 0
    1f72:	ed e2       	ldi	r30, 0x2D	; 45
    1f74:	f0 e0       	ldi	r31, 0x00	; 0
    1f76:	80 81       	ld	r24, Z
    1f78:	8e 7f       	andi	r24, 0xFE	; 254
    1f7a:	8c 93       	st	X, r24
			CLR_BIT(SPCR, SPCR_SPR1);
    1f7c:	ad e2       	ldi	r26, 0x2D	; 45
    1f7e:	b0 e0       	ldi	r27, 0x00	; 0
    1f80:	ed e2       	ldi	r30, 0x2D	; 45
    1f82:	f0 e0       	ldi	r31, 0x00	; 0
    1f84:	80 81       	ld	r24, Z
    1f86:	8d 7f       	andi	r24, 0xFD	; 253
    1f88:	8c 93       	st	X, r24
			SET_BIT(SPSR, SPSR_SPI2X);
    1f8a:	ae e2       	ldi	r26, 0x2E	; 46
    1f8c:	b0 e0       	ldi	r27, 0x00	; 0
    1f8e:	ee e2       	ldi	r30, 0x2E	; 46
    1f90:	f0 e0       	ldi	r31, 0x00	; 0
    1f92:	80 81       	ld	r24, Z
    1f94:	81 60       	ori	r24, 0x01	; 1
    1f96:	8c 93       	st	X, r24
    1f98:	86 c0       	rjmp	.+268    	; 0x20a6 <SPI_u8InitConfig+0x2a6>
			break;
		case SPI_FREQ_DIVIDED_BY_4:
			CLR_BIT(SPCR, SPCR_SPR0);
    1f9a:	ad e2       	ldi	r26, 0x2D	; 45
    1f9c:	b0 e0       	ldi	r27, 0x00	; 0
    1f9e:	ed e2       	ldi	r30, 0x2D	; 45
    1fa0:	f0 e0       	ldi	r31, 0x00	; 0
    1fa2:	80 81       	ld	r24, Z
    1fa4:	8e 7f       	andi	r24, 0xFE	; 254
    1fa6:	8c 93       	st	X, r24
			CLR_BIT(SPCR, SPCR_SPR1);
    1fa8:	ad e2       	ldi	r26, 0x2D	; 45
    1faa:	b0 e0       	ldi	r27, 0x00	; 0
    1fac:	ed e2       	ldi	r30, 0x2D	; 45
    1fae:	f0 e0       	ldi	r31, 0x00	; 0
    1fb0:	80 81       	ld	r24, Z
    1fb2:	8d 7f       	andi	r24, 0xFD	; 253
    1fb4:	8c 93       	st	X, r24
			CLR_BIT(SPSR, SPSR_SPI2X);
    1fb6:	ae e2       	ldi	r26, 0x2E	; 46
    1fb8:	b0 e0       	ldi	r27, 0x00	; 0
    1fba:	ee e2       	ldi	r30, 0x2E	; 46
    1fbc:	f0 e0       	ldi	r31, 0x00	; 0
    1fbe:	80 81       	ld	r24, Z
    1fc0:	8e 7f       	andi	r24, 0xFE	; 254
    1fc2:	8c 93       	st	X, r24
    1fc4:	70 c0       	rjmp	.+224    	; 0x20a6 <SPI_u8InitConfig+0x2a6>
			break;
		case SPI_FREQ_DIVIDED_BY_8:
			SET_BIT(SPCR, SPCR_SPR0);
    1fc6:	ad e2       	ldi	r26, 0x2D	; 45
    1fc8:	b0 e0       	ldi	r27, 0x00	; 0
    1fca:	ed e2       	ldi	r30, 0x2D	; 45
    1fcc:	f0 e0       	ldi	r31, 0x00	; 0
    1fce:	80 81       	ld	r24, Z
    1fd0:	81 60       	ori	r24, 0x01	; 1
    1fd2:	8c 93       	st	X, r24
			CLR_BIT(SPCR, SPCR_SPR1);
    1fd4:	ad e2       	ldi	r26, 0x2D	; 45
    1fd6:	b0 e0       	ldi	r27, 0x00	; 0
    1fd8:	ed e2       	ldi	r30, 0x2D	; 45
    1fda:	f0 e0       	ldi	r31, 0x00	; 0
    1fdc:	80 81       	ld	r24, Z
    1fde:	8d 7f       	andi	r24, 0xFD	; 253
    1fe0:	8c 93       	st	X, r24
			SET_BIT(SPSR, SPSR_SPI2X);
    1fe2:	ae e2       	ldi	r26, 0x2E	; 46
    1fe4:	b0 e0       	ldi	r27, 0x00	; 0
    1fe6:	ee e2       	ldi	r30, 0x2E	; 46
    1fe8:	f0 e0       	ldi	r31, 0x00	; 0
    1fea:	80 81       	ld	r24, Z
    1fec:	81 60       	ori	r24, 0x01	; 1
    1fee:	8c 93       	st	X, r24
    1ff0:	5a c0       	rjmp	.+180    	; 0x20a6 <SPI_u8InitConfig+0x2a6>
			break;
		case SPI_FREQ_DIVIDED_BY_16:
			SET_BIT(SPCR, SPCR_SPR0);
    1ff2:	ad e2       	ldi	r26, 0x2D	; 45
    1ff4:	b0 e0       	ldi	r27, 0x00	; 0
    1ff6:	ed e2       	ldi	r30, 0x2D	; 45
    1ff8:	f0 e0       	ldi	r31, 0x00	; 0
    1ffa:	80 81       	ld	r24, Z
    1ffc:	81 60       	ori	r24, 0x01	; 1
    1ffe:	8c 93       	st	X, r24
			CLR_BIT(SPCR, SPCR_SPR1);
    2000:	ad e2       	ldi	r26, 0x2D	; 45
    2002:	b0 e0       	ldi	r27, 0x00	; 0
    2004:	ed e2       	ldi	r30, 0x2D	; 45
    2006:	f0 e0       	ldi	r31, 0x00	; 0
    2008:	80 81       	ld	r24, Z
    200a:	8d 7f       	andi	r24, 0xFD	; 253
    200c:	8c 93       	st	X, r24
			CLR_BIT(SPSR, SPSR_SPI2X);
    200e:	ae e2       	ldi	r26, 0x2E	; 46
    2010:	b0 e0       	ldi	r27, 0x00	; 0
    2012:	ee e2       	ldi	r30, 0x2E	; 46
    2014:	f0 e0       	ldi	r31, 0x00	; 0
    2016:	80 81       	ld	r24, Z
    2018:	8e 7f       	andi	r24, 0xFE	; 254
    201a:	8c 93       	st	X, r24
    201c:	44 c0       	rjmp	.+136    	; 0x20a6 <SPI_u8InitConfig+0x2a6>
			break;
		case SPI_FREQ_DIVIDED_BY_32:
			CLR_BIT(SPCR, SPCR_SPR0);
    201e:	ad e2       	ldi	r26, 0x2D	; 45
    2020:	b0 e0       	ldi	r27, 0x00	; 0
    2022:	ed e2       	ldi	r30, 0x2D	; 45
    2024:	f0 e0       	ldi	r31, 0x00	; 0
    2026:	80 81       	ld	r24, Z
    2028:	8e 7f       	andi	r24, 0xFE	; 254
    202a:	8c 93       	st	X, r24
			SET_BIT(SPCR, SPCR_SPR1);
    202c:	ad e2       	ldi	r26, 0x2D	; 45
    202e:	b0 e0       	ldi	r27, 0x00	; 0
    2030:	ed e2       	ldi	r30, 0x2D	; 45
    2032:	f0 e0       	ldi	r31, 0x00	; 0
    2034:	80 81       	ld	r24, Z
    2036:	82 60       	ori	r24, 0x02	; 2
    2038:	8c 93       	st	X, r24
			SET_BIT(SPSR, SPSR_SPI2X);
    203a:	ae e2       	ldi	r26, 0x2E	; 46
    203c:	b0 e0       	ldi	r27, 0x00	; 0
    203e:	ee e2       	ldi	r30, 0x2E	; 46
    2040:	f0 e0       	ldi	r31, 0x00	; 0
    2042:	80 81       	ld	r24, Z
    2044:	81 60       	ori	r24, 0x01	; 1
    2046:	8c 93       	st	X, r24
    2048:	2e c0       	rjmp	.+92     	; 0x20a6 <SPI_u8InitConfig+0x2a6>
			break;
		case SPI_FREQ_DIVIDED_BY_64:
			CLR_BIT(SPCR, SPCR_SPR0);
    204a:	ad e2       	ldi	r26, 0x2D	; 45
    204c:	b0 e0       	ldi	r27, 0x00	; 0
    204e:	ed e2       	ldi	r30, 0x2D	; 45
    2050:	f0 e0       	ldi	r31, 0x00	; 0
    2052:	80 81       	ld	r24, Z
    2054:	8e 7f       	andi	r24, 0xFE	; 254
    2056:	8c 93       	st	X, r24
			SET_BIT(SPCR, SPCR_SPR1);
    2058:	ad e2       	ldi	r26, 0x2D	; 45
    205a:	b0 e0       	ldi	r27, 0x00	; 0
    205c:	ed e2       	ldi	r30, 0x2D	; 45
    205e:	f0 e0       	ldi	r31, 0x00	; 0
    2060:	80 81       	ld	r24, Z
    2062:	82 60       	ori	r24, 0x02	; 2
    2064:	8c 93       	st	X, r24
			CLR_BIT(SPSR, SPSR_SPI2X);
    2066:	ae e2       	ldi	r26, 0x2E	; 46
    2068:	b0 e0       	ldi	r27, 0x00	; 0
    206a:	ee e2       	ldi	r30, 0x2E	; 46
    206c:	f0 e0       	ldi	r31, 0x00	; 0
    206e:	80 81       	ld	r24, Z
    2070:	8e 7f       	andi	r24, 0xFE	; 254
    2072:	8c 93       	st	X, r24
    2074:	18 c0       	rjmp	.+48     	; 0x20a6 <SPI_u8InitConfig+0x2a6>
			break;
		case SPI_FREQ_DIVIDED_BY_128:
			SET_BIT(SPCR, SPCR_SPR0);
    2076:	ad e2       	ldi	r26, 0x2D	; 45
    2078:	b0 e0       	ldi	r27, 0x00	; 0
    207a:	ed e2       	ldi	r30, 0x2D	; 45
    207c:	f0 e0       	ldi	r31, 0x00	; 0
    207e:	80 81       	ld	r24, Z
    2080:	81 60       	ori	r24, 0x01	; 1
    2082:	8c 93       	st	X, r24
			SET_BIT(SPCR, SPCR_SPR1);
    2084:	ad e2       	ldi	r26, 0x2D	; 45
    2086:	b0 e0       	ldi	r27, 0x00	; 0
    2088:	ed e2       	ldi	r30, 0x2D	; 45
    208a:	f0 e0       	ldi	r31, 0x00	; 0
    208c:	80 81       	ld	r24, Z
    208e:	82 60       	ori	r24, 0x02	; 2
    2090:	8c 93       	st	X, r24
			CLR_BIT(SPSR, SPSR_SPI2X);
    2092:	ae e2       	ldi	r26, 0x2E	; 46
    2094:	b0 e0       	ldi	r27, 0x00	; 0
    2096:	ee e2       	ldi	r30, 0x2E	; 46
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	80 81       	ld	r24, Z
    209c:	8e 7f       	andi	r24, 0xFE	; 254
    209e:	8c 93       	st	X, r24
    20a0:	02 c0       	rjmp	.+4      	; 0x20a6 <SPI_u8InitConfig+0x2a6>
			break;
		default:
			Local_u8ErrorState = NOK;
    20a2:	81 e0       	ldi	r24, 0x01	; 1
    20a4:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		switch (spi->SPI_u8DataOrder)
    20a6:	ea 81       	ldd	r30, Y+2	; 0x02
    20a8:	fb 81       	ldd	r31, Y+3	; 0x03
    20aa:	82 81       	ldd	r24, Z+2	; 0x02
    20ac:	28 2f       	mov	r18, r24
    20ae:	30 e0       	ldi	r19, 0x00	; 0
    20b0:	3b 87       	std	Y+11, r19	; 0x0b
    20b2:	2a 87       	std	Y+10, r18	; 0x0a
    20b4:	8a 85       	ldd	r24, Y+10	; 0x0a
    20b6:	9b 85       	ldd	r25, Y+11	; 0x0b
    20b8:	00 97       	sbiw	r24, 0x00	; 0
    20ba:	69 f0       	breq	.+26     	; 0x20d6 <SPI_u8InitConfig+0x2d6>
    20bc:	2a 85       	ldd	r18, Y+10	; 0x0a
    20be:	3b 85       	ldd	r19, Y+11	; 0x0b
    20c0:	21 30       	cpi	r18, 0x01	; 1
    20c2:	31 05       	cpc	r19, r1
    20c4:	81 f4       	brne	.+32     	; 0x20e6 <SPI_u8InitConfig+0x2e6>
		{
		case SPI_DATA_MSP_FIRST:
			CLR_BIT(SPCR, SPCR_DORD);
    20c6:	ad e2       	ldi	r26, 0x2D	; 45
    20c8:	b0 e0       	ldi	r27, 0x00	; 0
    20ca:	ed e2       	ldi	r30, 0x2D	; 45
    20cc:	f0 e0       	ldi	r31, 0x00	; 0
    20ce:	80 81       	ld	r24, Z
    20d0:	8f 7d       	andi	r24, 0xDF	; 223
    20d2:	8c 93       	st	X, r24
    20d4:	0a c0       	rjmp	.+20     	; 0x20ea <SPI_u8InitConfig+0x2ea>
			break;
		case SPI_DATA_LSB_FIRST:
			SET_BIT(SPCR, SPCR_DORD);
    20d6:	ad e2       	ldi	r26, 0x2D	; 45
    20d8:	b0 e0       	ldi	r27, 0x00	; 0
    20da:	ed e2       	ldi	r30, 0x2D	; 45
    20dc:	f0 e0       	ldi	r31, 0x00	; 0
    20de:	80 81       	ld	r24, Z
    20e0:	80 62       	ori	r24, 0x20	; 32
    20e2:	8c 93       	st	X, r24
    20e4:	02 c0       	rjmp	.+4      	; 0x20ea <SPI_u8InitConfig+0x2ea>
			break;
		default:
			Local_u8ErrorState = NOK;
    20e6:	81 e0       	ldi	r24, 0x01	; 1
    20e8:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		switch (spi->SPI_u8MasterSlaveSelect)
    20ea:	ea 81       	ldd	r30, Y+2	; 0x02
    20ec:	fb 81       	ldd	r31, Y+3	; 0x03
    20ee:	83 81       	ldd	r24, Z+3	; 0x03
    20f0:	28 2f       	mov	r18, r24
    20f2:	30 e0       	ldi	r19, 0x00	; 0
    20f4:	39 87       	std	Y+9, r19	; 0x09
    20f6:	28 87       	std	Y+8, r18	; 0x08
    20f8:	88 85       	ldd	r24, Y+8	; 0x08
    20fa:	99 85       	ldd	r25, Y+9	; 0x09
    20fc:	00 97       	sbiw	r24, 0x00	; 0
    20fe:	31 f0       	breq	.+12     	; 0x210c <SPI_u8InitConfig+0x30c>
    2100:	28 85       	ldd	r18, Y+8	; 0x08
    2102:	39 85       	ldd	r19, Y+9	; 0x09
    2104:	21 30       	cpi	r18, 0x01	; 1
    2106:	31 05       	cpc	r19, r1
    2108:	49 f0       	breq	.+18     	; 0x211c <SPI_u8InitConfig+0x31c>
    210a:	10 c0       	rjmp	.+32     	; 0x212c <SPI_u8InitConfig+0x32c>
		{
		case SPI_MASTER:
			SET_BIT(SPCR, SPCR_MSTR);
    210c:	ad e2       	ldi	r26, 0x2D	; 45
    210e:	b0 e0       	ldi	r27, 0x00	; 0
    2110:	ed e2       	ldi	r30, 0x2D	; 45
    2112:	f0 e0       	ldi	r31, 0x00	; 0
    2114:	80 81       	ld	r24, Z
    2116:	80 61       	ori	r24, 0x10	; 16
    2118:	8c 93       	st	X, r24
    211a:	0a c0       	rjmp	.+20     	; 0x2130 <SPI_u8InitConfig+0x330>
			break;
		case SPI_SLAVE:
			CLR_BIT(SPCR, SPCR_MSTR);
    211c:	ad e2       	ldi	r26, 0x2D	; 45
    211e:	b0 e0       	ldi	r27, 0x00	; 0
    2120:	ed e2       	ldi	r30, 0x2D	; 45
    2122:	f0 e0       	ldi	r31, 0x00	; 0
    2124:	80 81       	ld	r24, Z
    2126:	8f 7e       	andi	r24, 0xEF	; 239
    2128:	8c 93       	st	X, r24
    212a:	02 c0       	rjmp	.+4      	; 0x2130 <SPI_u8InitConfig+0x330>
			break;
		default:
			Local_u8ErrorState = NOK;
    212c:	81 e0       	ldi	r24, 0x01	; 1
    212e:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		switch (spi->SPI_u8InterruptEnable)
    2130:	ea 81       	ldd	r30, Y+2	; 0x02
    2132:	fb 81       	ldd	r31, Y+3	; 0x03
    2134:	80 81       	ld	r24, Z
    2136:	28 2f       	mov	r18, r24
    2138:	30 e0       	ldi	r19, 0x00	; 0
    213a:	3f 83       	std	Y+7, r19	; 0x07
    213c:	2e 83       	std	Y+6, r18	; 0x06
    213e:	8e 81       	ldd	r24, Y+6	; 0x06
    2140:	9f 81       	ldd	r25, Y+7	; 0x07
    2142:	00 97       	sbiw	r24, 0x00	; 0
    2144:	31 f0       	breq	.+12     	; 0x2152 <SPI_u8InitConfig+0x352>
    2146:	2e 81       	ldd	r18, Y+6	; 0x06
    2148:	3f 81       	ldd	r19, Y+7	; 0x07
    214a:	21 30       	cpi	r18, 0x01	; 1
    214c:	31 05       	cpc	r19, r1
    214e:	49 f0       	breq	.+18     	; 0x2162 <SPI_u8InitConfig+0x362>
    2150:	10 c0       	rjmp	.+32     	; 0x2172 <SPI_u8InitConfig+0x372>
		{
		case SPI_INTERRUPT_DISABLE:
			CLR_BIT(SPCR, SPCR_SPIE);
    2152:	ad e2       	ldi	r26, 0x2D	; 45
    2154:	b0 e0       	ldi	r27, 0x00	; 0
    2156:	ed e2       	ldi	r30, 0x2D	; 45
    2158:	f0 e0       	ldi	r31, 0x00	; 0
    215a:	80 81       	ld	r24, Z
    215c:	8f 77       	andi	r24, 0x7F	; 127
    215e:	8c 93       	st	X, r24
    2160:	0a c0       	rjmp	.+20     	; 0x2176 <SPI_u8InitConfig+0x376>
			break;
		case SPI_INTERRUPT_ENABLE:
			SET_BIT(SPCR, SPCR_SPIE);
    2162:	ad e2       	ldi	r26, 0x2D	; 45
    2164:	b0 e0       	ldi	r27, 0x00	; 0
    2166:	ed e2       	ldi	r30, 0x2D	; 45
    2168:	f0 e0       	ldi	r31, 0x00	; 0
    216a:	80 81       	ld	r24, Z
    216c:	80 68       	ori	r24, 0x80	; 128
    216e:	8c 93       	st	X, r24
    2170:	02 c0       	rjmp	.+4      	; 0x2176 <SPI_u8InitConfig+0x376>
			break;
		default:
			Local_u8ErrorState = NOK;
    2172:	81 e0       	ldi	r24, 0x01	; 1
    2174:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
		switch (spi->SPI_u8SPIEnable)
    2176:	ea 81       	ldd	r30, Y+2	; 0x02
    2178:	fb 81       	ldd	r31, Y+3	; 0x03
    217a:	81 81       	ldd	r24, Z+1	; 0x01
    217c:	28 2f       	mov	r18, r24
    217e:	30 e0       	ldi	r19, 0x00	; 0
    2180:	3d 83       	std	Y+5, r19	; 0x05
    2182:	2c 83       	std	Y+4, r18	; 0x04
    2184:	8c 81       	ldd	r24, Y+4	; 0x04
    2186:	9d 81       	ldd	r25, Y+5	; 0x05
    2188:	00 97       	sbiw	r24, 0x00	; 0
    218a:	31 f0       	breq	.+12     	; 0x2198 <SPI_u8InitConfig+0x398>
    218c:	2c 81       	ldd	r18, Y+4	; 0x04
    218e:	3d 81       	ldd	r19, Y+5	; 0x05
    2190:	21 30       	cpi	r18, 0x01	; 1
    2192:	31 05       	cpc	r19, r1
    2194:	49 f0       	breq	.+18     	; 0x21a8 <SPI_u8InitConfig+0x3a8>
    2196:	10 c0       	rjmp	.+32     	; 0x21b8 <SPI_u8InitConfig+0x3b8>
		{
		case SPI_DISABLE:
			CLR_BIT(SPCR, SPCR_SPE);
    2198:	ad e2       	ldi	r26, 0x2D	; 45
    219a:	b0 e0       	ldi	r27, 0x00	; 0
    219c:	ed e2       	ldi	r30, 0x2D	; 45
    219e:	f0 e0       	ldi	r31, 0x00	; 0
    21a0:	80 81       	ld	r24, Z
    21a2:	8f 7b       	andi	r24, 0xBF	; 191
    21a4:	8c 93       	st	X, r24
    21a6:	0d c0       	rjmp	.+26     	; 0x21c2 <SPI_u8InitConfig+0x3c2>
			break;
		case SPI_ENABLE:
			SET_BIT(SPCR, SPCR_SPE);
    21a8:	ad e2       	ldi	r26, 0x2D	; 45
    21aa:	b0 e0       	ldi	r27, 0x00	; 0
    21ac:	ed e2       	ldi	r30, 0x2D	; 45
    21ae:	f0 e0       	ldi	r31, 0x00	; 0
    21b0:	80 81       	ld	r24, Z
    21b2:	80 64       	ori	r24, 0x40	; 64
    21b4:	8c 93       	st	X, r24
    21b6:	05 c0       	rjmp	.+10     	; 0x21c2 <SPI_u8InitConfig+0x3c2>
			break;
		default:
			Local_u8ErrorState = NOK;
    21b8:	81 e0       	ldi	r24, 0x01	; 1
    21ba:	89 83       	std	Y+1, r24	; 0x01
    21bc:	02 c0       	rjmp	.+4      	; 0x21c2 <SPI_u8InitConfig+0x3c2>
			break;
		}
	}
	else
	{
		Local_u8ErrorState = NULL_POINTER;
    21be:	82 e0       	ldi	r24, 0x02	; 2
    21c0:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    21c2:	89 81       	ldd	r24, Y+1	; 0x01
}
    21c4:	61 96       	adiw	r28, 0x11	; 17
    21c6:	0f b6       	in	r0, 0x3f	; 63
    21c8:	f8 94       	cli
    21ca:	de bf       	out	0x3e, r29	; 62
    21cc:	0f be       	out	0x3f, r0	; 63
    21ce:	cd bf       	out	0x3d, r28	; 61
    21d0:	cf 91       	pop	r28
    21d2:	df 91       	pop	r29
    21d4:	08 95       	ret

000021d6 <SPI_u8Tranceive>:
 *		Copy_u8RData => pointer to carry received data
 *
 * return     : Error status with type u8
 */
u8 SPI_u8Tranceive(u8 Copy_u8TData, u8 *Copy_u8RData)
{
    21d6:	df 93       	push	r29
    21d8:	cf 93       	push	r28
    21da:	cd b7       	in	r28, 0x3d	; 61
    21dc:	de b7       	in	r29, 0x3e	; 62
    21de:	28 97       	sbiw	r28, 0x08	; 8
    21e0:	0f b6       	in	r0, 0x3f	; 63
    21e2:	f8 94       	cli
    21e4:	de bf       	out	0x3e, r29	; 62
    21e6:	0f be       	out	0x3f, r0	; 63
    21e8:	cd bf       	out	0x3d, r28	; 61
    21ea:	8e 83       	std	Y+6, r24	; 0x06
    21ec:	78 87       	std	Y+8, r23	; 0x08
    21ee:	6f 83       	std	Y+7, r22	; 0x07
	u8 Local_u8ErrorState = OK;
    21f0:	1d 82       	std	Y+5, r1	; 0x05
	u32 Local_u32TimeoutCounter = 0;
    21f2:	19 82       	std	Y+1, r1	; 0x01
    21f4:	1a 82       	std	Y+2, r1	; 0x02
    21f6:	1b 82       	std	Y+3, r1	; 0x03
    21f8:	1c 82       	std	Y+4, r1	; 0x04

	if (SPI_u8State == IDLE)
    21fa:	80 91 7e 00 	lds	r24, 0x007E
    21fe:	88 23       	and	r24, r24
    2200:	09 f0       	breq	.+2      	; 0x2204 <SPI_u8Tranceive+0x2e>
    2202:	42 c0       	rjmp	.+132    	; 0x2288 <SPI_u8Tranceive+0xb2>
	{
		SPI_u8State = BUSY;
    2204:	81 e0       	ldi	r24, 0x01	; 1
    2206:	80 93 7e 00 	sts	0x007E, r24

		SPDR = Copy_u8TData;
    220a:	ef e2       	ldi	r30, 0x2F	; 47
    220c:	f0 e0       	ldi	r31, 0x00	; 0
    220e:	8e 81       	ldd	r24, Y+6	; 0x06
    2210:	80 83       	st	Z, r24
    2212:	0b c0       	rjmp	.+22     	; 0x222a <SPI_u8Tranceive+0x54>

		while (((READ_BIT(SPSR, SPSR_SPIF)) == 0) && (Local_u32TimeoutCounter < SPI_u32TIMEOUT))
		{
			Local_u32TimeoutCounter++;
    2214:	89 81       	ldd	r24, Y+1	; 0x01
    2216:	9a 81       	ldd	r25, Y+2	; 0x02
    2218:	ab 81       	ldd	r26, Y+3	; 0x03
    221a:	bc 81       	ldd	r27, Y+4	; 0x04
    221c:	01 96       	adiw	r24, 0x01	; 1
    221e:	a1 1d       	adc	r26, r1
    2220:	b1 1d       	adc	r27, r1
    2222:	89 83       	std	Y+1, r24	; 0x01
    2224:	9a 83       	std	Y+2, r25	; 0x02
    2226:	ab 83       	std	Y+3, r26	; 0x03
    2228:	bc 83       	std	Y+4, r27	; 0x04
	{
		SPI_u8State = BUSY;

		SPDR = Copy_u8TData;

		while (((READ_BIT(SPSR, SPSR_SPIF)) == 0) && (Local_u32TimeoutCounter < SPI_u32TIMEOUT))
    222a:	ee e2       	ldi	r30, 0x2E	; 46
    222c:	f0 e0       	ldi	r31, 0x00	; 0
    222e:	80 81       	ld	r24, Z
    2230:	88 1f       	adc	r24, r24
    2232:	88 27       	eor	r24, r24
    2234:	88 1f       	adc	r24, r24
    2236:	88 2f       	mov	r24, r24
    2238:	90 e0       	ldi	r25, 0x00	; 0
    223a:	90 70       	andi	r25, 0x00	; 0
    223c:	00 97       	sbiw	r24, 0x00	; 0
    223e:	61 f4       	brne	.+24     	; 0x2258 <SPI_u8Tranceive+0x82>
    2240:	89 81       	ldd	r24, Y+1	; 0x01
    2242:	9a 81       	ldd	r25, Y+2	; 0x02
    2244:	ab 81       	ldd	r26, Y+3	; 0x03
    2246:	bc 81       	ldd	r27, Y+4	; 0x04
    2248:	80 31       	cpi	r24, 0x10	; 16
    224a:	27 e2       	ldi	r18, 0x27	; 39
    224c:	92 07       	cpc	r25, r18
    224e:	20 e0       	ldi	r18, 0x00	; 0
    2250:	a2 07       	cpc	r26, r18
    2252:	20 e0       	ldi	r18, 0x00	; 0
    2254:	b2 07       	cpc	r27, r18
    2256:	f0 f2       	brcs	.-68     	; 0x2214 <SPI_u8Tranceive+0x3e>
		{
			Local_u32TimeoutCounter++;
		}
		if (Local_u32TimeoutCounter == SPI_u32TIMEOUT)
    2258:	89 81       	ldd	r24, Y+1	; 0x01
    225a:	9a 81       	ldd	r25, Y+2	; 0x02
    225c:	ab 81       	ldd	r26, Y+3	; 0x03
    225e:	bc 81       	ldd	r27, Y+4	; 0x04
    2260:	80 31       	cpi	r24, 0x10	; 16
    2262:	27 e2       	ldi	r18, 0x27	; 39
    2264:	92 07       	cpc	r25, r18
    2266:	20 e0       	ldi	r18, 0x00	; 0
    2268:	a2 07       	cpc	r26, r18
    226a:	20 e0       	ldi	r18, 0x00	; 0
    226c:	b2 07       	cpc	r27, r18
    226e:	19 f4       	brne	.+6      	; 0x2276 <SPI_u8Tranceive+0xa0>
		{
			Local_u8ErrorState = TIMEOUT_STATE;
    2270:	84 e0       	ldi	r24, 0x04	; 4
    2272:	8d 83       	std	Y+5, r24	; 0x05
    2274:	06 c0       	rjmp	.+12     	; 0x2282 <SPI_u8Tranceive+0xac>
		}
		else
		{
			*Copy_u8RData = SPDR;
    2276:	ef e2       	ldi	r30, 0x2F	; 47
    2278:	f0 e0       	ldi	r31, 0x00	; 0
    227a:	80 81       	ld	r24, Z
    227c:	ef 81       	ldd	r30, Y+7	; 0x07
    227e:	f8 85       	ldd	r31, Y+8	; 0x08
    2280:	80 83       	st	Z, r24
		}
		SPI_u8State = IDLE;
    2282:	10 92 7e 00 	sts	0x007E, r1
    2286:	02 c0       	rjmp	.+4      	; 0x228c <SPI_u8Tranceive+0xb6>
	}
	else
	{
		Local_u8ErrorState = BUSY_STATE;
    2288:	83 e0       	ldi	r24, 0x03	; 3
    228a:	8d 83       	std	Y+5, r24	; 0x05
	}

	return Local_u8ErrorState;
    228c:	8d 81       	ldd	r24, Y+5	; 0x05

}
    228e:	28 96       	adiw	r28, 0x08	; 8
    2290:	0f b6       	in	r0, 0x3f	; 63
    2292:	f8 94       	cli
    2294:	de bf       	out	0x3e, r29	; 62
    2296:	0f be       	out	0x3f, r0	; 63
    2298:	cd bf       	out	0x3d, r28	; 61
    229a:	cf 91       	pop	r28
    229c:	df 91       	pop	r29
    229e:	08 95       	ret

000022a0 <SPI_u8BufferTranceiverSynch>:
 *      Copy_u32BufferSize => size of array
 *
 * return     : Error status with type u8
 */
u8 SPI_u8BufferTranceiverSynch(u8 *Copy_u8TData, u8 *Copy_u8RData, u8 Copy_u8BufferSize)
{
    22a0:	df 93       	push	r29
    22a2:	cf 93       	push	r28
    22a4:	cd b7       	in	r28, 0x3d	; 61
    22a6:	de b7       	in	r29, 0x3e	; 62
    22a8:	27 97       	sbiw	r28, 0x07	; 7
    22aa:	0f b6       	in	r0, 0x3f	; 63
    22ac:	f8 94       	cli
    22ae:	de bf       	out	0x3e, r29	; 62
    22b0:	0f be       	out	0x3f, r0	; 63
    22b2:	cd bf       	out	0x3d, r28	; 61
    22b4:	9c 83       	std	Y+4, r25	; 0x04
    22b6:	8b 83       	std	Y+3, r24	; 0x03
    22b8:	7e 83       	std	Y+6, r23	; 0x06
    22ba:	6d 83       	std	Y+5, r22	; 0x05
    22bc:	4f 83       	std	Y+7, r20	; 0x07
	u8 Local_u8ErrorState = OK;
    22be:	1a 82       	std	Y+2, r1	; 0x02
	u8 Local_u8Counter = 0;
    22c0:	19 82       	std	Y+1, r1	; 0x01
	if ((Copy_u8TData != NULL) && (Copy_u8RData != NULL))
    22c2:	8b 81       	ldd	r24, Y+3	; 0x03
    22c4:	9c 81       	ldd	r25, Y+4	; 0x04
    22c6:	00 97       	sbiw	r24, 0x00	; 0
    22c8:	09 f1       	breq	.+66     	; 0x230c <SPI_u8BufferTranceiverSynch+0x6c>
    22ca:	8d 81       	ldd	r24, Y+5	; 0x05
    22cc:	9e 81       	ldd	r25, Y+6	; 0x06
    22ce:	00 97       	sbiw	r24, 0x00	; 0
    22d0:	e9 f0       	breq	.+58     	; 0x230c <SPI_u8BufferTranceiverSynch+0x6c>
    22d2:	17 c0       	rjmp	.+46     	; 0x2302 <SPI_u8BufferTranceiverSynch+0x62>
	{
		while (Local_u8Counter < Copy_u8BufferSize)
		{
			SPI_u8Tranceive(Copy_u8TData[Local_u8Counter], &Copy_u8RData[Local_u8Counter]);
    22d4:	89 81       	ldd	r24, Y+1	; 0x01
    22d6:	28 2f       	mov	r18, r24
    22d8:	30 e0       	ldi	r19, 0x00	; 0
    22da:	8b 81       	ldd	r24, Y+3	; 0x03
    22dc:	9c 81       	ldd	r25, Y+4	; 0x04
    22de:	fc 01       	movw	r30, r24
    22e0:	e2 0f       	add	r30, r18
    22e2:	f3 1f       	adc	r31, r19
    22e4:	40 81       	ld	r20, Z
    22e6:	89 81       	ldd	r24, Y+1	; 0x01
    22e8:	28 2f       	mov	r18, r24
    22ea:	30 e0       	ldi	r19, 0x00	; 0
    22ec:	8d 81       	ldd	r24, Y+5	; 0x05
    22ee:	9e 81       	ldd	r25, Y+6	; 0x06
    22f0:	28 0f       	add	r18, r24
    22f2:	39 1f       	adc	r19, r25
    22f4:	84 2f       	mov	r24, r20
    22f6:	b9 01       	movw	r22, r18
    22f8:	0e 94 eb 10 	call	0x21d6	; 0x21d6 <SPI_u8Tranceive>
			Local_u8Counter++;
    22fc:	89 81       	ldd	r24, Y+1	; 0x01
    22fe:	8f 5f       	subi	r24, 0xFF	; 255
    2300:	89 83       	std	Y+1, r24	; 0x01
{
	u8 Local_u8ErrorState = OK;
	u8 Local_u8Counter = 0;
	if ((Copy_u8TData != NULL) && (Copy_u8RData != NULL))
	{
		while (Local_u8Counter < Copy_u8BufferSize)
    2302:	99 81       	ldd	r25, Y+1	; 0x01
    2304:	8f 81       	ldd	r24, Y+7	; 0x07
    2306:	98 17       	cp	r25, r24
    2308:	28 f3       	brcs	.-54     	; 0x22d4 <SPI_u8BufferTranceiverSynch+0x34>
    230a:	02 c0       	rjmp	.+4      	; 0x2310 <SPI_u8BufferTranceiverSynch+0x70>
			Local_u8Counter++;
		}
	}
	else
	{
		Local_u8ErrorState = NULL_POINTER;
    230c:	82 e0       	ldi	r24, 0x02	; 2
    230e:	8a 83       	std	Y+2, r24	; 0x02
	}
	return Local_u8ErrorState;
    2310:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2312:	27 96       	adiw	r28, 0x07	; 7
    2314:	0f b6       	in	r0, 0x3f	; 63
    2316:	f8 94       	cli
    2318:	de bf       	out	0x3e, r29	; 62
    231a:	0f be       	out	0x3f, r0	; 63
    231c:	cd bf       	out	0x3d, r28	; 61
    231e:	cf 91       	pop	r28
    2320:	df 91       	pop	r29
    2322:	08 95       	ret

00002324 <SPI_u8BufferTranceiverAsynch>:
 *		      NotificationFuncn => function that called after the tranceive complete
 *
 * return     : Error status with type u8
 */
u8 SPI_u8BufferTranceiverAsynch(SPI_BUFFER *spi_buffer)
{
    2324:	df 93       	push	r29
    2326:	cf 93       	push	r28
    2328:	00 d0       	rcall	.+0      	; 0x232a <SPI_u8BufferTranceiverAsynch+0x6>
    232a:	0f 92       	push	r0
    232c:	cd b7       	in	r28, 0x3d	; 61
    232e:	de b7       	in	r29, 0x3e	; 62
    2330:	9b 83       	std	Y+3, r25	; 0x03
    2332:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = OK;
    2334:	19 82       	std	Y+1, r1	; 0x01

	if (SPI_u8State == IDLE)
    2336:	80 91 7e 00 	lds	r24, 0x007E
    233a:	88 23       	and	r24, r24
    233c:	09 f0       	breq	.+2      	; 0x2340 <SPI_u8BufferTranceiverAsynch+0x1c>
    233e:	55 c0       	rjmp	.+170    	; 0x23ea <SPI_u8BufferTranceiverAsynch+0xc6>
	{
		if ((spi_buffer != NULL) &&
    2340:	8a 81       	ldd	r24, Y+2	; 0x02
    2342:	9b 81       	ldd	r25, Y+3	; 0x03
    2344:	00 97       	sbiw	r24, 0x00	; 0
    2346:	09 f4       	brne	.+2      	; 0x234a <SPI_u8BufferTranceiverAsynch+0x26>
    2348:	4d c0       	rjmp	.+154    	; 0x23e4 <SPI_u8BufferTranceiverAsynch+0xc0>
    234a:	ea 81       	ldd	r30, Y+2	; 0x02
    234c:	fb 81       	ldd	r31, Y+3	; 0x03
    234e:	80 81       	ld	r24, Z
    2350:	91 81       	ldd	r25, Z+1	; 0x01
    2352:	00 97       	sbiw	r24, 0x00	; 0
    2354:	09 f4       	brne	.+2      	; 0x2358 <SPI_u8BufferTranceiverAsynch+0x34>
    2356:	46 c0       	rjmp	.+140    	; 0x23e4 <SPI_u8BufferTranceiverAsynch+0xc0>
    2358:	ea 81       	ldd	r30, Y+2	; 0x02
    235a:	fb 81       	ldd	r31, Y+3	; 0x03
    235c:	82 81       	ldd	r24, Z+2	; 0x02
    235e:	93 81       	ldd	r25, Z+3	; 0x03
    2360:	00 97       	sbiw	r24, 0x00	; 0
    2362:	09 f4       	brne	.+2      	; 0x2366 <SPI_u8BufferTranceiverAsynch+0x42>
    2364:	3f c0       	rjmp	.+126    	; 0x23e4 <SPI_u8BufferTranceiverAsynch+0xc0>
    2366:	ea 81       	ldd	r30, Y+2	; 0x02
    2368:	fb 81       	ldd	r31, Y+3	; 0x03
    236a:	85 81       	ldd	r24, Z+5	; 0x05
    236c:	96 81       	ldd	r25, Z+6	; 0x06
    236e:	00 97       	sbiw	r24, 0x00	; 0
    2370:	c9 f1       	breq	.+114    	; 0x23e4 <SPI_u8BufferTranceiverAsynch+0xc0>
		(spi_buffer->Copy_u8TData != NULL) &&
		(spi_buffer->Copy_u8RData != NULL) &&
		(spi_buffer->NotificationFuncn != NULL))
		{
			/*SPI is now Busy*/
			SPI_u8State = BUSY;
    2372:	81 e0       	ldi	r24, 0x01	; 1
    2374:	80 93 7e 00 	sts	0x007E, r24

			/*Assign the SPI data globally*/
			SPI_pu8TData           = spi_buffer->Copy_u8TData     ;
    2378:	ea 81       	ldd	r30, Y+2	; 0x02
    237a:	fb 81       	ldd	r31, Y+3	; 0x03
    237c:	80 81       	ld	r24, Z
    237e:	91 81       	ldd	r25, Z+1	; 0x01
    2380:	90 93 79 00 	sts	0x0079, r25
    2384:	80 93 78 00 	sts	0x0078, r24
			SPI_pu8RData           = spi_buffer->Copy_u8RData     ;
    2388:	ea 81       	ldd	r30, Y+2	; 0x02
    238a:	fb 81       	ldd	r31, Y+3	; 0x03
    238c:	82 81       	ldd	r24, Z+2	; 0x02
    238e:	93 81       	ldd	r25, Z+3	; 0x03
    2390:	90 93 7b 00 	sts	0x007B, r25
    2394:	80 93 7a 00 	sts	0x007A, r24
			SPI_u8BufferSize       = spi_buffer->Copy_u8BufferSize;
    2398:	ea 81       	ldd	r30, Y+2	; 0x02
    239a:	fb 81       	ldd	r31, Y+3	; 0x03
    239c:	84 81       	ldd	r24, Z+4	; 0x04
    239e:	80 93 7f 00 	sts	0x007F, r24
			SPI_pvNotificationFunc = spi_buffer->NotificationFuncn;
    23a2:	ea 81       	ldd	r30, Y+2	; 0x02
    23a4:	fb 81       	ldd	r31, Y+3	; 0x03
    23a6:	85 81       	ldd	r24, Z+5	; 0x05
    23a8:	96 81       	ldd	r25, Z+6	; 0x06
    23aa:	90 93 7d 00 	sts	0x007D, r25
    23ae:	80 93 7c 00 	sts	0x007C, r24

			/*Set Index to first element*/
			SPI_u8Index = 0;
    23b2:	10 92 80 00 	sts	0x0080, r1

			/*Transmit first Data */
			SPDR = SPI_pu8TData[SPI_u8Index];
    23b6:	af e2       	ldi	r26, 0x2F	; 47
    23b8:	b0 e0       	ldi	r27, 0x00	; 0
    23ba:	20 91 78 00 	lds	r18, 0x0078
    23be:	30 91 79 00 	lds	r19, 0x0079
    23c2:	80 91 80 00 	lds	r24, 0x0080
    23c6:	88 2f       	mov	r24, r24
    23c8:	90 e0       	ldi	r25, 0x00	; 0
    23ca:	f9 01       	movw	r30, r18
    23cc:	e8 0f       	add	r30, r24
    23ce:	f9 1f       	adc	r31, r25
    23d0:	80 81       	ld	r24, Z
    23d2:	8c 93       	st	X, r24

			/*SPI Interrupt Enable*/
			SET_BIT(SPCR, SPCR_SPIE);
    23d4:	ad e2       	ldi	r26, 0x2D	; 45
    23d6:	b0 e0       	ldi	r27, 0x00	; 0
    23d8:	ed e2       	ldi	r30, 0x2D	; 45
    23da:	f0 e0       	ldi	r31, 0x00	; 0
    23dc:	80 81       	ld	r24, Z
    23de:	80 68       	ori	r24, 0x80	; 128
    23e0:	8c 93       	st	X, r24
    23e2:	05 c0       	rjmp	.+10     	; 0x23ee <SPI_u8BufferTranceiverAsynch+0xca>
		}
		else
		{
			Local_u8ErrorState = NULL_POINTER;
    23e4:	82 e0       	ldi	r24, 0x02	; 2
    23e6:	89 83       	std	Y+1, r24	; 0x01
    23e8:	02 c0       	rjmp	.+4      	; 0x23ee <SPI_u8BufferTranceiverAsynch+0xca>
		}
	}
	else
	{
		Local_u8ErrorState = BUSY_STATE;
    23ea:	83 e0       	ldi	r24, 0x03	; 3
    23ec:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    23ee:	89 81       	ldd	r24, Y+1	; 0x01
}
    23f0:	0f 90       	pop	r0
    23f2:	0f 90       	pop	r0
    23f4:	0f 90       	pop	r0
    23f6:	cf 91       	pop	r28
    23f8:	df 91       	pop	r29
    23fa:	08 95       	ret

000023fc <__vector_12>:

//-------------------------------------------------------------------------------------------------------------------------------

void __vector_12(void) __attribute__((signal));
void __vector_12(void)
{
    23fc:	1f 92       	push	r1
    23fe:	0f 92       	push	r0
    2400:	0f b6       	in	r0, 0x3f	; 63
    2402:	0f 92       	push	r0
    2404:	11 24       	eor	r1, r1
    2406:	2f 93       	push	r18
    2408:	3f 93       	push	r19
    240a:	4f 93       	push	r20
    240c:	5f 93       	push	r21
    240e:	6f 93       	push	r22
    2410:	7f 93       	push	r23
    2412:	8f 93       	push	r24
    2414:	9f 93       	push	r25
    2416:	af 93       	push	r26
    2418:	bf 93       	push	r27
    241a:	ef 93       	push	r30
    241c:	ff 93       	push	r31
    241e:	df 93       	push	r29
    2420:	cf 93       	push	r28
    2422:	cd b7       	in	r28, 0x3d	; 61
    2424:	de b7       	in	r29, 0x3e	; 62
	/*Receive Data*/
	SPI_pu8RData[SPI_u8Index] = SPDR;
    2426:	20 91 7a 00 	lds	r18, 0x007A
    242a:	30 91 7b 00 	lds	r19, 0x007B
    242e:	80 91 80 00 	lds	r24, 0x0080
    2432:	88 2f       	mov	r24, r24
    2434:	90 e0       	ldi	r25, 0x00	; 0
    2436:	d9 01       	movw	r26, r18
    2438:	a8 0f       	add	r26, r24
    243a:	b9 1f       	adc	r27, r25
    243c:	ef e2       	ldi	r30, 0x2F	; 47
    243e:	f0 e0       	ldi	r31, 0x00	; 0
    2440:	80 81       	ld	r24, Z
    2442:	8c 93       	st	X, r24

	/*Increment Data index of the buffer*/
	SPI_u8Index++;
    2444:	80 91 80 00 	lds	r24, 0x0080
    2448:	8f 5f       	subi	r24, 0xFF	; 255
    244a:	80 93 80 00 	sts	0x0080, r24

	if (SPI_u8Index == SPI_u8BufferSize)
    244e:	90 91 80 00 	lds	r25, 0x0080
    2452:	80 91 7f 00 	lds	r24, 0x007F
    2456:	98 17       	cp	r25, r24
    2458:	a9 f4       	brne	.+42     	; 0x2484 <__vector_12+0x88>
	{
		/*Buffer Complete*/

		/*SPI is now IDLE*/
		SPI_u8State = IDLE;
    245a:	10 92 7e 00 	sts	0x007E, r1

		/*SPI Interrupt Disable*/
		CLR_BIT(SPCR, SPCR_SPIE);
    245e:	ad e2       	ldi	r26, 0x2D	; 45
    2460:	b0 e0       	ldi	r27, 0x00	; 0
    2462:	ed e2       	ldi	r30, 0x2D	; 45
    2464:	f0 e0       	ldi	r31, 0x00	; 0
    2466:	80 81       	ld	r24, Z
    2468:	8f 77       	andi	r24, 0x7F	; 127
    246a:	8c 93       	st	X, r24

		/*Call Notification Function*/
		if (SPI_pvNotificationFunc != NULL)
    246c:	80 91 7c 00 	lds	r24, 0x007C
    2470:	90 91 7d 00 	lds	r25, 0x007D
    2474:	00 97       	sbiw	r24, 0x00	; 0
    2476:	a9 f0       	breq	.+42     	; 0x24a2 <__vector_12+0xa6>
		{
			SPI_pvNotificationFunc();
    2478:	e0 91 7c 00 	lds	r30, 0x007C
    247c:	f0 91 7d 00 	lds	r31, 0x007D
    2480:	09 95       	icall
    2482:	0f c0       	rjmp	.+30     	; 0x24a2 <__vector_12+0xa6>
	else
	{
		/*Buffer not Complete*/

		/*Transmit next Data*/
		SPDR = SPI_pu8TData[SPI_u8Index];
    2484:	af e2       	ldi	r26, 0x2F	; 47
    2486:	b0 e0       	ldi	r27, 0x00	; 0
    2488:	20 91 78 00 	lds	r18, 0x0078
    248c:	30 91 79 00 	lds	r19, 0x0079
    2490:	80 91 80 00 	lds	r24, 0x0080
    2494:	88 2f       	mov	r24, r24
    2496:	90 e0       	ldi	r25, 0x00	; 0
    2498:	f9 01       	movw	r30, r18
    249a:	e8 0f       	add	r30, r24
    249c:	f9 1f       	adc	r31, r25
    249e:	80 81       	ld	r24, Z
    24a0:	8c 93       	st	X, r24
	}
}
    24a2:	cf 91       	pop	r28
    24a4:	df 91       	pop	r29
    24a6:	ff 91       	pop	r31
    24a8:	ef 91       	pop	r30
    24aa:	bf 91       	pop	r27
    24ac:	af 91       	pop	r26
    24ae:	9f 91       	pop	r25
    24b0:	8f 91       	pop	r24
    24b2:	7f 91       	pop	r23
    24b4:	6f 91       	pop	r22
    24b6:	5f 91       	pop	r21
    24b8:	4f 91       	pop	r20
    24ba:	3f 91       	pop	r19
    24bc:	2f 91       	pop	r18
    24be:	0f 90       	pop	r0
    24c0:	0f be       	out	0x3f, r0	; 63
    24c2:	0f 90       	pop	r0
    24c4:	1f 90       	pop	r1
    24c6:	18 95       	reti

000024c8 <USART_vInit>:
 * Breif      : This Function initialize USART depend on config.h
 * Parameters :  Nothing
 * return     :  Nothing
 */
void USART_vInit(void)
{
    24c8:	df 93       	push	r29
    24ca:	cf 93       	push	r28
    24cc:	00 d0       	rcall	.+0      	; 0x24ce <USART_vInit+0x6>
    24ce:	0f 92       	push	r0
    24d0:	cd b7       	in	r28, 0x3d	; 61
    24d2:	de b7       	in	r29, 0x3e	; 62
  /* We will adjust this value according to the configrations then store it in UCSRC in one operation */
  u8 Local_u8UCSRC = 0;
    24d4:	1b 82       	std	Y+3, r1	; 0x03

  /***** Check 3 Modes   *****/
#if (USART_MODE == ASYNCHRONOUS) && (USART_SYSTEM_SPEED == USART_1X)

  CLR_BIT(UCSRA, UCSRA_U2X);
    24d6:	ab e2       	ldi	r26, 0x2B	; 43
    24d8:	b0 e0       	ldi	r27, 0x00	; 0
    24da:	eb e2       	ldi	r30, 0x2B	; 43
    24dc:	f0 e0       	ldi	r31, 0x00	; 0
    24de:	80 81       	ld	r24, Z
    24e0:	8d 7f       	andi	r24, 0xFD	; 253
    24e2:	8c 93       	st	X, r24

  /*Calculate The Baud Rate From The Equation */
  u16 Local_u16UBRR = (u16)((SYSTEM_FREQUENCY / (16 * USART_BAUD_RATE)) - 1);
    24e4:	83 e3       	ldi	r24, 0x33	; 51
    24e6:	90 e0       	ldi	r25, 0x00	; 0
    24e8:	9a 83       	std	Y+2, r25	; 0x02
    24ea:	89 83       	std	Y+1, r24	; 0x01
#endif
  /*
      $ Set Baud Rate
      Hint : UBRRH then UBRRL to avoid problems
   */
  UBRRH = (u8)(Local_u16UBRR << 8); /* MSBs at Local_u16UBRR */
    24ec:	e0 e4       	ldi	r30, 0x40	; 64
    24ee:	f0 e0       	ldi	r31, 0x00	; 0
    24f0:	10 82       	st	Z, r1
  UBRRL = (u8)Local_u16UBRR;
    24f2:	e9 e2       	ldi	r30, 0x29	; 41
    24f4:	f0 e0       	ldi	r31, 0x00	; 0
    24f6:	89 81       	ldd	r24, Y+1	; 0x01
    24f8:	80 83       	st	Z, r24
  /*___________________________________________________________________________________________________________________*/

  /*Multi-Processor Communication mode*/
#if USART_MPCM == DISABLE
  CLR_BIT(UCSRA, UCSRA_MPCM);
    24fa:	ab e2       	ldi	r26, 0x2B	; 43
    24fc:	b0 e0       	ldi	r27, 0x00	; 0
    24fe:	eb e2       	ldi	r30, 0x2B	; 43
    2500:	f0 e0       	ldi	r31, 0x00	; 0
    2502:	80 81       	ld	r24, Z
    2504:	8e 7f       	andi	r24, 0xFE	; 254
    2506:	8c 93       	st	X, r24

  /*UCSRC Register Config*/

  /*USART Mode*/
#if USART_MODE == ASYNCHRONOUS
  CLR_BIT(Local_u8UCSRC, UCSRC_UMSEL);
    2508:	8b 81       	ldd	r24, Y+3	; 0x03
    250a:	8f 7b       	andi	r24, 0xBF	; 191
    250c:	8b 83       	std	Y+3, r24	; 0x03
#endif

  /*Parity Mode*/
#if USART_PARITY_MODE == DISABLE

  CLR_BIT(Local_u8UCSRC, UCSRC_UPM0);
    250e:	8b 81       	ldd	r24, Y+3	; 0x03
    2510:	8f 7e       	andi	r24, 0xEF	; 239
    2512:	8b 83       	std	Y+3, r24	; 0x03
  CLR_BIT(Local_u8UCSRC, UCSRC_UPM1);
    2514:	8b 81       	ldd	r24, Y+3	; 0x03
    2516:	8f 7d       	andi	r24, 0xDF	; 223
    2518:	8b 83       	std	Y+3, r24	; 0x03
#endif

  /*Stop Bit*/
#if USART_STOP_BIT == STOP_BIT_1

  CLR_BIT(Local_u8UCSRC, UCSRC_USBS);
    251a:	8b 81       	ldd	r24, Y+3	; 0x03
    251c:	87 7f       	andi	r24, 0xF7	; 247
    251e:	8b 83       	std	Y+3, r24	; 0x03
  SET_BIT(Local_u8UCSRC, UCSRC_UCSZ1);
  CLR_BIT(UCSRB, UCSRB_UCSZ2);

#elif USART_DATA_SIZE == DATA_SIZE_8_BIT

  SET_BIT(Local_u8UCSRC, UCSRC_UCSZ0);
    2520:	8b 81       	ldd	r24, Y+3	; 0x03
    2522:	82 60       	ori	r24, 0x02	; 2
    2524:	8b 83       	std	Y+3, r24	; 0x03
  SET_BIT(Local_u8UCSRC, UCSRC_UCSZ1);
    2526:	8b 81       	ldd	r24, Y+3	; 0x03
    2528:	84 60       	ori	r24, 0x04	; 4
    252a:	8b 83       	std	Y+3, r24	; 0x03
  CLR_BIT(UCSRB, UCSRB_UCSZ2);
    252c:	aa e2       	ldi	r26, 0x2A	; 42
    252e:	b0 e0       	ldi	r27, 0x00	; 0
    2530:	ea e2       	ldi	r30, 0x2A	; 42
    2532:	f0 e0       	ldi	r31, 0x00	; 0
    2534:	80 81       	ld	r24, Z
    2536:	8b 7f       	andi	r24, 0xFB	; 251
    2538:	8c 93       	st	X, r24
#endif

#endif

  /*Set UCSRC Mode*/
  SET_BIT(Local_u8UCSRC, UCSRC_URSEL);
    253a:	8b 81       	ldd	r24, Y+3	; 0x03
    253c:	80 68       	ori	r24, 0x80	; 128
    253e:	8b 83       	std	Y+3, r24	; 0x03

  /*Store the value in UCSRC Register (one operation) */
  UCSRC = Local_u8UCSRC;
    2540:	e0 e4       	ldi	r30, 0x40	; 64
    2542:	f0 e0       	ldi	r31, 0x00	; 0
    2544:	8b 81       	ldd	r24, Y+3	; 0x03
    2546:	80 83       	st	Z, r24

  /* Finally Enable the components */

  /*RX Complete Interrupt Enable*/
#if USART_RX_COMPLETE_INTERRUPT == DISABLE
  CLR_BIT(UCSRB, UCSRB_RXCIE);
    2548:	aa e2       	ldi	r26, 0x2A	; 42
    254a:	b0 e0       	ldi	r27, 0x00	; 0
    254c:	ea e2       	ldi	r30, 0x2A	; 42
    254e:	f0 e0       	ldi	r31, 0x00	; 0
    2550:	80 81       	ld	r24, Z
    2552:	8f 77       	andi	r24, 0x7F	; 127
    2554:	8c 93       	st	X, r24
#error "Wrong USART_RX_COMPLETE_INTERRUPT config"
#endif

  /*TX Complete Interrupt Enable*/
#if USART_TX_COMPLETE_INTERRUPT == DISABLE
  CLR_BIT(UCSRB, UCSRB_TXCIE);
    2556:	aa e2       	ldi	r26, 0x2A	; 42
    2558:	b0 e0       	ldi	r27, 0x00	; 0
    255a:	ea e2       	ldi	r30, 0x2A	; 42
    255c:	f0 e0       	ldi	r31, 0x00	; 0
    255e:	80 81       	ld	r24, Z
    2560:	8f 7b       	andi	r24, 0xBF	; 191
    2562:	8c 93       	st	X, r24
#error "Wrong USART_TX_COMPLETE_INTERRUPT config"
#endif

  /*UDR Empty Interrupt Enable*/
#if USART_UDR_EMPTY_INTERRUPT == DISABLE
  CLR_BIT(UCSRB, UCSRB_UDRIE);
    2564:	aa e2       	ldi	r26, 0x2A	; 42
    2566:	b0 e0       	ldi	r27, 0x00	; 0
    2568:	ea e2       	ldi	r30, 0x2A	; 42
    256a:	f0 e0       	ldi	r31, 0x00	; 0
    256c:	80 81       	ld	r24, Z
    256e:	8f 7d       	andi	r24, 0xDF	; 223
    2570:	8c 93       	st	X, r24

  CLR_BIT(UCSRB, UCSRB_RXEN);

#elif USART_RECEIVER_ENABLE == ENABLE

  SET_BIT(UCSRB, UCSRB_RXEN);
    2572:	aa e2       	ldi	r26, 0x2A	; 42
    2574:	b0 e0       	ldi	r27, 0x00	; 0
    2576:	ea e2       	ldi	r30, 0x2A	; 42
    2578:	f0 e0       	ldi	r31, 0x00	; 0
    257a:	80 81       	ld	r24, Z
    257c:	80 61       	ori	r24, 0x10	; 16
    257e:	8c 93       	st	X, r24

  CLR_BIT(UCSRB, UCSRB_TXEN);

#elif USART_TRANSMITTER_ENABLE == ENABLE

  SET_BIT(UCSRB, UCSRB_TXEN);
    2580:	aa e2       	ldi	r26, 0x2A	; 42
    2582:	b0 e0       	ldi	r27, 0x00	; 0
    2584:	ea e2       	ldi	r30, 0x2A	; 42
    2586:	f0 e0       	ldi	r31, 0x00	; 0
    2588:	80 81       	ld	r24, Z
    258a:	88 60       	ori	r24, 0x08	; 8
    258c:	8c 93       	st	X, r24
#else

#error "Wrong USART_TRANSMITTER_ENABLE config"

#endif
}
    258e:	0f 90       	pop	r0
    2590:	0f 90       	pop	r0
    2592:	0f 90       	pop	r0
    2594:	cf 91       	pop	r28
    2596:	df 91       	pop	r29
    2598:	08 95       	ret

0000259a <USART_u8SendData>:
 *		Copy_u8Data => Data to be send
 *
 * return     : Error status with type u8
 */
u8 USART_u8SendData(u8 Copy_u8Data)
{
    259a:	df 93       	push	r29
    259c:	cf 93       	push	r28
    259e:	00 d0       	rcall	.+0      	; 0x25a0 <USART_u8SendData+0x6>
    25a0:	00 d0       	rcall	.+0      	; 0x25a2 <USART_u8SendData+0x8>
    25a2:	00 d0       	rcall	.+0      	; 0x25a4 <USART_u8SendData+0xa>
    25a4:	cd b7       	in	r28, 0x3d	; 61
    25a6:	de b7       	in	r29, 0x3e	; 62
    25a8:	8e 83       	std	Y+6, r24	; 0x06
  u8 Local_u8ErrorState = OK;
    25aa:	1d 82       	std	Y+5, r1	; 0x05
  u32 Local_u32TimeoutCounter = 0;
    25ac:	19 82       	std	Y+1, r1	; 0x01
    25ae:	1a 82       	std	Y+2, r1	; 0x02
    25b0:	1b 82       	std	Y+3, r1	; 0x03
    25b2:	1c 82       	std	Y+4, r1	; 0x04

  if (USART_u8State == IDLE)
    25b4:	80 91 87 00 	lds	r24, 0x0087
    25b8:	88 23       	and	r24, r24
    25ba:	09 f0       	breq	.+2      	; 0x25be <USART_u8SendData+0x24>
    25bc:	44 c0       	rjmp	.+136    	; 0x2646 <USART_u8SendData+0xac>
  {
    USART_u8State = BUSY;
    25be:	81 e0       	ldi	r24, 0x01	; 1
    25c0:	80 93 87 00 	sts	0x0087, r24
    25c4:	0b c0       	rjmp	.+22     	; 0x25dc <USART_u8SendData+0x42>
      Hint : TIMEOUT to avoid infinity loop
     */
    /*Wait until a Receiving complete or Timing out*/
    while (((READ_BIT(UCSRA, UCSRA_UDRE)) == 0) && (Local_u32TimeoutCounter != USART_u32TIMEOUT))
    {
      Local_u32TimeoutCounter++;
    25c6:	89 81       	ldd	r24, Y+1	; 0x01
    25c8:	9a 81       	ldd	r25, Y+2	; 0x02
    25ca:	ab 81       	ldd	r26, Y+3	; 0x03
    25cc:	bc 81       	ldd	r27, Y+4	; 0x04
    25ce:	01 96       	adiw	r24, 0x01	; 1
    25d0:	a1 1d       	adc	r26, r1
    25d2:	b1 1d       	adc	r27, r1
    25d4:	89 83       	std	Y+1, r24	; 0x01
    25d6:	9a 83       	std	Y+2, r25	; 0x02
    25d8:	ab 83       	std	Y+3, r26	; 0x03
    25da:	bc 83       	std	Y+4, r27	; 0x04

    /*
      Hint : TIMEOUT to avoid infinity loop
     */
    /*Wait until a Receiving complete or Timing out*/
    while (((READ_BIT(UCSRA, UCSRA_UDRE)) == 0) && (Local_u32TimeoutCounter != USART_u32TIMEOUT))
    25dc:	eb e2       	ldi	r30, 0x2B	; 43
    25de:	f0 e0       	ldi	r31, 0x00	; 0
    25e0:	80 81       	ld	r24, Z
    25e2:	88 2f       	mov	r24, r24
    25e4:	90 e0       	ldi	r25, 0x00	; 0
    25e6:	80 72       	andi	r24, 0x20	; 32
    25e8:	90 70       	andi	r25, 0x00	; 0
    25ea:	95 95       	asr	r25
    25ec:	87 95       	ror	r24
    25ee:	95 95       	asr	r25
    25f0:	87 95       	ror	r24
    25f2:	95 95       	asr	r25
    25f4:	87 95       	ror	r24
    25f6:	95 95       	asr	r25
    25f8:	87 95       	ror	r24
    25fa:	95 95       	asr	r25
    25fc:	87 95       	ror	r24
    25fe:	00 97       	sbiw	r24, 0x00	; 0
    2600:	61 f4       	brne	.+24     	; 0x261a <USART_u8SendData+0x80>
    2602:	89 81       	ldd	r24, Y+1	; 0x01
    2604:	9a 81       	ldd	r25, Y+2	; 0x02
    2606:	ab 81       	ldd	r26, Y+3	; 0x03
    2608:	bc 81       	ldd	r27, Y+4	; 0x04
    260a:	80 31       	cpi	r24, 0x10	; 16
    260c:	27 e2       	ldi	r18, 0x27	; 39
    260e:	92 07       	cpc	r25, r18
    2610:	20 e0       	ldi	r18, 0x00	; 0
    2612:	a2 07       	cpc	r26, r18
    2614:	20 e0       	ldi	r18, 0x00	; 0
    2616:	b2 07       	cpc	r27, r18
    2618:	b1 f6       	brne	.-84     	; 0x25c6 <USART_u8SendData+0x2c>
    {
      Local_u32TimeoutCounter++;
    }

    if (Local_u32TimeoutCounter == USART_u32TIMEOUT)
    261a:	89 81       	ldd	r24, Y+1	; 0x01
    261c:	9a 81       	ldd	r25, Y+2	; 0x02
    261e:	ab 81       	ldd	r26, Y+3	; 0x03
    2620:	bc 81       	ldd	r27, Y+4	; 0x04
    2622:	80 31       	cpi	r24, 0x10	; 16
    2624:	27 e2       	ldi	r18, 0x27	; 39
    2626:	92 07       	cpc	r25, r18
    2628:	20 e0       	ldi	r18, 0x00	; 0
    262a:	a2 07       	cpc	r26, r18
    262c:	20 e0       	ldi	r18, 0x00	; 0
    262e:	b2 07       	cpc	r27, r18
    2630:	19 f4       	brne	.+6      	; 0x2638 <USART_u8SendData+0x9e>
    {
      Local_u8ErrorState = TIMEOUT_STATE;
    2632:	84 e0       	ldi	r24, 0x04	; 4
    2634:	8d 83       	std	Y+5, r24	; 0x05
    2636:	04 c0       	rjmp	.+8      	; 0x2640 <USART_u8SendData+0xa6>
    }
    else
    {
      UDR = Copy_u8Data;
    2638:	ec e2       	ldi	r30, 0x2C	; 44
    263a:	f0 e0       	ldi	r31, 0x00	; 0
    263c:	8e 81       	ldd	r24, Y+6	; 0x06
    263e:	80 83       	st	Z, r24
    }

    USART_u8State = IDLE;
    2640:	10 92 87 00 	sts	0x0087, r1
    2644:	02 c0       	rjmp	.+4      	; 0x264a <USART_u8SendData+0xb0>
  }
  else
  {
    Local_u8ErrorState = BUSY_STATE;
    2646:	83 e0       	ldi	r24, 0x03	; 3
    2648:	8d 83       	std	Y+5, r24	; 0x05
  }

  return Local_u8ErrorState;
    264a:	8d 81       	ldd	r24, Y+5	; 0x05
}
    264c:	26 96       	adiw	r28, 0x06	; 6
    264e:	0f b6       	in	r0, 0x3f	; 63
    2650:	f8 94       	cli
    2652:	de bf       	out	0x3e, r29	; 62
    2654:	0f be       	out	0x3f, r0	; 63
    2656:	cd bf       	out	0x3d, r28	; 61
    2658:	cf 91       	pop	r28
    265a:	df 91       	pop	r29
    265c:	08 95       	ret

0000265e <USART_u8ReceiveData>:
 *		Copy_u8ReceivedData => pointer to carry received data
 *
 * return     : Error status with type u8
 */
u8 USART_u8ReceiveData(u8 *Copy_u8ReceivedData)
{
    265e:	df 93       	push	r29
    2660:	cf 93       	push	r28
    2662:	cd b7       	in	r28, 0x3d	; 61
    2664:	de b7       	in	r29, 0x3e	; 62
    2666:	27 97       	sbiw	r28, 0x07	; 7
    2668:	0f b6       	in	r0, 0x3f	; 63
    266a:	f8 94       	cli
    266c:	de bf       	out	0x3e, r29	; 62
    266e:	0f be       	out	0x3f, r0	; 63
    2670:	cd bf       	out	0x3d, r28	; 61
    2672:	9f 83       	std	Y+7, r25	; 0x07
    2674:	8e 83       	std	Y+6, r24	; 0x06
  u8 Local_u8ErrorState = OK;
    2676:	1d 82       	std	Y+5, r1	; 0x05
  u32 Local_u32TimeoutCounter = 0;
    2678:	19 82       	std	Y+1, r1	; 0x01
    267a:	1a 82       	std	Y+2, r1	; 0x02
    267c:	1b 82       	std	Y+3, r1	; 0x03
    267e:	1c 82       	std	Y+4, r1	; 0x04

  if (Copy_u8ReceivedData != NULL)
    2680:	8e 81       	ldd	r24, Y+6	; 0x06
    2682:	9f 81       	ldd	r25, Y+7	; 0x07
    2684:	00 97       	sbiw	r24, 0x00	; 0
    2686:	09 f4       	brne	.+2      	; 0x268a <USART_u8ReceiveData+0x2c>
    2688:	46 c0       	rjmp	.+140    	; 0x2716 <USART_u8ReceiveData+0xb8>
  {
    if (USART_u8State == IDLE)
    268a:	80 91 87 00 	lds	r24, 0x0087
    268e:	88 23       	and	r24, r24
    2690:	09 f0       	breq	.+2      	; 0x2694 <USART_u8ReceiveData+0x36>
    2692:	3e c0       	rjmp	.+124    	; 0x2710 <USART_u8ReceiveData+0xb2>
    {
      USART_u8State = BUSY;
    2694:	81 e0       	ldi	r24, 0x01	; 1
    2696:	80 93 87 00 	sts	0x0087, r24
    269a:	0b c0       	rjmp	.+22     	; 0x26b2 <USART_u8ReceiveData+0x54>

      /*Wait until a receive complete*/
      while (((READ_BIT(UCSRA, UCSRA_RXC)) == 0) && (Local_u32TimeoutCounter != USART_u32TIMEOUT))
      {
        Local_u32TimeoutCounter++;
    269c:	89 81       	ldd	r24, Y+1	; 0x01
    269e:	9a 81       	ldd	r25, Y+2	; 0x02
    26a0:	ab 81       	ldd	r26, Y+3	; 0x03
    26a2:	bc 81       	ldd	r27, Y+4	; 0x04
    26a4:	01 96       	adiw	r24, 0x01	; 1
    26a6:	a1 1d       	adc	r26, r1
    26a8:	b1 1d       	adc	r27, r1
    26aa:	89 83       	std	Y+1, r24	; 0x01
    26ac:	9a 83       	std	Y+2, r25	; 0x02
    26ae:	ab 83       	std	Y+3, r26	; 0x03
    26b0:	bc 83       	std	Y+4, r27	; 0x04
    if (USART_u8State == IDLE)
    {
      USART_u8State = BUSY;

      /*Wait until a receive complete*/
      while (((READ_BIT(UCSRA, UCSRA_RXC)) == 0) && (Local_u32TimeoutCounter != USART_u32TIMEOUT))
    26b2:	eb e2       	ldi	r30, 0x2B	; 43
    26b4:	f0 e0       	ldi	r31, 0x00	; 0
    26b6:	80 81       	ld	r24, Z
    26b8:	88 1f       	adc	r24, r24
    26ba:	88 27       	eor	r24, r24
    26bc:	88 1f       	adc	r24, r24
    26be:	88 2f       	mov	r24, r24
    26c0:	90 e0       	ldi	r25, 0x00	; 0
    26c2:	90 70       	andi	r25, 0x00	; 0
    26c4:	00 97       	sbiw	r24, 0x00	; 0
    26c6:	61 f4       	brne	.+24     	; 0x26e0 <USART_u8ReceiveData+0x82>
    26c8:	89 81       	ldd	r24, Y+1	; 0x01
    26ca:	9a 81       	ldd	r25, Y+2	; 0x02
    26cc:	ab 81       	ldd	r26, Y+3	; 0x03
    26ce:	bc 81       	ldd	r27, Y+4	; 0x04
    26d0:	80 31       	cpi	r24, 0x10	; 16
    26d2:	27 e2       	ldi	r18, 0x27	; 39
    26d4:	92 07       	cpc	r25, r18
    26d6:	20 e0       	ldi	r18, 0x00	; 0
    26d8:	a2 07       	cpc	r26, r18
    26da:	20 e0       	ldi	r18, 0x00	; 0
    26dc:	b2 07       	cpc	r27, r18
    26de:	f1 f6       	brne	.-68     	; 0x269c <USART_u8ReceiveData+0x3e>
      {
        Local_u32TimeoutCounter++;
      }

      if (Local_u32TimeoutCounter == USART_u32TIMEOUT)
    26e0:	89 81       	ldd	r24, Y+1	; 0x01
    26e2:	9a 81       	ldd	r25, Y+2	; 0x02
    26e4:	ab 81       	ldd	r26, Y+3	; 0x03
    26e6:	bc 81       	ldd	r27, Y+4	; 0x04
    26e8:	80 31       	cpi	r24, 0x10	; 16
    26ea:	27 e2       	ldi	r18, 0x27	; 39
    26ec:	92 07       	cpc	r25, r18
    26ee:	20 e0       	ldi	r18, 0x00	; 0
    26f0:	a2 07       	cpc	r26, r18
    26f2:	20 e0       	ldi	r18, 0x00	; 0
    26f4:	b2 07       	cpc	r27, r18
    26f6:	19 f4       	brne	.+6      	; 0x26fe <USART_u8ReceiveData+0xa0>
      {
        Local_u8ErrorState = TIMEOUT_STATE;
    26f8:	84 e0       	ldi	r24, 0x04	; 4
    26fa:	8d 83       	std	Y+5, r24	; 0x05
    26fc:	06 c0       	rjmp	.+12     	; 0x270a <USART_u8ReceiveData+0xac>
      }
      else
      {
        *Copy_u8ReceivedData = UDR;
    26fe:	ec e2       	ldi	r30, 0x2C	; 44
    2700:	f0 e0       	ldi	r31, 0x00	; 0
    2702:	80 81       	ld	r24, Z
    2704:	ee 81       	ldd	r30, Y+6	; 0x06
    2706:	ff 81       	ldd	r31, Y+7	; 0x07
    2708:	80 83       	st	Z, r24
      }

      USART_u8State = IDLE;
    270a:	10 92 87 00 	sts	0x0087, r1
    270e:	05 c0       	rjmp	.+10     	; 0x271a <USART_u8ReceiveData+0xbc>
    }
    else
    {
      Local_u8ErrorState = BUSY_STATE;
    2710:	83 e0       	ldi	r24, 0x03	; 3
    2712:	8d 83       	std	Y+5, r24	; 0x05
    2714:	02 c0       	rjmp	.+4      	; 0x271a <USART_u8ReceiveData+0xbc>
    }
  }
  else
  {
    Local_u8ErrorState = NULL_POINTER;
    2716:	82 e0       	ldi	r24, 0x02	; 2
    2718:	8d 83       	std	Y+5, r24	; 0x05
  }

  return Local_u8ErrorState;
    271a:	8d 81       	ldd	r24, Y+5	; 0x05
}
    271c:	27 96       	adiw	r28, 0x07	; 7
    271e:	0f b6       	in	r0, 0x3f	; 63
    2720:	f8 94       	cli
    2722:	de bf       	out	0x3e, r29	; 62
    2724:	0f be       	out	0x3f, r0	; 63
    2726:	cd bf       	out	0x3d, r28	; 61
    2728:	cf 91       	pop	r28
    272a:	df 91       	pop	r29
    272c:	08 95       	ret

0000272e <USART_u8SendStringSynch>:
 *		Copy_pu8String => pointer that holds the data
 *
 * return     : Error status with type u8
 */
u8 USART_u8SendStringSynch(u8 *Copy_pu8String)
{
    272e:	df 93       	push	r29
    2730:	cf 93       	push	r28
    2732:	cd b7       	in	r28, 0x3d	; 61
    2734:	de b7       	in	r29, 0x3e	; 62
    2736:	65 97       	sbiw	r28, 0x15	; 21
    2738:	0f b6       	in	r0, 0x3f	; 63
    273a:	f8 94       	cli
    273c:	de bf       	out	0x3e, r29	; 62
    273e:	0f be       	out	0x3f, r0	; 63
    2740:	cd bf       	out	0x3d, r28	; 61
    2742:	9d 8b       	std	Y+21, r25	; 0x15
    2744:	8c 8b       	std	Y+20, r24	; 0x14
  u8 Local_u8ErrorState = OK;
    2746:	1b 8a       	std	Y+19, r1	; 0x13

  u32 Local_u32Index = 0;
    2748:	1f 86       	std	Y+15, r1	; 0x0f
    274a:	18 8a       	std	Y+16, r1	; 0x10
    274c:	19 8a       	std	Y+17, r1	; 0x11
    274e:	1a 8a       	std	Y+18, r1	; 0x12

  if (Copy_pu8String != NULL)
    2750:	8c 89       	ldd	r24, Y+20	; 0x14
    2752:	9d 89       	ldd	r25, Y+21	; 0x15
    2754:	00 97       	sbiw	r24, 0x00	; 0
    2756:	09 f4       	brne	.+2      	; 0x275a <USART_u8SendStringSynch+0x2c>
    2758:	98 c0       	rjmp	.+304    	; 0x288a <USART_u8SendStringSynch+0x15c>
    275a:	8b c0       	rjmp	.+278    	; 0x2872 <USART_u8SendStringSynch+0x144>
  {
    while (Copy_pu8String[Local_u32Index] != '\0')
    {
      Local_u8ErrorState = USART_u8SendData(Copy_pu8String[Local_u32Index]);
    275c:	2f 85       	ldd	r18, Y+15	; 0x0f
    275e:	38 89       	ldd	r19, Y+16	; 0x10
    2760:	8c 89       	ldd	r24, Y+20	; 0x14
    2762:	9d 89       	ldd	r25, Y+21	; 0x15
    2764:	fc 01       	movw	r30, r24
    2766:	e2 0f       	add	r30, r18
    2768:	f3 1f       	adc	r31, r19
    276a:	80 81       	ld	r24, Z
    276c:	0e 94 cd 12 	call	0x259a	; 0x259a <USART_u8SendData>
    2770:	8b 8b       	std	Y+19, r24	; 0x13
    2772:	80 e0       	ldi	r24, 0x00	; 0
    2774:	90 e0       	ldi	r25, 0x00	; 0
    2776:	a8 ec       	ldi	r26, 0xC8	; 200
    2778:	b2 e4       	ldi	r27, 0x42	; 66
    277a:	8b 87       	std	Y+11, r24	; 0x0b
    277c:	9c 87       	std	Y+12, r25	; 0x0c
    277e:	ad 87       	std	Y+13, r26	; 0x0d
    2780:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2782:	6b 85       	ldd	r22, Y+11	; 0x0b
    2784:	7c 85       	ldd	r23, Y+12	; 0x0c
    2786:	8d 85       	ldd	r24, Y+13	; 0x0d
    2788:	9e 85       	ldd	r25, Y+14	; 0x0e
    278a:	20 e0       	ldi	r18, 0x00	; 0
    278c:	30 e0       	ldi	r19, 0x00	; 0
    278e:	4a ef       	ldi	r20, 0xFA	; 250
    2790:	54 e4       	ldi	r21, 0x44	; 68
    2792:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2796:	dc 01       	movw	r26, r24
    2798:	cb 01       	movw	r24, r22
    279a:	8f 83       	std	Y+7, r24	; 0x07
    279c:	98 87       	std	Y+8, r25	; 0x08
    279e:	a9 87       	std	Y+9, r26	; 0x09
    27a0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    27a2:	6f 81       	ldd	r22, Y+7	; 0x07
    27a4:	78 85       	ldd	r23, Y+8	; 0x08
    27a6:	89 85       	ldd	r24, Y+9	; 0x09
    27a8:	9a 85       	ldd	r25, Y+10	; 0x0a
    27aa:	20 e0       	ldi	r18, 0x00	; 0
    27ac:	30 e0       	ldi	r19, 0x00	; 0
    27ae:	40 e8       	ldi	r20, 0x80	; 128
    27b0:	5f e3       	ldi	r21, 0x3F	; 63
    27b2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    27b6:	88 23       	and	r24, r24
    27b8:	2c f4       	brge	.+10     	; 0x27c4 <USART_u8SendStringSynch+0x96>
		__ticks = 1;
    27ba:	81 e0       	ldi	r24, 0x01	; 1
    27bc:	90 e0       	ldi	r25, 0x00	; 0
    27be:	9e 83       	std	Y+6, r25	; 0x06
    27c0:	8d 83       	std	Y+5, r24	; 0x05
    27c2:	3f c0       	rjmp	.+126    	; 0x2842 <USART_u8SendStringSynch+0x114>
	else if (__tmp > 65535)
    27c4:	6f 81       	ldd	r22, Y+7	; 0x07
    27c6:	78 85       	ldd	r23, Y+8	; 0x08
    27c8:	89 85       	ldd	r24, Y+9	; 0x09
    27ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    27cc:	20 e0       	ldi	r18, 0x00	; 0
    27ce:	3f ef       	ldi	r19, 0xFF	; 255
    27d0:	4f e7       	ldi	r20, 0x7F	; 127
    27d2:	57 e4       	ldi	r21, 0x47	; 71
    27d4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    27d8:	18 16       	cp	r1, r24
    27da:	4c f5       	brge	.+82     	; 0x282e <USART_u8SendStringSynch+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27dc:	6b 85       	ldd	r22, Y+11	; 0x0b
    27de:	7c 85       	ldd	r23, Y+12	; 0x0c
    27e0:	8d 85       	ldd	r24, Y+13	; 0x0d
    27e2:	9e 85       	ldd	r25, Y+14	; 0x0e
    27e4:	20 e0       	ldi	r18, 0x00	; 0
    27e6:	30 e0       	ldi	r19, 0x00	; 0
    27e8:	40 e2       	ldi	r20, 0x20	; 32
    27ea:	51 e4       	ldi	r21, 0x41	; 65
    27ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27f0:	dc 01       	movw	r26, r24
    27f2:	cb 01       	movw	r24, r22
    27f4:	bc 01       	movw	r22, r24
    27f6:	cd 01       	movw	r24, r26
    27f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27fc:	dc 01       	movw	r26, r24
    27fe:	cb 01       	movw	r24, r22
    2800:	9e 83       	std	Y+6, r25	; 0x06
    2802:	8d 83       	std	Y+5, r24	; 0x05
    2804:	0f c0       	rjmp	.+30     	; 0x2824 <USART_u8SendStringSynch+0xf6>
    2806:	88 ec       	ldi	r24, 0xC8	; 200
    2808:	90 e0       	ldi	r25, 0x00	; 0
    280a:	9c 83       	std	Y+4, r25	; 0x04
    280c:	8b 83       	std	Y+3, r24	; 0x03
    280e:	8b 81       	ldd	r24, Y+3	; 0x03
    2810:	9c 81       	ldd	r25, Y+4	; 0x04
    2812:	01 97       	sbiw	r24, 0x01	; 1
    2814:	f1 f7       	brne	.-4      	; 0x2812 <USART_u8SendStringSynch+0xe4>
    2816:	9c 83       	std	Y+4, r25	; 0x04
    2818:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    281a:	8d 81       	ldd	r24, Y+5	; 0x05
    281c:	9e 81       	ldd	r25, Y+6	; 0x06
    281e:	01 97       	sbiw	r24, 0x01	; 1
    2820:	9e 83       	std	Y+6, r25	; 0x06
    2822:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2824:	8d 81       	ldd	r24, Y+5	; 0x05
    2826:	9e 81       	ldd	r25, Y+6	; 0x06
    2828:	00 97       	sbiw	r24, 0x00	; 0
    282a:	69 f7       	brne	.-38     	; 0x2806 <USART_u8SendStringSynch+0xd8>
    282c:	14 c0       	rjmp	.+40     	; 0x2856 <USART_u8SendStringSynch+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    282e:	6f 81       	ldd	r22, Y+7	; 0x07
    2830:	78 85       	ldd	r23, Y+8	; 0x08
    2832:	89 85       	ldd	r24, Y+9	; 0x09
    2834:	9a 85       	ldd	r25, Y+10	; 0x0a
    2836:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    283a:	dc 01       	movw	r26, r24
    283c:	cb 01       	movw	r24, r22
    283e:	9e 83       	std	Y+6, r25	; 0x06
    2840:	8d 83       	std	Y+5, r24	; 0x05
    2842:	8d 81       	ldd	r24, Y+5	; 0x05
    2844:	9e 81       	ldd	r25, Y+6	; 0x06
    2846:	9a 83       	std	Y+2, r25	; 0x02
    2848:	89 83       	std	Y+1, r24	; 0x01
    284a:	89 81       	ldd	r24, Y+1	; 0x01
    284c:	9a 81       	ldd	r25, Y+2	; 0x02
    284e:	01 97       	sbiw	r24, 0x01	; 1
    2850:	f1 f7       	brne	.-4      	; 0x284e <USART_u8SendStringSynch+0x120>
    2852:	9a 83       	std	Y+2, r25	; 0x02
    2854:	89 83       	std	Y+1, r24	; 0x01
      _delay_ms(100);
      Local_u32Index++;
    2856:	8f 85       	ldd	r24, Y+15	; 0x0f
    2858:	98 89       	ldd	r25, Y+16	; 0x10
    285a:	a9 89       	ldd	r26, Y+17	; 0x11
    285c:	ba 89       	ldd	r27, Y+18	; 0x12
    285e:	01 96       	adiw	r24, 0x01	; 1
    2860:	a1 1d       	adc	r26, r1
    2862:	b1 1d       	adc	r27, r1
    2864:	8f 87       	std	Y+15, r24	; 0x0f
    2866:	98 8b       	std	Y+16, r25	; 0x10
    2868:	a9 8b       	std	Y+17, r26	; 0x11
    286a:	ba 8b       	std	Y+18, r27	; 0x12
      if (Local_u8ErrorState != OK)
    286c:	8b 89       	ldd	r24, Y+19	; 0x13
    286e:	88 23       	and	r24, r24
    2870:	71 f4       	brne	.+28     	; 0x288e <USART_u8SendStringSynch+0x160>

  u32 Local_u32Index = 0;

  if (Copy_pu8String != NULL)
  {
    while (Copy_pu8String[Local_u32Index] != '\0')
    2872:	2f 85       	ldd	r18, Y+15	; 0x0f
    2874:	38 89       	ldd	r19, Y+16	; 0x10
    2876:	8c 89       	ldd	r24, Y+20	; 0x14
    2878:	9d 89       	ldd	r25, Y+21	; 0x15
    287a:	fc 01       	movw	r30, r24
    287c:	e2 0f       	add	r30, r18
    287e:	f3 1f       	adc	r31, r19
    2880:	80 81       	ld	r24, Z
    2882:	88 23       	and	r24, r24
    2884:	09 f0       	breq	.+2      	; 0x2888 <USART_u8SendStringSynch+0x15a>
    2886:	6a cf       	rjmp	.-300    	; 0x275c <USART_u8SendStringSynch+0x2e>
    2888:	02 c0       	rjmp	.+4      	; 0x288e <USART_u8SendStringSynch+0x160>
      }
    }
  }
  else
  {
    Local_u8ErrorState = NULL_POINTER;
    288a:	82 e0       	ldi	r24, 0x02	; 2
    288c:	8b 8b       	std	Y+19, r24	; 0x13
  }

  return Local_u8ErrorState;
    288e:	8b 89       	ldd	r24, Y+19	; 0x13
}
    2890:	65 96       	adiw	r28, 0x15	; 21
    2892:	0f b6       	in	r0, 0x3f	; 63
    2894:	f8 94       	cli
    2896:	de bf       	out	0x3e, r29	; 62
    2898:	0f be       	out	0x3f, r0	; 63
    289a:	cd bf       	out	0x3d, r28	; 61
    289c:	cf 91       	pop	r28
    289e:	df 91       	pop	r29
    28a0:	08 95       	ret

000028a2 <USART_u8SendStringAsynch>:
 *      NotificationFunc => function that called after the transmit complete
 *
 * return     : Error status with type u8
 */
u8 USART_u8SendStringAsynch(u8 *Copy_pu8String, void (*NotificationFunc)(void))
{
    28a2:	df 93       	push	r29
    28a4:	cf 93       	push	r28
    28a6:	00 d0       	rcall	.+0      	; 0x28a8 <USART_u8SendStringAsynch+0x6>
    28a8:	00 d0       	rcall	.+0      	; 0x28aa <USART_u8SendStringAsynch+0x8>
    28aa:	0f 92       	push	r0
    28ac:	cd b7       	in	r28, 0x3d	; 61
    28ae:	de b7       	in	r29, 0x3e	; 62
    28b0:	9b 83       	std	Y+3, r25	; 0x03
    28b2:	8a 83       	std	Y+2, r24	; 0x02
    28b4:	7d 83       	std	Y+5, r23	; 0x05
    28b6:	6c 83       	std	Y+4, r22	; 0x04
  u8 Local_u8ErrorState = OK;
    28b8:	19 82       	std	Y+1, r1	; 0x01

  if (USART_u8State == IDLE)
    28ba:	80 91 87 00 	lds	r24, 0x0087
    28be:	88 23       	and	r24, r24
    28c0:	99 f5       	brne	.+102    	; 0x2928 <USART_u8SendStringAsynch+0x86>
  {
    if ((Copy_pu8String != NULL) && (NotificationFunc != NULL))
    28c2:	8a 81       	ldd	r24, Y+2	; 0x02
    28c4:	9b 81       	ldd	r25, Y+3	; 0x03
    28c6:	00 97       	sbiw	r24, 0x00	; 0
    28c8:	61 f1       	breq	.+88     	; 0x2922 <USART_u8SendStringAsynch+0x80>
    28ca:	8c 81       	ldd	r24, Y+4	; 0x04
    28cc:	9d 81       	ldd	r25, Y+5	; 0x05
    28ce:	00 97       	sbiw	r24, 0x00	; 0
    28d0:	41 f1       	breq	.+80     	; 0x2922 <USART_u8SendStringAsynch+0x80>
    {
      /*USART is now Busy*/
      USART_u8State = BUSY;
    28d2:	81 e0       	ldi	r24, 0x01	; 1
    28d4:	80 93 87 00 	sts	0x0087, r24

      /*Assign the USART data globally*/
      USART_pu8SendData = Copy_pu8String;
    28d8:	8a 81       	ldd	r24, Y+2	; 0x02
    28da:	9b 81       	ldd	r25, Y+3	; 0x03
    28dc:	90 93 82 00 	sts	0x0082, r25
    28e0:	80 93 81 00 	sts	0x0081, r24
      USART_pvNotificationFunc = NotificationFunc;
    28e4:	8c 81       	ldd	r24, Y+4	; 0x04
    28e6:	9d 81       	ldd	r25, Y+5	; 0x05
    28e8:	90 93 86 00 	sts	0x0086, r25
    28ec:	80 93 85 00 	sts	0x0085, r24

      /*Set Index to first element*/
      USART_u8Index = 0;
    28f0:	10 92 89 00 	sts	0x0089, r1

      /*Send first Data */
      UDR = USART_pu8SendData[USART_u8Index];
    28f4:	ac e2       	ldi	r26, 0x2C	; 44
    28f6:	b0 e0       	ldi	r27, 0x00	; 0
    28f8:	20 91 81 00 	lds	r18, 0x0081
    28fc:	30 91 82 00 	lds	r19, 0x0082
    2900:	80 91 89 00 	lds	r24, 0x0089
    2904:	88 2f       	mov	r24, r24
    2906:	90 e0       	ldi	r25, 0x00	; 0
    2908:	f9 01       	movw	r30, r18
    290a:	e8 0f       	add	r30, r24
    290c:	f9 1f       	adc	r31, r25
    290e:	80 81       	ld	r24, Z
    2910:	8c 93       	st	X, r24

      /*USART Transmit Interrupt Enable*/
      SET_BIT(UCSRB, UCSRB_TXCIE);
    2912:	aa e2       	ldi	r26, 0x2A	; 42
    2914:	b0 e0       	ldi	r27, 0x00	; 0
    2916:	ea e2       	ldi	r30, 0x2A	; 42
    2918:	f0 e0       	ldi	r31, 0x00	; 0
    291a:	80 81       	ld	r24, Z
    291c:	80 64       	ori	r24, 0x40	; 64
    291e:	8c 93       	st	X, r24
    2920:	05 c0       	rjmp	.+10     	; 0x292c <USART_u8SendStringAsynch+0x8a>
    }
    else
    {
      Local_u8ErrorState = NULL_POINTER;
    2922:	82 e0       	ldi	r24, 0x02	; 2
    2924:	89 83       	std	Y+1, r24	; 0x01
    2926:	02 c0       	rjmp	.+4      	; 0x292c <USART_u8SendStringAsynch+0x8a>
    }
  }
  else
  {
    Local_u8ErrorState = BUSY_STATE;
    2928:	83 e0       	ldi	r24, 0x03	; 3
    292a:	89 83       	std	Y+1, r24	; 0x01
  }

  return Local_u8ErrorState;
    292c:	89 81       	ldd	r24, Y+1	; 0x01
}
    292e:	0f 90       	pop	r0
    2930:	0f 90       	pop	r0
    2932:	0f 90       	pop	r0
    2934:	0f 90       	pop	r0
    2936:	0f 90       	pop	r0
    2938:	cf 91       	pop	r28
    293a:	df 91       	pop	r29
    293c:	08 95       	ret

0000293e <USART_u8ReceiveBufferSynch>:
 *      Copy_u32BufferSize => size of array
 *
 * return     : Error status with type u8
 */
u8 USART_u8ReceiveBufferSynch(u8 *Copy_pu8String, u32 Copy_u32BufferSize)
{
    293e:	df 93       	push	r29
    2940:	cf 93       	push	r28
    2942:	cd b7       	in	r28, 0x3d	; 61
    2944:	de b7       	in	r29, 0x3e	; 62
    2946:	2b 97       	sbiw	r28, 0x0b	; 11
    2948:	0f b6       	in	r0, 0x3f	; 63
    294a:	f8 94       	cli
    294c:	de bf       	out	0x3e, r29	; 62
    294e:	0f be       	out	0x3f, r0	; 63
    2950:	cd bf       	out	0x3d, r28	; 61
    2952:	9f 83       	std	Y+7, r25	; 0x07
    2954:	8e 83       	std	Y+6, r24	; 0x06
    2956:	48 87       	std	Y+8, r20	; 0x08
    2958:	59 87       	std	Y+9, r21	; 0x09
    295a:	6a 87       	std	Y+10, r22	; 0x0a
    295c:	7b 87       	std	Y+11, r23	; 0x0b
  u8 Local_u8ErrorState = OK;
    295e:	1d 82       	std	Y+5, r1	; 0x05

  if (Copy_pu8String != NULL)
    2960:	8e 81       	ldd	r24, Y+6	; 0x06
    2962:	9f 81       	ldd	r25, Y+7	; 0x07
    2964:	00 97       	sbiw	r24, 0x00	; 0
    2966:	51 f1       	breq	.+84     	; 0x29bc <USART_u8ReceiveBufferSynch+0x7e>
  {
    for (u32 Local_u32Index = 0; Local_u32Index < Copy_u32BufferSize; Local_u32Index++)
    2968:	19 82       	std	Y+1, r1	; 0x01
    296a:	1a 82       	std	Y+2, r1	; 0x02
    296c:	1b 82       	std	Y+3, r1	; 0x03
    296e:	1c 82       	std	Y+4, r1	; 0x04
    2970:	17 c0       	rjmp	.+46     	; 0x29a0 <USART_u8ReceiveBufferSynch+0x62>
    {
      Local_u8ErrorState = USART_u8ReceiveData(&Copy_pu8String[Local_u32Index]);
    2972:	29 81       	ldd	r18, Y+1	; 0x01
    2974:	3a 81       	ldd	r19, Y+2	; 0x02
    2976:	8e 81       	ldd	r24, Y+6	; 0x06
    2978:	9f 81       	ldd	r25, Y+7	; 0x07
    297a:	82 0f       	add	r24, r18
    297c:	93 1f       	adc	r25, r19
    297e:	0e 94 2f 13 	call	0x265e	; 0x265e <USART_u8ReceiveData>
    2982:	8d 83       	std	Y+5, r24	; 0x05
      if (Local_u8ErrorState != OK)
    2984:	8d 81       	ldd	r24, Y+5	; 0x05
    2986:	88 23       	and	r24, r24
    2988:	d9 f4       	brne	.+54     	; 0x29c0 <USART_u8ReceiveBufferSynch+0x82>
{
  u8 Local_u8ErrorState = OK;

  if (Copy_pu8String != NULL)
  {
    for (u32 Local_u32Index = 0; Local_u32Index < Copy_u32BufferSize; Local_u32Index++)
    298a:	89 81       	ldd	r24, Y+1	; 0x01
    298c:	9a 81       	ldd	r25, Y+2	; 0x02
    298e:	ab 81       	ldd	r26, Y+3	; 0x03
    2990:	bc 81       	ldd	r27, Y+4	; 0x04
    2992:	01 96       	adiw	r24, 0x01	; 1
    2994:	a1 1d       	adc	r26, r1
    2996:	b1 1d       	adc	r27, r1
    2998:	89 83       	std	Y+1, r24	; 0x01
    299a:	9a 83       	std	Y+2, r25	; 0x02
    299c:	ab 83       	std	Y+3, r26	; 0x03
    299e:	bc 83       	std	Y+4, r27	; 0x04
    29a0:	29 81       	ldd	r18, Y+1	; 0x01
    29a2:	3a 81       	ldd	r19, Y+2	; 0x02
    29a4:	4b 81       	ldd	r20, Y+3	; 0x03
    29a6:	5c 81       	ldd	r21, Y+4	; 0x04
    29a8:	88 85       	ldd	r24, Y+8	; 0x08
    29aa:	99 85       	ldd	r25, Y+9	; 0x09
    29ac:	aa 85       	ldd	r26, Y+10	; 0x0a
    29ae:	bb 85       	ldd	r27, Y+11	; 0x0b
    29b0:	28 17       	cp	r18, r24
    29b2:	39 07       	cpc	r19, r25
    29b4:	4a 07       	cpc	r20, r26
    29b6:	5b 07       	cpc	r21, r27
    29b8:	e0 f2       	brcs	.-72     	; 0x2972 <USART_u8ReceiveBufferSynch+0x34>
    29ba:	02 c0       	rjmp	.+4      	; 0x29c0 <USART_u8ReceiveBufferSynch+0x82>
      }
    }
  }
  else
  {
    Local_u8ErrorState = NULL_POINTER;
    29bc:	82 e0       	ldi	r24, 0x02	; 2
    29be:	8d 83       	std	Y+5, r24	; 0x05
  }

  return Local_u8ErrorState;
    29c0:	8d 81       	ldd	r24, Y+5	; 0x05
}
    29c2:	2b 96       	adiw	r28, 0x0b	; 11
    29c4:	0f b6       	in	r0, 0x3f	; 63
    29c6:	f8 94       	cli
    29c8:	de bf       	out	0x3e, r29	; 62
    29ca:	0f be       	out	0x3f, r0	; 63
    29cc:	cd bf       	out	0x3d, r28	; 61
    29ce:	cf 91       	pop	r28
    29d0:	df 91       	pop	r29
    29d2:	08 95       	ret

000029d4 <USART_u8ReceiveBufferAsynch>:
 *      NotificationFunc   => function that called after the received complete
 *
 * return     : Error status with type u8
 */
u8 USART_u8ReceiveBufferAsynch(u8 *Copy_pu8String, u32 Copy_u32BufferSize, void (*NotificationFunc)(void))
{
    29d4:	df 93       	push	r29
    29d6:	cf 93       	push	r28
    29d8:	cd b7       	in	r28, 0x3d	; 61
    29da:	de b7       	in	r29, 0x3e	; 62
    29dc:	29 97       	sbiw	r28, 0x09	; 9
    29de:	0f b6       	in	r0, 0x3f	; 63
    29e0:	f8 94       	cli
    29e2:	de bf       	out	0x3e, r29	; 62
    29e4:	0f be       	out	0x3f, r0	; 63
    29e6:	cd bf       	out	0x3d, r28	; 61
    29e8:	9b 83       	std	Y+3, r25	; 0x03
    29ea:	8a 83       	std	Y+2, r24	; 0x02
    29ec:	4c 83       	std	Y+4, r20	; 0x04
    29ee:	5d 83       	std	Y+5, r21	; 0x05
    29f0:	6e 83       	std	Y+6, r22	; 0x06
    29f2:	7f 83       	std	Y+7, r23	; 0x07
    29f4:	39 87       	std	Y+9, r19	; 0x09
    29f6:	28 87       	std	Y+8, r18	; 0x08
  u8 Local_u8ErrorState = OK;
    29f8:	19 82       	std	Y+1, r1	; 0x01

  if (USART_u8State == IDLE)
    29fa:	80 91 87 00 	lds	r24, 0x0087
    29fe:	88 23       	and	r24, r24
    2a00:	39 f5       	brne	.+78     	; 0x2a50 <USART_u8ReceiveBufferAsynch+0x7c>
  {
    if ((Copy_pu8String != NULL) && (NotificationFunc != NULL))
    2a02:	8a 81       	ldd	r24, Y+2	; 0x02
    2a04:	9b 81       	ldd	r25, Y+3	; 0x03
    2a06:	00 97       	sbiw	r24, 0x00	; 0
    2a08:	01 f1       	breq	.+64     	; 0x2a4a <USART_u8ReceiveBufferAsynch+0x76>
    2a0a:	88 85       	ldd	r24, Y+8	; 0x08
    2a0c:	99 85       	ldd	r25, Y+9	; 0x09
    2a0e:	00 97       	sbiw	r24, 0x00	; 0
    2a10:	e1 f0       	breq	.+56     	; 0x2a4a <USART_u8ReceiveBufferAsynch+0x76>
    {
      /*USART is now Busy*/
      USART_u8State = BUSY;
    2a12:	81 e0       	ldi	r24, 0x01	; 1
    2a14:	80 93 87 00 	sts	0x0087, r24

      /*Assign the USART data globally*/
      USART_pu8ReceiveData = Copy_pu8String;
    2a18:	8a 81       	ldd	r24, Y+2	; 0x02
    2a1a:	9b 81       	ldd	r25, Y+3	; 0x03
    2a1c:	90 93 84 00 	sts	0x0084, r25
    2a20:	80 93 83 00 	sts	0x0083, r24
      USART_pvNotificationFunc = NotificationFunc;
    2a24:	88 85       	ldd	r24, Y+8	; 0x08
    2a26:	99 85       	ldd	r25, Y+9	; 0x09
    2a28:	90 93 86 00 	sts	0x0086, r25
    2a2c:	80 93 85 00 	sts	0x0085, r24
      USART_u8BufferSize = Copy_u32BufferSize;
    2a30:	8c 81       	ldd	r24, Y+4	; 0x04
    2a32:	80 93 88 00 	sts	0x0088, r24

      /*Set Index to first element*/
      USART_u8Index = 0;
    2a36:	10 92 89 00 	sts	0x0089, r1

      /*USART Recieve Interrupt Enable */
      SET_BIT(UCSRB, UCSRB_RXCIE);
    2a3a:	aa e2       	ldi	r26, 0x2A	; 42
    2a3c:	b0 e0       	ldi	r27, 0x00	; 0
    2a3e:	ea e2       	ldi	r30, 0x2A	; 42
    2a40:	f0 e0       	ldi	r31, 0x00	; 0
    2a42:	80 81       	ld	r24, Z
    2a44:	80 68       	ori	r24, 0x80	; 128
    2a46:	8c 93       	st	X, r24
    2a48:	05 c0       	rjmp	.+10     	; 0x2a54 <USART_u8ReceiveBufferAsynch+0x80>
    }
    else
    {
      Local_u8ErrorState = NULL_POINTER;
    2a4a:	82 e0       	ldi	r24, 0x02	; 2
    2a4c:	89 83       	std	Y+1, r24	; 0x01
    2a4e:	02 c0       	rjmp	.+4      	; 0x2a54 <USART_u8ReceiveBufferAsynch+0x80>
    }
  }
  else
  {
    Local_u8ErrorState = BUSY_STATE;
    2a50:	83 e0       	ldi	r24, 0x03	; 3
    2a52:	89 83       	std	Y+1, r24	; 0x01
  }

  return Local_u8ErrorState;
    2a54:	89 81       	ldd	r24, Y+1	; 0x01
}
    2a56:	29 96       	adiw	r28, 0x09	; 9
    2a58:	0f b6       	in	r0, 0x3f	; 63
    2a5a:	f8 94       	cli
    2a5c:	de bf       	out	0x3e, r29	; 62
    2a5e:	0f be       	out	0x3f, r0	; 63
    2a60:	cd bf       	out	0x3d, r28	; 61
    2a62:	cf 91       	pop	r28
    2a64:	df 91       	pop	r29
    2a66:	08 95       	ret

00002a68 <__vector_13>:
/*___________________________________________________________________________________________________________________*/

/* ISR for RX complete */
void __vector_13(void) __attribute__((signal));
void __vector_13(void)
{
    2a68:	1f 92       	push	r1
    2a6a:	0f 92       	push	r0
    2a6c:	0f b6       	in	r0, 0x3f	; 63
    2a6e:	0f 92       	push	r0
    2a70:	11 24       	eor	r1, r1
    2a72:	2f 93       	push	r18
    2a74:	3f 93       	push	r19
    2a76:	4f 93       	push	r20
    2a78:	5f 93       	push	r21
    2a7a:	6f 93       	push	r22
    2a7c:	7f 93       	push	r23
    2a7e:	8f 93       	push	r24
    2a80:	9f 93       	push	r25
    2a82:	af 93       	push	r26
    2a84:	bf 93       	push	r27
    2a86:	ef 93       	push	r30
    2a88:	ff 93       	push	r31
    2a8a:	df 93       	push	r29
    2a8c:	cf 93       	push	r28
    2a8e:	cd b7       	in	r28, 0x3d	; 61
    2a90:	de b7       	in	r29, 0x3e	; 62
  /*Receive next Data*/
  USART_pu8ReceiveData[USART_u8Index] = UDR;
    2a92:	20 91 83 00 	lds	r18, 0x0083
    2a96:	30 91 84 00 	lds	r19, 0x0084
    2a9a:	80 91 89 00 	lds	r24, 0x0089
    2a9e:	88 2f       	mov	r24, r24
    2aa0:	90 e0       	ldi	r25, 0x00	; 0
    2aa2:	d9 01       	movw	r26, r18
    2aa4:	a8 0f       	add	r26, r24
    2aa6:	b9 1f       	adc	r27, r25
    2aa8:	ec e2       	ldi	r30, 0x2C	; 44
    2aaa:	f0 e0       	ldi	r31, 0x00	; 0
    2aac:	80 81       	ld	r24, Z
    2aae:	8c 93       	st	X, r24

  /*Increment Data index of the buffer*/
  USART_u8Index++;
    2ab0:	80 91 89 00 	lds	r24, 0x0089
    2ab4:	8f 5f       	subi	r24, 0xFF	; 255
    2ab6:	80 93 89 00 	sts	0x0089, r24

  if (USART_u8Index == USART_u8BufferSize)
    2aba:	90 91 89 00 	lds	r25, 0x0089
    2abe:	80 91 88 00 	lds	r24, 0x0088
    2ac2:	98 17       	cp	r25, r24
    2ac4:	b1 f4       	brne	.+44     	; 0x2af2 <__vector_13+0x8a>
  {
    /*Send Data Complete*/

    USART_u8Index = 0;
    2ac6:	10 92 89 00 	sts	0x0089, r1
    /*USART is now IDLE*/
    USART_u8State = IDLE;
    2aca:	10 92 87 00 	sts	0x0087, r1

    /*Call Notification Function*/
    if (USART_pvNotificationFunc != NULL)
    2ace:	80 91 85 00 	lds	r24, 0x0085
    2ad2:	90 91 86 00 	lds	r25, 0x0086
    2ad6:	00 97       	sbiw	r24, 0x00	; 0
    2ad8:	29 f0       	breq	.+10     	; 0x2ae4 <__vector_13+0x7c>
    {
      USART_pvNotificationFunc();
    2ada:	e0 91 85 00 	lds	r30, 0x0085
    2ade:	f0 91 86 00 	lds	r31, 0x0086
    2ae2:	09 95       	icall
    }

    /*USART Recieve Interrupt Disable*/
    CLR_BIT(UCSRB, UCSRB_RXCIE);
    2ae4:	aa e2       	ldi	r26, 0x2A	; 42
    2ae6:	b0 e0       	ldi	r27, 0x00	; 0
    2ae8:	ea e2       	ldi	r30, 0x2A	; 42
    2aea:	f0 e0       	ldi	r31, 0x00	; 0
    2aec:	80 81       	ld	r24, Z
    2aee:	8f 77       	andi	r24, 0x7F	; 127
    2af0:	8c 93       	st	X, r24
  }
  else
  {
    /*Do Noting*/
  }
}
    2af2:	cf 91       	pop	r28
    2af4:	df 91       	pop	r29
    2af6:	ff 91       	pop	r31
    2af8:	ef 91       	pop	r30
    2afa:	bf 91       	pop	r27
    2afc:	af 91       	pop	r26
    2afe:	9f 91       	pop	r25
    2b00:	8f 91       	pop	r24
    2b02:	7f 91       	pop	r23
    2b04:	6f 91       	pop	r22
    2b06:	5f 91       	pop	r21
    2b08:	4f 91       	pop	r20
    2b0a:	3f 91       	pop	r19
    2b0c:	2f 91       	pop	r18
    2b0e:	0f 90       	pop	r0
    2b10:	0f be       	out	0x3f, r0	; 63
    2b12:	0f 90       	pop	r0
    2b14:	1f 90       	pop	r1
    2b16:	18 95       	reti

00002b18 <__vector_15>:

//-------------------------------------------------------------------------------------------------------------------------------
/* ISR for TX complete */
void __vector_15(void) __attribute__((signal));
void __vector_15(void)
{
    2b18:	1f 92       	push	r1
    2b1a:	0f 92       	push	r0
    2b1c:	0f b6       	in	r0, 0x3f	; 63
    2b1e:	0f 92       	push	r0
    2b20:	11 24       	eor	r1, r1
    2b22:	2f 93       	push	r18
    2b24:	3f 93       	push	r19
    2b26:	4f 93       	push	r20
    2b28:	5f 93       	push	r21
    2b2a:	6f 93       	push	r22
    2b2c:	7f 93       	push	r23
    2b2e:	8f 93       	push	r24
    2b30:	9f 93       	push	r25
    2b32:	af 93       	push	r26
    2b34:	bf 93       	push	r27
    2b36:	ef 93       	push	r30
    2b38:	ff 93       	push	r31
    2b3a:	df 93       	push	r29
    2b3c:	cf 93       	push	r28
    2b3e:	cd b7       	in	r28, 0x3d	; 61
    2b40:	de b7       	in	r29, 0x3e	; 62

  /*Increment Data index of the buffer*/
  USART_u8Index++;
    2b42:	80 91 89 00 	lds	r24, 0x0089
    2b46:	8f 5f       	subi	r24, 0xFF	; 255
    2b48:	80 93 89 00 	sts	0x0089, r24

  if (USART_pu8SendData[USART_u8Index] == '\0')
    2b4c:	20 91 81 00 	lds	r18, 0x0081
    2b50:	30 91 82 00 	lds	r19, 0x0082
    2b54:	80 91 89 00 	lds	r24, 0x0089
    2b58:	88 2f       	mov	r24, r24
    2b5a:	90 e0       	ldi	r25, 0x00	; 0
    2b5c:	f9 01       	movw	r30, r18
    2b5e:	e8 0f       	add	r30, r24
    2b60:	f9 1f       	adc	r31, r25
    2b62:	80 81       	ld	r24, Z
    2b64:	88 23       	and	r24, r24
    2b66:	b9 f4       	brne	.+46     	; 0x2b96 <__vector_15+0x7e>
  {
    /*Receive Data Complete*/
    USART_u8Index = 0;
    2b68:	10 92 89 00 	sts	0x0089, r1

    /*USART is now IDLE*/
    USART_u8State = IDLE;
    2b6c:	10 92 87 00 	sts	0x0087, r1

    /*Call Notification Function*/
    if (USART_pvNotificationFunc != NULL)
    2b70:	80 91 85 00 	lds	r24, 0x0085
    2b74:	90 91 86 00 	lds	r25, 0x0086
    2b78:	00 97       	sbiw	r24, 0x00	; 0
    2b7a:	29 f0       	breq	.+10     	; 0x2b86 <__vector_15+0x6e>
    {
      USART_pvNotificationFunc();
    2b7c:	e0 91 85 00 	lds	r30, 0x0085
    2b80:	f0 91 86 00 	lds	r31, 0x0086
    2b84:	09 95       	icall
    }

    /*USART Transmit Interrupt Disable*/
    CLR_BIT(UCSRB, UCSRB_TXCIE);
    2b86:	aa e2       	ldi	r26, 0x2A	; 42
    2b88:	b0 e0       	ldi	r27, 0x00	; 0
    2b8a:	ea e2       	ldi	r30, 0x2A	; 42
    2b8c:	f0 e0       	ldi	r31, 0x00	; 0
    2b8e:	80 81       	ld	r24, Z
    2b90:	8f 7b       	andi	r24, 0xBF	; 191
    2b92:	8c 93       	st	X, r24
    2b94:	0f c0       	rjmp	.+30     	; 0x2bb4 <__vector_15+0x9c>
  }
  else
  {
    /*Send Data not Complete/
    /Send next Data*/
    UDR = USART_pu8SendData[USART_u8Index];
    2b96:	ac e2       	ldi	r26, 0x2C	; 44
    2b98:	b0 e0       	ldi	r27, 0x00	; 0
    2b9a:	20 91 81 00 	lds	r18, 0x0081
    2b9e:	30 91 82 00 	lds	r19, 0x0082
    2ba2:	80 91 89 00 	lds	r24, 0x0089
    2ba6:	88 2f       	mov	r24, r24
    2ba8:	90 e0       	ldi	r25, 0x00	; 0
    2baa:	f9 01       	movw	r30, r18
    2bac:	e8 0f       	add	r30, r24
    2bae:	f9 1f       	adc	r31, r25
    2bb0:	80 81       	ld	r24, Z
    2bb2:	8c 93       	st	X, r24
  }
}
    2bb4:	cf 91       	pop	r28
    2bb6:	df 91       	pop	r29
    2bb8:	ff 91       	pop	r31
    2bba:	ef 91       	pop	r30
    2bbc:	bf 91       	pop	r27
    2bbe:	af 91       	pop	r26
    2bc0:	9f 91       	pop	r25
    2bc2:	8f 91       	pop	r24
    2bc4:	7f 91       	pop	r23
    2bc6:	6f 91       	pop	r22
    2bc8:	5f 91       	pop	r21
    2bca:	4f 91       	pop	r20
    2bcc:	3f 91       	pop	r19
    2bce:	2f 91       	pop	r18
    2bd0:	0f 90       	pop	r0
    2bd2:	0f be       	out	0x3f, r0	; 63
    2bd4:	0f 90       	pop	r0
    2bd6:	1f 90       	pop	r1
    2bd8:	18 95       	reti

00002bda <main>:
#include "USART_interface.h"

volatile u8 Error_State, KPD_Press, SPI_Recieve;

void main()
{
    2bda:	df 93       	push	r29
    2bdc:	cf 93       	push	r28
    2bde:	cd b7       	in	r28, 0x3d	; 61
    2be0:	de b7       	in	r29, 0x3e	; 62

	KPD_vInit();
    2be2:	0e 94 a7 0d 	call	0x1b4e	; 0x1b4e <KPD_vInit>
	USART_vInit();
    2be6:	0e 94 64 12 	call	0x24c8	; 0x24c8 <USART_vInit>
	SPI_vInit();
    2bea:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <SPI_vInit>
	while (1)
	{
		Error_State = USART_u8ReceiveData(&KPD_Press);
    2bee:	8a e8       	ldi	r24, 0x8A	; 138
    2bf0:	90 e0       	ldi	r25, 0x00	; 0
    2bf2:	0e 94 2f 13 	call	0x265e	; 0x265e <USART_u8ReceiveData>
    2bf6:	80 93 8c 00 	sts	0x008C, r24
		if (Error_State == OK)
    2bfa:	80 91 8c 00 	lds	r24, 0x008C
    2bfe:	88 23       	and	r24, r24
    2c00:	b1 f7       	brne	.-20     	; 0x2bee <main+0x14>
		{
			SPI_u8Tranceive(KPD_Press, &SPI_Recieve);
    2c02:	80 91 8a 00 	lds	r24, 0x008A
    2c06:	2b e8       	ldi	r18, 0x8B	; 139
    2c08:	30 e0       	ldi	r19, 0x00	; 0
    2c0a:	b9 01       	movw	r22, r18
    2c0c:	0e 94 eb 10 	call	0x21d6	; 0x21d6 <SPI_u8Tranceive>
    2c10:	ee cf       	rjmp	.-36     	; 0x2bee <main+0x14>

00002c12 <__prologue_saves__>:
    2c12:	2f 92       	push	r2
    2c14:	3f 92       	push	r3
    2c16:	4f 92       	push	r4
    2c18:	5f 92       	push	r5
    2c1a:	6f 92       	push	r6
    2c1c:	7f 92       	push	r7
    2c1e:	8f 92       	push	r8
    2c20:	9f 92       	push	r9
    2c22:	af 92       	push	r10
    2c24:	bf 92       	push	r11
    2c26:	cf 92       	push	r12
    2c28:	df 92       	push	r13
    2c2a:	ef 92       	push	r14
    2c2c:	ff 92       	push	r15
    2c2e:	0f 93       	push	r16
    2c30:	1f 93       	push	r17
    2c32:	cf 93       	push	r28
    2c34:	df 93       	push	r29
    2c36:	cd b7       	in	r28, 0x3d	; 61
    2c38:	de b7       	in	r29, 0x3e	; 62
    2c3a:	ca 1b       	sub	r28, r26
    2c3c:	db 0b       	sbc	r29, r27
    2c3e:	0f b6       	in	r0, 0x3f	; 63
    2c40:	f8 94       	cli
    2c42:	de bf       	out	0x3e, r29	; 62
    2c44:	0f be       	out	0x3f, r0	; 63
    2c46:	cd bf       	out	0x3d, r28	; 61
    2c48:	09 94       	ijmp

00002c4a <__epilogue_restores__>:
    2c4a:	2a 88       	ldd	r2, Y+18	; 0x12
    2c4c:	39 88       	ldd	r3, Y+17	; 0x11
    2c4e:	48 88       	ldd	r4, Y+16	; 0x10
    2c50:	5f 84       	ldd	r5, Y+15	; 0x0f
    2c52:	6e 84       	ldd	r6, Y+14	; 0x0e
    2c54:	7d 84       	ldd	r7, Y+13	; 0x0d
    2c56:	8c 84       	ldd	r8, Y+12	; 0x0c
    2c58:	9b 84       	ldd	r9, Y+11	; 0x0b
    2c5a:	aa 84       	ldd	r10, Y+10	; 0x0a
    2c5c:	b9 84       	ldd	r11, Y+9	; 0x09
    2c5e:	c8 84       	ldd	r12, Y+8	; 0x08
    2c60:	df 80       	ldd	r13, Y+7	; 0x07
    2c62:	ee 80       	ldd	r14, Y+6	; 0x06
    2c64:	fd 80       	ldd	r15, Y+5	; 0x05
    2c66:	0c 81       	ldd	r16, Y+4	; 0x04
    2c68:	1b 81       	ldd	r17, Y+3	; 0x03
    2c6a:	aa 81       	ldd	r26, Y+2	; 0x02
    2c6c:	b9 81       	ldd	r27, Y+1	; 0x01
    2c6e:	ce 0f       	add	r28, r30
    2c70:	d1 1d       	adc	r29, r1
    2c72:	0f b6       	in	r0, 0x3f	; 63
    2c74:	f8 94       	cli
    2c76:	de bf       	out	0x3e, r29	; 62
    2c78:	0f be       	out	0x3f, r0	; 63
    2c7a:	cd bf       	out	0x3d, r28	; 61
    2c7c:	ed 01       	movw	r28, r26
    2c7e:	08 95       	ret

00002c80 <_exit>:
    2c80:	f8 94       	cli

00002c82 <__stop_program>:
    2c82:	ff cf       	rjmp	.-2      	; 0x2c82 <__stop_program>
