[2025-09-16 17:36:00] START suite=gap trace=sssp-3
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/sssp-3.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2776784 heartbeat IPC: 3.601 cumulative IPC: 3.601 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5192392 heartbeat IPC: 4.14 cumulative IPC: 3.852 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5192392 cumulative IPC: 3.852 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5192392 cumulative IPC: 3.852 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 29006050 heartbeat IPC: 0.4199 cumulative IPC: 0.4199 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 52544603 heartbeat IPC: 0.4248 cumulative IPC: 0.4224 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 74935103 heartbeat IPC: 0.4466 cumulative IPC: 0.4302 (Simulation time: 00 hr 08 min 00 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 95232853 heartbeat IPC: 0.4927 cumulative IPC: 0.4442 (Simulation time: 00 hr 10 min 01 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 114472261 heartbeat IPC: 0.5198 cumulative IPC: 0.4575 (Simulation time: 00 hr 11 min 56 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 132952886 heartbeat IPC: 0.5411 cumulative IPC: 0.4696 (Simulation time: 00 hr 13 min 56 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 151125760 heartbeat IPC: 0.5503 cumulative IPC: 0.4797 (Simulation time: 00 hr 16 min 00 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 168509838 heartbeat IPC: 0.5752 cumulative IPC: 0.4898 (Simulation time: 00 hr 18 min 00 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 185906614 heartbeat IPC: 0.5748 cumulative IPC: 0.498 (Simulation time: 00 hr 19 min 57 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 197335199 cumulative IPC: 0.5068 (Simulation time: 00 hr 21 min 56 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 197335199 cumulative IPC: 0.5068 (Simulation time: 00 hr 21 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/sssp-3.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5068 instructions: 100000000 cycles: 197335199
CPU 0 Branch Prediction Accuracy: 95.58% MPKI: 6.542 Average ROB Occupancy at Mispredict: 81.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.542
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 12898839
LQ_STALL: 1332
SQ_STALL: 1150326


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 416.35635
REPLAY_LOAD: 181.76637
NON_REPLAY_LOAD: 56.63872

== Total ==
ADDR_TRANS: 741947
REPLAY_LOAD: 430241
NON_REPLAY_LOAD: 11726651

== Counts ==
ADDR_TRANS: 1782
REPLAY_LOAD: 2367
NON_REPLAY_LOAD: 207043

cpu0->cpu0_STLB TOTAL        ACCESS:    1869911 HIT:    1846237 MISS:      23674 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1869911 HIT:    1846237 MISS:      23674 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 441.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6397730 HIT:    2317514 MISS:    4080216 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    4850042 HIT:     926441 MISS:    3923601 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     399145 HIT:     285074 MISS:     114071 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1105643 HIT:    1103411 MISS:       2232 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      42900 HIT:       2588 MISS:      40312 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 86.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5832167 HIT:    5832167 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    5832167 HIT:    5832167 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   31091156 HIT:   22599409 MISS:    8491747 MSHR_MERGE:    3199660
cpu0->cpu0_L1D LOAD         ACCESS:   29097076 HIT:   21199929 MISS:    7897147 MSHR_MERGE:    3047105
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1943693 HIT:    1392108 MISS:     551585 MSHR_MERGE:     152440
cpu0->cpu0_L1D TRANSLATION  ACCESS:      50387 HIT:       7372 MISS:      43015 MSHR_MERGE:        115
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 78.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5825443 HIT:    5825443 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    5825443 HIT:    5825443 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30847529 HIT:   28152312 MISS:    2695217 MSHR_MERGE:     825306
cpu0->cpu0_DTLB LOAD         ACCESS:   30847529 HIT:   28152312 MISS:    2695217 MSHR_MERGE:     825306
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.59 cycles
cpu0->LLC TOTAL        ACCESS:    4766331 HIT:    2493438 MISS:    2272893 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    3923601 HIT:    1769958 MISS:    2153643 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     114071 HIT:      37389 MISS:      76682 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     688347 HIT:     683484 MISS:       4863 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      40312 HIT:       2607 MISS:      37705 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 104 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      48874
  ROW_BUFFER_MISS:    2219093
  AVG DBUS CONGESTED CYCLE: 7.749
Channel 0 WQ ROW_BUFFER_HIT:     194655
  ROW_BUFFER_MISS:     397111
  FULL:          0
Channel 0 REFRESHES ISSUED:      16445

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        26145       508737       874731       715970
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           28           52          268        14306
  STLB miss resolved @ L2C                0           35           64          141         5039
  STLB miss resolved @ LLC                0          109          180          782         1433
  STLB miss resolved @ MEM                0           81          404         2795        29600

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 17:57:57] END   suite=gap trace=sssp-3 (rc=0)
