module up_down_counter_tb;
	reg clk;
	reg rst;
	reg up_down;
	wire[7:0]count;

up_down_counter dut(
	.clk(clk),
	.rst(rst),
	.up_down(up_down),
	.count(count)
     );
	initial begin
		clk=0;
	forever begin
		 #10 clk=~clk;
	end
    end
        initial begin 
 		rst=1;
		up_down=1;

	@(negedge clk);
	   rst=0;
	@(posedge clk);
    	   rst=1;
	   up_down=1;
 	@(posedge clk);
 	   rst=1;
	   up_down=0;
       
$finish;

 end
endmodule


		


