# Entity: axi_cdma_desc_mux

- **File**: axi_cdma_desc_mux.v
## Diagram

![Diagram](axi_cdma_desc_mux.svg "Diagram")
## Description

Language: Verilog 2001
 
## Generics

| Generic name          | Type | Value                     | Description                                                                                 |
| --------------------- | ---- | ------------------------- | ------------------------------------------------------------------------------------------- |
| PORTS                 |      | 2                         | Number of ports                                                                             |
| AXI_ADDR_WIDTH        |      | 16                        | AXI address width                                                                           |
| LEN_WIDTH             |      | 20                        | Length field width                                                                          |
| S_TAG_WIDTH           |      | 8                         | Input tag field width                                                                       |
| M_TAG_WIDTH           |      | S_TAG_WIDTH+$clog2(PORTS) | Output tag field width (towards CDMA module) Additional bits required for response routing  |
| ARB_TYPE_ROUND_ROBIN  |      | 1                         | select round robin arbitration                                                              |
| ARB_LSB_HIGH_PRIORITY |      | 1                         | LSB priority selection                                                                      |
| CL_PORTS              |      | $clog2(PORTS)             |                                                                                             |
## Ports

| Port name                | Direction | Type                            | Description |
| ------------------------ | --------- | ------------------------------- | ----------- |
| clk                      | input     | wire                            |             |
| rst                      | input     | wire                            |             |
| m_axis_desc_read_addr    | output    | wire [AXI_ADDR_WIDTH-1:0]       |             |
| m_axis_desc_write_addr   | output    | wire [AXI_ADDR_WIDTH-1:0]       |             |
| m_axis_desc_len          | output    | wire [LEN_WIDTH-1:0]            |             |
| m_axis_desc_tag          | output    | wire [M_TAG_WIDTH-1:0]          |             |
| m_axis_desc_valid        | output    | wire                            |             |
| m_axis_desc_ready        | input     | wire                            |             |
| s_axis_desc_status_tag   | input     | wire [M_TAG_WIDTH-1:0]          |             |
| s_axis_desc_status_valid | input     | wire                            |             |
| s_axis_desc_read_addr    | input     | wire [PORTS*AXI_ADDR_WIDTH-1:0] |             |
| s_axis_desc_write_addr   | input     | wire [PORTS*AXI_ADDR_WIDTH-1:0] |             |
| s_axis_desc_len          | input     | wire [PORTS*LEN_WIDTH-1:0]      |             |
| s_axis_desc_tag          | input     | wire [PORTS*S_TAG_WIDTH-1:0]    |             |
| s_axis_desc_valid        | input     | wire [PORTS-1:0]                |             |
| s_axis_desc_ready        | output    | wire [PORTS-1:0]                |             |
| m_axis_desc_status_tag   | output    | wire [PORTS*S_TAG_WIDTH-1:0]    |             |
| m_axis_desc_status_valid | output    | wire [PORTS-1:0]                |             |
## Signals

| Name                            | Type                      | Description              |
| ------------------------------- | ------------------------- | ------------------------ |
| request                         | wire [PORTS-1:0]          | descriptor mux           |
| acknowledge                     | wire [PORTS-1:0]          |                          |
| grant                           | wire [PORTS-1:0]          |                          |
| grant_valid                     | wire                      |                          |
| grant_encoded                   | wire [CL_PORTS-1:0]       |                          |
| m_axis_desc_read_addr_int       | reg  [AXI_ADDR_WIDTH-1:0] | internal datapath        |
| m_axis_desc_write_addr_int      | reg  [AXI_ADDR_WIDTH-1:0] |                          |
| m_axis_desc_len_int             | reg  [LEN_WIDTH-1:0]      |                          |
| m_axis_desc_tag_int             | reg  [M_TAG_WIDTH-1:0]    |                          |
| m_axis_desc_valid_int           | reg                       |                          |
| m_axis_desc_ready_int_reg       | reg                       |                          |
| m_axis_desc_ready_int_early     | wire                      |                          |
| current_s_desc_read_addr        | wire [AXI_ADDR_WIDTH-1:0] | mux for incoming packet  |
| current_s_desc_write_addr       | wire [AXI_ADDR_WIDTH-1:0] |                          |
| current_s_desc_len              | wire [LEN_WIDTH-1:0]      |                          |
| current_s_desc_tag              | wire [S_TAG_WIDTH-1:0]    |                          |
| current_s_desc_valid            | wire                      |                          |
| current_s_desc_ready            | wire                      |                          |
| m_axis_desc_read_addr_reg       | reg [AXI_ADDR_WIDTH-1:0]  | output datapath logic    |
| m_axis_desc_write_addr_reg      | reg [AXI_ADDR_WIDTH-1:0]  |                          |
| m_axis_desc_len_reg             | reg [LEN_WIDTH-1:0]       |                          |
| m_axis_desc_tag_reg             | reg [M_TAG_WIDTH-1:0]     |                          |
| m_axis_desc_valid_reg           | reg                       |                          |
| m_axis_desc_valid_next          | reg                       |                          |
| temp_m_axis_desc_read_addr_reg  | reg [AXI_ADDR_WIDTH-1:0]  |                          |
| temp_m_axis_desc_write_addr_reg | reg [AXI_ADDR_WIDTH-1:0]  |                          |
| temp_m_axis_desc_len_reg        | reg [LEN_WIDTH-1:0]       |                          |
| temp_m_axis_desc_tag_reg        | reg [M_TAG_WIDTH-1:0]     |                          |
| temp_m_axis_desc_valid_reg      | reg                       |                          |
| temp_m_axis_desc_valid_next     | reg                       |                          |
| store_axis_int_to_output        | reg                       | datapath control         |
| store_axis_int_to_temp          | reg                       |                          |
| store_axis_temp_to_output       | reg                       |                          |
| m_axis_desc_status_tag_reg      | reg [S_TAG_WIDTH-1:0]     | descriptor status demux  |
| m_axis_desc_status_valid_reg    | reg [PORTS-1:0]           |                          |
## Processes
- unnamed: ( @* )
- unnamed: ( @* )
- unnamed: ( @(posedge clk) )
- unnamed: ( @(posedge clk) )
## Instantiations

- arb_inst: arbiter
**Description**
arbiter instance

