$date
	Sun Dec 14 16:15:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_top $end
$var wire 32 ! rd2_out [31:0] $end
$var wire 32 " rd1_out [31:0] $end
$var wire 32 # instruction_out [31:0] $end
$var wire 32 $ alu_result_out [31:0] $end
$var wire 32 % PC_out [31:0] $end
$var wire 32 & MemData_out_out [31:0] $end
$var reg 1 ' clk $end
$var reg 1 ( rst $end
$scope module uut $end
$var wire 1 ' clk $end
$var wire 1 ( rst $end
$var reg 32 ) MemData_out_out [31:0] $end
$var reg 32 * PC_out [31:0] $end
$var reg 32 + alu_result_out [31:0] $end
$var reg 32 , instruction_out [31:0] $end
$var reg 32 - rd1_out [31:0] $end
$var reg 32 . rd2_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
b10011 ,
b0 +
b0 *
b0 )
1(
0'
b0 &
b0 %
b0 $
b10011 #
b0 "
b0 !
$end
#5000
1'
#10000
0'
#12000
0(
#15000
b100 &
b100 )
b11 $
b11 +
b10 !
b10 .
b1 "
b1 -
b10100 #
b10100 ,
b100 %
b100 *
1'
#20000
0'
#25000
b1000 &
b1000 )
b110 $
b110 +
b100 !
b100 .
b10 "
b10 -
b10101 #
b10101 ,
b1000 %
b1000 *
1'
#30000
0'
#35000
b1100 &
b1100 )
b1001 $
b1001 +
b110 !
b110 .
b11 "
b11 -
b10110 #
b10110 ,
b1100 %
b1100 *
1'
#40000
0'
#45000
b10000 &
b10000 )
b1100 $
b1100 +
b1000 !
b1000 .
b100 "
b100 -
b10111 #
b10111 ,
b10000 %
b10000 *
1'
#50000
0'
#55000
b10100 &
b10100 )
b1111 $
b1111 +
b1010 !
b1010 .
b101 "
b101 -
b11000 #
b11000 ,
b10100 %
b10100 *
1'
#60000
0'
#65000
b11000 &
b11000 )
b10010 $
b10010 +
b1100 !
b1100 .
b110 "
b110 -
b11001 #
b11001 ,
b11000 %
b11000 *
1'
#70000
0'
#75000
b11100 &
b11100 )
b10101 $
b10101 +
b1110 !
b1110 .
b111 "
b111 -
b11010 #
b11010 ,
b11100 %
b11100 *
1'
#80000
0'
#85000
b100000 &
b100000 )
b11000 $
b11000 +
b10000 !
b10000 .
b1000 "
b1000 -
b11011 #
b11011 ,
b100000 %
b100000 *
1'
#90000
0'
#95000
b100100 &
b100100 )
b11011 $
b11011 +
b10010 !
b10010 .
b1001 "
b1001 -
b11100 #
b11100 ,
b100100 %
b100100 *
1'
#100000
0'
#105000
b101000 &
b101000 )
b11110 $
b11110 +
b10100 !
b10100 .
b1010 "
b1010 -
b11101 #
b11101 ,
b101000 %
b101000 *
1'
#110000
0'
#115000
b101100 &
b101100 )
b100001 $
b100001 +
b10110 !
b10110 .
b1011 "
b1011 -
b11110 #
b11110 ,
b101100 %
b101100 *
1'
#120000
0'
#125000
b110000 &
b110000 )
b100100 $
b100100 +
b11000 !
b11000 .
b1100 "
b1100 -
b11111 #
b11111 ,
b110000 %
b110000 *
1'
#130000
0'
#135000
b110100 &
b110100 )
b100111 $
b100111 +
b11010 !
b11010 .
b1101 "
b1101 -
b100000 #
b100000 ,
b110100 %
b110100 *
1'
#140000
0'
#145000
b111000 &
b111000 )
b101010 $
b101010 +
b11100 !
b11100 .
b1110 "
b1110 -
b100001 #
b100001 ,
b111000 %
b111000 *
1'
#150000
0'
#155000
b111100 &
b111100 )
b101101 $
b101101 +
b11110 !
b11110 .
b1111 "
b1111 -
b100010 #
b100010 ,
b111100 %
b111100 *
1'
#160000
0'
#165000
b1000000 &
b1000000 )
b110000 $
b110000 +
b100000 !
b100000 .
b10000 "
b10000 -
b100011 #
b100011 ,
b1000000 %
b1000000 *
1'
#170000
0'
#175000
b1000100 &
b1000100 )
b110011 $
b110011 +
b100010 !
b100010 .
b10001 "
b10001 -
b100100 #
b100100 ,
b1000100 %
b1000100 *
1'
#180000
0'
#185000
b1001000 &
b1001000 )
b110110 $
b110110 +
b100100 !
b100100 .
b10010 "
b10010 -
b100101 #
b100101 ,
b1001000 %
b1001000 *
1'
#190000
0'
#195000
b1001100 &
b1001100 )
b111001 $
b111001 +
b100110 !
b100110 .
b10011 "
b10011 -
b100110 #
b100110 ,
b1001100 %
b1001100 *
1'
#200000
0'
#205000
b1010000 &
b1010000 )
b111100 $
b111100 +
b101000 !
b101000 .
b10100 "
b10100 -
b100111 #
b100111 ,
b1010000 %
b1010000 *
1'
#210000
0'
#212000
