Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tongjie/ChampSim-master/ipc1_public/server_002.champsimtrace.xz
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3581213 heartbeat IPC: 2.79235 cumulative IPC: 2.79235 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7169978 heartbeat IPC: 2.78647 cumulative IPC: 2.78941 (Simulation time: 0 hr 0 min 46 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10710734 heartbeat IPC: 2.82425 cumulative IPC: 2.80093 (Simulation time: 0 hr 1 min 10 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 14260979 heartbeat IPC: 2.81671 cumulative IPC: 2.80486 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17808750 heartbeat IPC: 2.81867 cumulative IPC: 2.80761 (Simulation time: 0 hr 1 min 58 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17808750 (Simulation time: 0 hr 1 min 58 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 24508566 heartbeat IPC: 1.49258 cumulative IPC: 1.49258 (Simulation time: 0 hr 2 min 20 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 31201820 heartbeat IPC: 1.49404 cumulative IPC: 1.49331 (Simulation time: 0 hr 2 min 43 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 37890739 heartbeat IPC: 1.49501 cumulative IPC: 1.49388 (Simulation time: 0 hr 3 min 5 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 44590005 heartbeat IPC: 1.4927 cumulative IPC: 1.49358 (Simulation time: 0 hr 3 min 27 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 51279385 heartbeat IPC: 1.49491 cumulative IPC: 1.49385 (Simulation time: 0 hr 3 min 50 sec) 
Finished CPU 0 instructions: 50000002 cycles: 33470635 cumulative IPC: 1.49385 (Simulation time: 0 hr 3 min 50 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.49385 instructions: 50000002 cycles: 33470635
L1D TOTAL     ACCESS:   21811661  HIT:   21810850  MISS:        811
L1D LOAD      ACCESS:    6745067  HIT:    6744691  MISS:        376
L1D RFO       ACCESS:    8432119  HIT:    8432006  MISS:        113
L1D PREFETCH  ACCESS:    6634475  HIT:    6634153  MISS:        322
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:   15788382  ISSUED:   15535591  USEFUL:      13642  USELESS:       7963
L1D AVERAGE MISS LATENCY: 31.8668 cycles
L1I TOTAL     ACCESS:   10308514  HIT:    9484700  MISS:     823814
L1I LOAD      ACCESS:    9594420  HIT:    9057243  MISS:     537177
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:     714094  HIT:     427457  MISS:     286637
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    3154048  ISSUED:    3154048  USEFUL:     551272  USELESS:      25841
L1I AVERAGE MISS LATENCY: 13.1565 cycles
L2C TOTAL     ACCESS:    1147594  HIT:    1147320  MISS:        274
L2C LOAD      ACCESS:     481979  HIT:     481883  MISS:         96
L2C RFO       ACCESS:        113  HIT:        111  MISS:          2
L2C PREFETCH  ACCESS:     665165  HIT:     664990  MISS:        175
L2C WRITEBACK ACCESS:        337  HIT:        336  MISS:          1
L2C PREFETCH  REQUESTED:     992317  ISSUED:     992143  USEFUL:        937  USELESS:      19294
L2C AVERAGE MISS LATENCY: 93.6423 cycles
LLC TOTAL     ACCESS:     104626  HIT:     103963  MISS:        663
LLC LOAD      ACCESS:         95  HIT:         76  MISS:         19
LLC RFO       ACCESS:          2  HIT:          0  MISS:          2
LLC PREFETCH  ACCESS:     104426  HIT:     103786  MISS:        640
LLC WRITEBACK ACCESS:        103  HIT:        101  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       7277  USELESS:      11911
LLC AVERAGE MISS LATENCY: 216.541 cycles
Major fault: 0 Minor fault: 1867
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         86  ROW_BUFFER_MISS:        575
 DBUS_CONGESTED:        397
 WQ ROW_BUFFER_HIT:         77  ROW_BUFFER_MISS:        371  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8789% MPKI: 0.20388 Average ROB Occupancy at Mispredict: 78.7297

Branch types
NOT_BRANCH: 41580690 83.1614%
BRANCH_DIRECT_JUMP: 461630 0.92326%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5376435 10.7529%
BRANCH_DIRECT_CALL: 1175774 2.35155%
BRANCH_INDIRECT_CALL: 114840 0.22968%
BRANCH_RETURN: 1290625 2.58125%
BRANCH_OTHER: 0 0%

