{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570182641664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570182641678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 04 06:50:41 2019 " "Processing started: Fri Oct 04 06:50:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570182641678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182641678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto1 -c projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182641678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570182643112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570182643113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "PC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/PC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664348 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182664348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorConstante-arc_somadorConstante " "Found design unit 1: somadorConstante-arc_somadorConstante" {  } { { "somadorConstante.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/somadorConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664360 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorConstante " "Found entity 1: somadorConstante" {  } { { "somadorConstante.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/somadorConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182664360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxPC-comportamentoMuxPc " "Found design unit 1: muxPC-comportamentoMuxPc" {  } { { "MuxPC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/MuxPC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664373 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxPC " "Found entity 1: muxPC" {  } { { "MuxPC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/MuxPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182664373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arc_ula " "Found design unit 1: ULA-arc_ula" {  } { { "ULA.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/ULA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664385 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182664385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-UCarch " "Found design unit 1: UC-UCarch" {  } { { "UC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/UC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664396 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182664396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxbancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxbancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxBancoReg-comportamentoMuxBancoReg " "Found design unit 1: muxBancoReg-comportamentoMuxBancoReg" {  } { { "MUXBancoReg.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/MUXBancoReg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664410 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxBancoReg " "Found entity 1: muxBancoReg" {  } { { "MUXBancoReg.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/MUXBancoReg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182664410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-estrutural " "Found design unit 1: cpu-estrutural" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664422 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182664422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/bancoRegistradores.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664434 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570182664434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182664434 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570182664581 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readEnable cpu.vhd(21) " "VHDL Signal Declaration warning at cpu.vhd(21): used implicit default value for signal \"readEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570182664583 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeEnable cpu.vhd(22) " "VHDL Signal Declaration warning at cpu.vhd(22): used implicit default value for signal \"writeEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570182664583 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WR cpu.vhd(30) " "Verilog HDL or VHDL warning at cpu.vhd(30): object \"WR\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570182664583 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RD cpu.vhd(30) " "Verilog HDL or VHDL warning at cpu.vhd(30): object \"RD\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570182664583 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC " "Elaborating entity \"UC\" for hierarchy \"UC:UC\"" {  } { { "cpu.vhd" "UC" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570182664608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:BR " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:BR\"" {  } { { "cpu.vhd" "BR" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570182664623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "cpu.vhd" "PC" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570182664637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPC muxPC:MUXPC " "Elaborating entity \"muxPC\" for hierarchy \"muxPC:MUXPC\"" {  } { { "cpu.vhd" "MUXPC" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570182664649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxBancoReg muxBancoReg:MUXBancoReg " "Elaborating entity \"muxBancoReg\" for hierarchy \"muxBancoReg:MUXBancoReg\"" {  } { { "cpu.vhd" "MUXBancoReg" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570182664662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorConstante somadorConstante:SOMADOR " "Elaborating entity \"somadorConstante\" for hierarchy \"somadorConstante:SOMADOR\"" {  } { { "cpu.vhd" "SOMADOR" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570182664676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "cpu.vhd" "ULA" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570182664688 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoRegistradores:BR\|registrador " "RAM logic \"bancoRegistradores:BR\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/Users/Pedro/Documents/Design/Projeto1/bancoRegistradores.vhd" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1570182665096 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1570182665096 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readEnable GND " "Pin \"readEnable\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570182665763 "|cpu|readEnable"} { "Warning" "WMLS_MLS_STUCK_PIN" "writeEnable GND " "Pin \"writeEnable\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570182665763 "|cpu|writeEnable"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570182665763 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570182665949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570182667020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570182667020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "barramentoDadosEntrada\[0\] " "No output dependent on input pin \"barramentoDadosEntrada\[0\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570182667497 "|cpu|barramentoDadosEntrada[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "barramentoDadosEntrada\[1\] " "No output dependent on input pin \"barramentoDadosEntrada\[1\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570182667497 "|cpu|barramentoDadosEntrada[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "barramentoDadosEntrada\[2\] " "No output dependent on input pin \"barramentoDadosEntrada\[2\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570182667497 "|cpu|barramentoDadosEntrada[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "barramentoDadosEntrada\[3\] " "No output dependent on input pin \"barramentoDadosEntrada\[3\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570182667497 "|cpu|barramentoDadosEntrada[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "barramentoDadosEntrada\[4\] " "No output dependent on input pin \"barramentoDadosEntrada\[4\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570182667497 "|cpu|barramentoDadosEntrada[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "barramentoDadosEntrada\[5\] " "No output dependent on input pin \"barramentoDadosEntrada\[5\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570182667497 "|cpu|barramentoDadosEntrada[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "barramentoDadosEntrada\[6\] " "No output dependent on input pin \"barramentoDadosEntrada\[6\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570182667497 "|cpu|barramentoDadosEntrada[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "barramentoDadosEntrada\[7\] " "No output dependent on input pin \"barramentoDadosEntrada\[7\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/Pedro/Documents/Design/Projeto1/cpu.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570182667497 "|cpu|barramentoDadosEntrada[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570182667497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "526 " "Implemented 526 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570182667497 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570182667497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "483 " "Implemented 483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570182667497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570182667497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570182667521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 04 06:51:07 2019 " "Processing ended: Fri Oct 04 06:51:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570182667521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570182667521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570182667521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570182667521 ""}
