ARM GAS  /tmp/ccNNHju4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"24c02.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.AT24C02_Init,"ax",%progbits
  18              		.align	1
  19              		.global	AT24C02_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	AT24C02_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/24c02.c"
   1:Core/Src/24c02.c **** //////////////////////////////////////////////////////////////////////////////////	 
   2:Core/Src/24c02.c **** //±æ≥Ã–Ú÷ªπ©—ßœ∞ π”√£¨Œ¥æ≠◊˜’ﬂ–Ìø…£¨≤ªµ√”√”⁄∆‰À¸…Ã“µ”√Õæ
   3:Core/Src/24c02.c **** //≤‚ ‘”≤º˛£∫µ•∆¨ª˙STM32F407VGT6,STM32F407VxT6◊Ó–°œµÕ≥ø™∑¢∞Â,÷˜∆µ168MHZ£¨æß’Ò8MHZ
   4:Core/Src/24c02.c **** //QDtech-TFT“∫æß«˝∂Ø for STM32 FSMC
   5:Core/Src/24c02.c **** //Chan@ShenZhen QDtech co.,LTD
   6:Core/Src/24c02.c **** //π´ÀæÕ¯’æ:www.qdtft.com
   7:Core/Src/24c02.c **** //wikiºº ı◊ ¡œÕ¯’æ£∫http://www.lcdwiki.com
   8:Core/Src/24c02.c **** //Œ“ÀæÃ·π©ºº ı÷ß≥÷£¨»Œ∫Œºº ıŒ Ã‚ª∂”≠ÀÊ ±Ωª¡˜—ßœ∞
   9:Core/Src/24c02.c **** //πÃª∞(¥´’Ê) :+86 0755-21077707 
  10:Core/Src/24c02.c **** // ÷ª˙: (œ˙ €)18823372746 £®ºº ı)15989313508
  11:Core/Src/24c02.c **** //” œ‰:(œ˙ €/∂©µ•) sales@qdtft.com  ( €∫Û/ºº ı∑˛ŒÒ)service@qdtft.com
  12:Core/Src/24c02.c **** //QQ:( €«∞◊…—Ø)3002706772 (ºº ı÷ß≥÷)3002778157
  13:Core/Src/24c02.c **** //ºº ıΩª¡˜QQ»∫:778679828
  14:Core/Src/24c02.c **** //¥¥Ω®»’∆⁄:2020/06/29
  15:Core/Src/24c02.c **** //∞Ê±æ£∫V1.0
  16:Core/Src/24c02.c **** //∞Ê»®À˘”–£¨µ¡∞Ê±ÿæø°£
  17:Core/Src/24c02.c **** //Copyright(C) …Ó€⁄ –»´∂ØµÁ◊”ºº ı”–œﬁπ´Àæ 2018-2028
  18:Core/Src/24c02.c **** //All rights reserved
  19:Core/Src/24c02.c **** /************************************************************************************
  20:Core/Src/24c02.c **** //STM32F407VxT6◊Ó–°œµÕ≥ø™∑¢∞Â¥•√˛∆¡ æ¿˝
  21:Core/Src/24c02.c **** //     LED0                 --->            PA1
  22:Core/Src/24c02.c **** //     KEY0                 --->            PE4
  23:Core/Src/24c02.c **** //     24C02_IIC_SCL        --->            PB8
  24:Core/Src/24c02.c **** //     24C02_IIC_SDA        --->            PB9
  25:Core/Src/24c02.c **** //÷ß≥÷ILI9341/ILI9486/ILI9488/ST7793/ST7796S/R61509/NT35310/NT35510/SSD1963
  26:Core/Src/24c02.c **** //TFT LCDø…“‘÷±Ω”≤Â»ÎSTM32F407VxT6◊Ó–°œµÕ≥ø™∑¢∞ÂTFTLCD≤Â≤€ªÚ’ﬂÕ®π˝≈≈œﬂΩ”»ÎTFTLCD≤Â◊˘
  27:Core/Src/24c02.c **** //STM32¡¨Ω”“˝Ω≈ «÷∏TFTLCD≤Â≤€ªÚ’ﬂ≤Â◊˘“˝Ω≈ƒ⁄≤ø¡¨Ω”µƒSTM32“˝Ω≈
  28:Core/Src/24c02.c **** //=================================µÁ‘¥Ω”œﬂ=======================================//
  29:Core/Src/24c02.c **** //     LCDƒ£øÈ                    STM32¡¨Ω”“˝Ω≈
  30:Core/Src/24c02.c **** //      VDD           --->           DC5V/3.3V          //µÁ‘¥
ARM GAS  /tmp/ccNNHju4.s 			page 2


  31:Core/Src/24c02.c **** //      GND           --->             GND              //µÁ‘¥µÿ
  32:Core/Src/24c02.c **** //=============================“∫æß∆¡ ˝æ›œﬂΩ”œﬂ===================================//
  33:Core/Src/24c02.c **** //     LCDƒ£øÈ                    STM32¡¨Ω”“˝Ω≈
  34:Core/Src/24c02.c **** //      DB0           --->            PD14        -|   
  35:Core/Src/24c02.c **** //      DB1           --->            PD15         |  
  36:Core/Src/24c02.c **** //      DB2           --->            PD0          | 
  37:Core/Src/24c02.c **** //      DB3           --->            PD1          | 
  38:Core/Src/24c02.c **** //      DB4           --->            PE7          |
  39:Core/Src/24c02.c **** //      DB5           --->            PE8          |
  40:Core/Src/24c02.c **** //      DB6           --->            PE9          |
  41:Core/Src/24c02.c **** //      DB7           --->            PE10         |===>“∫æß∆¡16Œª≤¢ø⁄ ˝æ›–≈∫≈
  42:Core/Src/24c02.c **** //      DB8           --->            PE11         |
  43:Core/Src/24c02.c **** //      DB9           --->            PE12         |
  44:Core/Src/24c02.c **** //      DB10          --->            PE13         |
  45:Core/Src/24c02.c **** //      DB11          --->            PE14         |
  46:Core/Src/24c02.c **** //      DB12          --->            PE15         |
  47:Core/Src/24c02.c **** //      DB13          --->            PD8          |
  48:Core/Src/24c02.c **** //      DB14          --->            PD9          |
  49:Core/Src/24c02.c **** //      DB15          --->            PD10        -|
  50:Core/Src/24c02.c **** //=============================“∫æß∆¡øÿ÷∆œﬂΩ”œﬂ===================================//
  51:Core/Src/24c02.c **** //     LCDƒ£øÈ 				            STM32¡¨Ω”“˝Ω≈ 
  52:Core/Src/24c02.c **** //      WR            --->            PD5             //“∫æß∆¡–¥ ˝æ›øÿ÷∆–≈∫≈
  53:Core/Src/24c02.c **** //      RD            --->            PD4             //“∫æß∆¡∂¡ ˝æ›øÿ÷∆–≈∫≈
  54:Core/Src/24c02.c **** //      RS            --->            PD11            //“∫æß∆¡ ˝æ›/√¸¡Óøÿ÷∆–≈∫≈
  55:Core/Src/24c02.c **** //      RST           --->          ∏¥Œª“˝Ω≈£®ƒ¨»œ£©  //“∫æß∆¡∏¥Œªøÿ÷∆–≈∫≈£®“≤ø…—°‘ÒPD13£©
  56:Core/Src/24c02.c **** //      CS            --->            PD7             //“∫æß∆¡∆¨—°øÿ÷∆–≈∫≈
  57:Core/Src/24c02.c **** //      BL            --->            PB15            //“∫æß∆¡±≥π‚øÿ÷∆–≈∫≈
  58:Core/Src/24c02.c **** //===============================¥•√˛∆¡¥•Ω”œﬂ=====================================//
  59:Core/Src/24c02.c **** //	   LCDƒ£øÈ                    STM32¡¨Ω”“˝Ω≈ 
  60:Core/Src/24c02.c **** //      PEN           --->            PB1             //µÁ»›ªÚµÁ◊Ë¥•√˛∆¡¥•√˛÷–∂œ–≈∫≈
  61:Core/Src/24c02.c **** //      MI            --->            PB2             //µÁ◊Ë¥•√˛∆¡SPI◊‹œﬂ∂¡–≈∫≈
  62:Core/Src/24c02.c **** //      MO            --->            PC4             //µÁ◊Ë¥•√˛∆¡SPI◊‹œﬂ–¥–≈∫≈ªÚµÁ»›¥•√˛∆¡IIC◊‹œﬂ 
  63:Core/Src/24c02.c **** //      TCS           --->            PC13            //µÁ◊Ë¥•√˛∆¡∆¨—°øÿ÷∆–≈∫≈ªÚµÁ»›¥•√˛∆¡∏¥Œª–≈∫≈
  64:Core/Src/24c02.c **** //      TCK           --->            PB0             //µÁ◊Ë¥•√˛∆¡SPI◊‹œﬂªÚµÁ»›¥•√˛∆¡IIC◊‹œﬂ ±÷”–≈∫
  65:Core/Src/24c02.c **** *************************************************************************************/	
  66:Core/Src/24c02.c ****  /* @attention
  67:Core/Src/24c02.c ****   *
  68:Core/Src/24c02.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  69:Core/Src/24c02.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  70:Core/Src/24c02.c ****   * TIME. AS A RESULT, QD electronic SHALL NOT BE HELD LIABLE FOR ANY
  71:Core/Src/24c02.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  72:Core/Src/24c02.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  73:Core/Src/24c02.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  74:Core/Src/24c02.c **** *************************************************************************************/
  75:Core/Src/24c02.c **** #include "24c02.h" 
  76:Core/Src/24c02.c **** #include "delay.h" 				 
  77:Core/Src/24c02.c **** 
  78:Core/Src/24c02.c **** /*****************************************************************************
  79:Core/Src/24c02.c ****  * @name       :void AT24C02_Init(void)
  80:Core/Src/24c02.c ****  * @date       :2018-08-09 
  81:Core/Src/24c02.c ****  * @function   :Initialize IIC interface
  82:Core/Src/24c02.c ****  * @parameters :None
  83:Core/Src/24c02.c ****  * @retvalue   :None
  84:Core/Src/24c02.c **** ******************************************************************************/ 
  85:Core/Src/24c02.c **** void AT24C02_Init(void)
  86:Core/Src/24c02.c **** {
  29              		.loc 1 86 1 view -0
ARM GAS  /tmp/ccNNHju4.s 			page 3


  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  87:Core/Src/24c02.c **** 	IIC_Init();//IIC≥ı ºªØ
  38              		.loc 1 87 2 view .LVU1
  39 0002 FFF7FEFF 		bl	IIC_Init
  40              	.LVL0:
  88:Core/Src/24c02.c **** }
  41              		.loc 1 88 1 is_stmt 0 view .LVU2
  42 0006 08BD     		pop	{r3, pc}
  43              		.cfi_endproc
  44              	.LFE130:
  46              		.section	.text.AT24C02_ReadOneByte,"ax",%progbits
  47              		.align	1
  48              		.global	AT24C02_ReadOneByte
  49              		.syntax unified
  50              		.thumb
  51              		.thumb_func
  52              		.fpu fpv4-sp-d16
  54              	AT24C02_ReadOneByte:
  55              	.LVL1:
  56              	.LFB131:
  89:Core/Src/24c02.c **** 
  90:Core/Src/24c02.c **** /*****************************************************************************
  91:Core/Src/24c02.c ****  * @name       :u8 AT24C02_ReadOneByte(u16 ReadAddr)
  92:Core/Src/24c02.c ****  * @date       :2018-08-09 
  93:Core/Src/24c02.c ****  * @function   :Read out a data at a specified address in the AT24CXX
  94:Core/Src/24c02.c ****  * @parameters :ReadAddr:the address of start reading
  95:Core/Src/24c02.c ****  * @retvalue   :Read data
  96:Core/Src/24c02.c **** ******************************************************************************/ 
  97:Core/Src/24c02.c **** u8 AT24C02_ReadOneByte(u16 ReadAddr)
  98:Core/Src/24c02.c **** {				  
  57              		.loc 1 98 1 is_stmt 1 view -0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		.loc 1 98 1 is_stmt 0 view .LVU4
  62 0000 10B5     		push	{r4, lr}
  63              	.LCFI1:
  64              		.cfi_def_cfa_offset 8
  65              		.cfi_offset 4, -8
  66              		.cfi_offset 14, -4
  67 0002 0446     		mov	r4, r0
  99:Core/Src/24c02.c **** 	u8 temp=0;		  	    																 
  68              		.loc 1 99 2 is_stmt 1 view .LVU5
  69              	.LVL2:
 100:Core/Src/24c02.c ****   IIC_Start();  
  70              		.loc 1 100 3 view .LVU6
  71 0004 FFF7FEFF 		bl	IIC_Start
  72              	.LVL3:
 101:Core/Src/24c02.c **** 	if(EE_TYPE>AT24C16)
  73              		.loc 1 101 2 view .LVU7
ARM GAS  /tmp/ccNNHju4.s 			page 4


 102:Core/Src/24c02.c **** 	{
 103:Core/Src/24c02.c **** 		IIC_Send_Byte(0XA0);	   //∑¢ÀÕ–¥√¸¡Ó
 104:Core/Src/24c02.c **** 		IIC_Wait_Ack();
 105:Core/Src/24c02.c **** 		IIC_Send_Byte(ReadAddr>>8);//∑¢ÀÕ∏ﬂµÿ÷∑	    
 106:Core/Src/24c02.c **** 	}
 107:Core/Src/24c02.c **** 	else 
 108:Core/Src/24c02.c **** 	{
 109:Core/Src/24c02.c **** 		IIC_Send_Byte(0XA0+((ReadAddr/256)<<1));   //∑¢ÀÕ∆˜º˛µÿ÷∑0XA0,–¥ ˝æ› 	   
  74              		.loc 1 109 3 view .LVU8
  75              		.loc 1 109 37 is_stmt 0 view .LVU9
  76 0008 230A     		lsrs	r3, r4, #8
  77 000a 5B00     		lsls	r3, r3, #1
  78 000c DBB2     		uxtb	r3, r3
  79              		.loc 1 109 3 view .LVU10
  80 000e 603B     		subs	r3, r3, #96
  81 0010 03F0FE00 		and	r0, r3, #254
  82 0014 FFF7FEFF 		bl	IIC_Send_Byte
  83              	.LVL4:
 110:Core/Src/24c02.c **** 	}
 111:Core/Src/24c02.c **** 	IIC_Wait_Ack(); 
  84              		.loc 1 111 2 is_stmt 1 view .LVU11
  85 0018 FFF7FEFF 		bl	IIC_Wait_Ack
  86              	.LVL5:
 112:Core/Src/24c02.c ****   IIC_Send_Byte(ReadAddr%256);   //∑¢ÀÕµÕµÿ÷∑
  87              		.loc 1 112 3 view .LVU12
  88 001c E0B2     		uxtb	r0, r4
  89 001e FFF7FEFF 		bl	IIC_Send_Byte
  90              	.LVL6:
 113:Core/Src/24c02.c **** 	IIC_Wait_Ack();	    
  91              		.loc 1 113 2 view .LVU13
  92 0022 FFF7FEFF 		bl	IIC_Wait_Ack
  93              	.LVL7:
 114:Core/Src/24c02.c **** 	IIC_Start();  	 	   
  94              		.loc 1 114 2 view .LVU14
  95 0026 FFF7FEFF 		bl	IIC_Start
  96              	.LVL8:
 115:Core/Src/24c02.c **** 	IIC_Send_Byte(0XA1);           //Ω¯»ÎΩ” ’ƒ£ Ω			   
  97              		.loc 1 115 2 view .LVU15
  98 002a A120     		movs	r0, #161
  99 002c FFF7FEFF 		bl	IIC_Send_Byte
 100              	.LVL9:
 116:Core/Src/24c02.c **** 	IIC_Wait_Ack();	 
 101              		.loc 1 116 2 view .LVU16
 102 0030 FFF7FEFF 		bl	IIC_Wait_Ack
 103              	.LVL10:
 117:Core/Src/24c02.c ****   temp=IIC_Read_Byte(0);		   
 104              		.loc 1 117 3 view .LVU17
 105              		.loc 1 117 8 is_stmt 0 view .LVU18
 106 0034 0020     		movs	r0, #0
 107 0036 FFF7FEFF 		bl	IIC_Read_Byte
 108              	.LVL11:
 109 003a 0446     		mov	r4, r0
 110              	.LVL12:
 118:Core/Src/24c02.c ****   IIC_Stop();//≤˙…˙“ª∏ˆÕ£÷πÃıº˛	    
 111              		.loc 1 118 3 is_stmt 1 view .LVU19
 112 003c FFF7FEFF 		bl	IIC_Stop
 113              	.LVL13:
ARM GAS  /tmp/ccNNHju4.s 			page 5


 119:Core/Src/24c02.c **** 	return temp;
 114              		.loc 1 119 2 view .LVU20
 120:Core/Src/24c02.c **** }
 115              		.loc 1 120 1 is_stmt 0 view .LVU21
 116 0040 2046     		mov	r0, r4
 117 0042 10BD     		pop	{r4, pc}
 118              		.loc 1 120 1 view .LVU22
 119              		.cfi_endproc
 120              	.LFE131:
 122              		.section	.text.AT24C02_WriteOneByte,"ax",%progbits
 123              		.align	1
 124              		.global	AT24C02_WriteOneByte
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 128              		.fpu fpv4-sp-d16
 130              	AT24C02_WriteOneByte:
 131              	.LVL14:
 132              	.LFB132:
 121:Core/Src/24c02.c **** 
 122:Core/Src/24c02.c **** /*****************************************************************************
 123:Core/Src/24c02.c ****  * @name       :void AT24C02_WriteOneByte(u16 WriteAddr,u8 DataToWrite)
 124:Core/Src/24c02.c ****  * @date       :2018-08-09 
 125:Core/Src/24c02.c ****  * @function   :Write a data at a specified address in AT24CXX
 126:Core/Src/24c02.c ****  * @parameters :WriteAddr:the destination address for writing data
 127:Core/Src/24c02.c **** 								DataToWrite:Data to be written
 128:Core/Src/24c02.c ****  * @retvalue   :None
 129:Core/Src/24c02.c **** ******************************************************************************/ 
 130:Core/Src/24c02.c **** void AT24C02_WriteOneByte(u16 WriteAddr,u8 DataToWrite)
 131:Core/Src/24c02.c **** {				   	  	    																 
 133              		.loc 1 131 1 is_stmt 1 view -0
 134              		.cfi_startproc
 135              		@ args = 0, pretend = 0, frame = 0
 136              		@ frame_needed = 0, uses_anonymous_args = 0
 137              		.loc 1 131 1 is_stmt 0 view .LVU24
 138 0000 38B5     		push	{r3, r4, r5, lr}
 139              	.LCFI2:
 140              		.cfi_def_cfa_offset 16
 141              		.cfi_offset 3, -16
 142              		.cfi_offset 4, -12
 143              		.cfi_offset 5, -8
 144              		.cfi_offset 14, -4
 145 0002 0446     		mov	r4, r0
 146 0004 0D46     		mov	r5, r1
 132:Core/Src/24c02.c ****   IIC_Start();  
 147              		.loc 1 132 3 is_stmt 1 view .LVU25
 148 0006 FFF7FEFF 		bl	IIC_Start
 149              	.LVL15:
 133:Core/Src/24c02.c **** 	if(EE_TYPE>AT24C16)
 150              		.loc 1 133 2 view .LVU26
 134:Core/Src/24c02.c **** 	{
 135:Core/Src/24c02.c **** 		IIC_Send_Byte(0XA0);	    //∑¢ÀÕ–¥√¸¡Ó
 136:Core/Src/24c02.c **** 		IIC_Wait_Ack();
 137:Core/Src/24c02.c **** 		IIC_Send_Byte(WriteAddr>>8);//∑¢ÀÕ∏ﬂµÿ÷∑	  
 138:Core/Src/24c02.c **** 	}
 139:Core/Src/24c02.c **** 	else 
 140:Core/Src/24c02.c **** 	{
ARM GAS  /tmp/ccNNHju4.s 			page 6


 141:Core/Src/24c02.c **** 		IIC_Send_Byte(0XA0+((WriteAddr/256)<<1));   //∑¢ÀÕ∆˜º˛µÿ÷∑0XA0,–¥ ˝æ› 	 
 151              		.loc 1 141 3 view .LVU27
 152              		.loc 1 141 38 is_stmt 0 view .LVU28
 153 000a 230A     		lsrs	r3, r4, #8
 154 000c 5B00     		lsls	r3, r3, #1
 155 000e DBB2     		uxtb	r3, r3
 156              		.loc 1 141 3 view .LVU29
 157 0010 603B     		subs	r3, r3, #96
 158 0012 03F0FE00 		and	r0, r3, #254
 159 0016 FFF7FEFF 		bl	IIC_Send_Byte
 160              	.LVL16:
 142:Core/Src/24c02.c **** 	}
 143:Core/Src/24c02.c **** 	IIC_Wait_Ack();	   
 161              		.loc 1 143 2 is_stmt 1 view .LVU30
 162 001a FFF7FEFF 		bl	IIC_Wait_Ack
 163              	.LVL17:
 144:Core/Src/24c02.c ****   IIC_Send_Byte(WriteAddr%256);   //∑¢ÀÕµÕµÿ÷∑
 164              		.loc 1 144 3 view .LVU31
 165 001e E0B2     		uxtb	r0, r4
 166 0020 FFF7FEFF 		bl	IIC_Send_Byte
 167              	.LVL18:
 145:Core/Src/24c02.c **** 	IIC_Wait_Ack(); 	 										  		   
 168              		.loc 1 145 2 view .LVU32
 169 0024 FFF7FEFF 		bl	IIC_Wait_Ack
 170              	.LVL19:
 146:Core/Src/24c02.c **** 	IIC_Send_Byte(DataToWrite);     //∑¢ÀÕ◊÷Ω⁄							   
 171              		.loc 1 146 2 view .LVU33
 172 0028 2846     		mov	r0, r5
 173 002a FFF7FEFF 		bl	IIC_Send_Byte
 174              	.LVL20:
 147:Core/Src/24c02.c **** 	IIC_Wait_Ack();  		    	   
 175              		.loc 1 147 2 view .LVU34
 176 002e FFF7FEFF 		bl	IIC_Wait_Ack
 177              	.LVL21:
 148:Core/Src/24c02.c ****   IIC_Stop();//≤˙…˙“ª∏ˆÕ£÷πÃıº˛ 
 178              		.loc 1 148 3 view .LVU35
 179 0032 FFF7FEFF 		bl	IIC_Stop
 180              	.LVL22:
 149:Core/Src/24c02.c **** 	delay_ms(10);	 
 181              		.loc 1 149 2 view .LVU36
 182 0036 0A20     		movs	r0, #10
 183 0038 FFF7FEFF 		bl	delay_ms
 184              	.LVL23:
 150:Core/Src/24c02.c **** }
 185              		.loc 1 150 1 is_stmt 0 view .LVU37
 186 003c 38BD     		pop	{r3, r4, r5, pc}
 187              		.cfi_endproc
 188              	.LFE132:
 190              		.section	.text.AT24C02_WriteLenByte,"ax",%progbits
 191              		.align	1
 192              		.global	AT24C02_WriteLenByte
 193              		.syntax unified
 194              		.thumb
 195              		.thumb_func
 196              		.fpu fpv4-sp-d16
 198              	AT24C02_WriteLenByte:
 199              	.LVL24:
ARM GAS  /tmp/ccNNHju4.s 			page 7


 200              	.LFB133:
 151:Core/Src/24c02.c **** 
 152:Core/Src/24c02.c **** /*****************************************************************************
 153:Core/Src/24c02.c ****  * @name       :void AT24C02_WriteLenByte(u16 WriteAddr,u32 DataToWrite,u8 Len)
 154:Core/Src/24c02.c ****  * @date       :2018-08-09 
 155:Core/Src/24c02.c ****  * @function   :begins to write data with a length of Len 
 156:Core/Src/24c02.c **** 								at the specified address in the AT24CXX
 157:Core/Src/24c02.c ****  * @parameters :WriteAddr:the address to start writing
 158:Core/Src/24c02.c **** 								DataToWrite:the header address of the data array 
 159:Core/Src/24c02.c **** 								Len:Length of data to be written(2 or 4)
 160:Core/Src/24c02.c ****  * @retvalue   :None
 161:Core/Src/24c02.c **** ******************************************************************************/ 
 162:Core/Src/24c02.c **** void AT24C02_WriteLenByte(u16 WriteAddr,u32 DataToWrite,u8 Len)
 163:Core/Src/24c02.c **** {  	
 201              		.loc 1 163 1 is_stmt 1 view -0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		.loc 1 163 1 is_stmt 0 view .LVU39
 206 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 207              	.LCFI3:
 208              		.cfi_def_cfa_offset 24
 209              		.cfi_offset 3, -24
 210              		.cfi_offset 4, -20
 211              		.cfi_offset 5, -16
 212              		.cfi_offset 6, -12
 213              		.cfi_offset 7, -8
 214              		.cfi_offset 14, -4
 215 0002 0746     		mov	r7, r0
 216 0004 0E46     		mov	r6, r1
 217 0006 1546     		mov	r5, r2
 164:Core/Src/24c02.c **** 	u8 t;
 218              		.loc 1 164 2 is_stmt 1 view .LVU40
 165:Core/Src/24c02.c **** 	for(t=0;t<Len;t++)
 219              		.loc 1 165 2 view .LVU41
 220              	.LVL25:
 221              		.loc 1 165 7 is_stmt 0 view .LVU42
 222 0008 0024     		movs	r4, #0
 223              	.LVL26:
 224              	.L8:
 225              		.loc 1 165 10 is_stmt 1 discriminator 1 view .LVU43
 226              		.loc 1 165 2 is_stmt 0 discriminator 1 view .LVU44
 227 000a AC42     		cmp	r4, r5
 228 000c 0AD2     		bcs	.L11
 166:Core/Src/24c02.c **** 	{
 167:Core/Src/24c02.c **** 		AT24C02_WriteOneByte(WriteAddr+t,(DataToWrite>>(8*t))&0xff);
 229              		.loc 1 167 3 is_stmt 1 discriminator 3 view .LVU45
 230              		.loc 1 167 52 is_stmt 0 discriminator 3 view .LVU46
 231 000e E100     		lsls	r1, r4, #3
 232              		.loc 1 167 48 discriminator 3 view .LVU47
 233 0010 26FA01F1 		lsr	r1, r6, r1
 234              		.loc 1 167 3 discriminator 3 view .LVU48
 235 0014 3819     		adds	r0, r7, r4
 236 0016 C9B2     		uxtb	r1, r1
 237 0018 80B2     		uxth	r0, r0
 238 001a FFF7FEFF 		bl	AT24C02_WriteOneByte
 239              	.LVL27:
ARM GAS  /tmp/ccNNHju4.s 			page 8


 165:Core/Src/24c02.c **** 	for(t=0;t<Len;t++)
 240              		.loc 1 165 16 is_stmt 1 discriminator 3 view .LVU49
 165:Core/Src/24c02.c **** 	for(t=0;t<Len;t++)
 241              		.loc 1 165 17 is_stmt 0 discriminator 3 view .LVU50
 242 001e 0134     		adds	r4, r4, #1
 243              	.LVL28:
 165:Core/Src/24c02.c **** 	for(t=0;t<Len;t++)
 244              		.loc 1 165 17 discriminator 3 view .LVU51
 245 0020 E4B2     		uxtb	r4, r4
 246              	.LVL29:
 165:Core/Src/24c02.c **** 	for(t=0;t<Len;t++)
 247              		.loc 1 165 17 discriminator 3 view .LVU52
 248 0022 F2E7     		b	.L8
 249              	.L11:
 168:Core/Src/24c02.c **** 	}												    
 169:Core/Src/24c02.c **** }
 250              		.loc 1 169 1 view .LVU53
 251 0024 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 252              		.loc 1 169 1 view .LVU54
 253              		.cfi_endproc
 254              	.LFE133:
 256              		.section	.text.AT24C02_ReadLenByte,"ax",%progbits
 257              		.align	1
 258              		.global	AT24C02_ReadLenByte
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 262              		.fpu fpv4-sp-d16
 264              	AT24C02_ReadLenByte:
 265              	.LVL30:
 266              	.LFB134:
 170:Core/Src/24c02.c **** 
 171:Core/Src/24c02.c **** /*****************************************************************************
 172:Core/Src/24c02.c ****  * @name       :u32 AT24CXX_ReadLenByte(u16 ReadAddr,u8 Len)
 173:Core/Src/24c02.c ****  * @date       :2018-08-09 
 174:Core/Src/24c02.c ****  * @function   :begins to read data with a length of Len 
 175:Core/Src/24c02.c **** 								at the specified address in the AT24CXX,
 176:Core/Src/24c02.c **** 								used to read 16bits or 32bits data
 177:Core/Src/24c02.c ****  * @parameters :ReadAddr:the address of start reading
 178:Core/Src/24c02.c **** 								len:Length of data to be read(2 or 4)
 179:Core/Src/24c02.c ****  * @retvalue   :Read data
 180:Core/Src/24c02.c **** ******************************************************************************/ 
 181:Core/Src/24c02.c **** u32 AT24C02_ReadLenByte(u16 ReadAddr,u8 Len)
 182:Core/Src/24c02.c **** {  	
 267              		.loc 1 182 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		.loc 1 182 1 is_stmt 0 view .LVU56
 272 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 273              	.LCFI4:
 274              		.cfi_def_cfa_offset 24
 275              		.cfi_offset 3, -24
 276              		.cfi_offset 4, -20
 277              		.cfi_offset 5, -16
 278              		.cfi_offset 6, -12
 279              		.cfi_offset 7, -8
ARM GAS  /tmp/ccNNHju4.s 			page 9


 280              		.cfi_offset 14, -4
 281 0002 0746     		mov	r7, r0
 282 0004 0E46     		mov	r6, r1
 183:Core/Src/24c02.c **** 	u8 t;
 283              		.loc 1 183 2 is_stmt 1 view .LVU57
 184:Core/Src/24c02.c **** 	u32 temp=0;
 284              		.loc 1 184 2 view .LVU58
 285              	.LVL31:
 185:Core/Src/24c02.c **** 	for(t=0;t<Len;t++)
 286              		.loc 1 185 2 view .LVU59
 184:Core/Src/24c02.c **** 	u32 temp=0;
 287              		.loc 1 184 6 is_stmt 0 view .LVU60
 288 0006 0020     		movs	r0, #0
 289              	.LVL32:
 290              		.loc 1 185 7 view .LVU61
 291 0008 0446     		mov	r4, r0
 292              	.LVL33:
 293              	.L13:
 294              		.loc 1 185 10 is_stmt 1 discriminator 1 view .LVU62
 295              		.loc 1 185 2 is_stmt 0 discriminator 1 view .LVU63
 296 000a B442     		cmp	r4, r6
 297 000c 0CD2     		bcs	.L16
 186:Core/Src/24c02.c **** 	{
 187:Core/Src/24c02.c **** 		temp<<=8;
 298              		.loc 1 187 3 is_stmt 1 discriminator 3 view .LVU64
 299              		.loc 1 187 7 is_stmt 0 discriminator 3 view .LVU65
 300 000e 0502     		lsls	r5, r0, #8
 301              	.LVL34:
 188:Core/Src/24c02.c **** 		temp+=AT24C02_ReadOneByte(ReadAddr+Len-t-1); 	 				   
 302              		.loc 1 188 3 is_stmt 1 discriminator 3 view .LVU66
 303              		.loc 1 188 37 is_stmt 0 discriminator 3 view .LVU67
 304 0010 B819     		adds	r0, r7, r6
 305 0012 80B2     		uxth	r0, r0
 306              		.loc 1 188 41 discriminator 3 view .LVU68
 307 0014 001B     		subs	r0, r0, r4
 308 0016 80B2     		uxth	r0, r0
 309              		.loc 1 188 9 discriminator 3 view .LVU69
 310 0018 0138     		subs	r0, r0, #1
 311 001a 80B2     		uxth	r0, r0
 312 001c FFF7FEFF 		bl	AT24C02_ReadOneByte
 313              	.LVL35:
 314              		.loc 1 188 7 discriminator 3 view .LVU70
 315 0020 2844     		add	r0, r0, r5
 316              	.LVL36:
 185:Core/Src/24c02.c **** 	for(t=0;t<Len;t++)
 317              		.loc 1 185 16 is_stmt 1 discriminator 3 view .LVU71
 185:Core/Src/24c02.c **** 	for(t=0;t<Len;t++)
 318              		.loc 1 185 17 is_stmt 0 discriminator 3 view .LVU72
 319 0022 0134     		adds	r4, r4, #1
 320              	.LVL37:
 185:Core/Src/24c02.c **** 	for(t=0;t<Len;t++)
 321              		.loc 1 185 17 discriminator 3 view .LVU73
 322 0024 E4B2     		uxtb	r4, r4
 323              	.LVL38:
 185:Core/Src/24c02.c **** 	for(t=0;t<Len;t++)
 324              		.loc 1 185 17 discriminator 3 view .LVU74
 325 0026 F0E7     		b	.L13
ARM GAS  /tmp/ccNNHju4.s 			page 10


 326              	.L16:
 189:Core/Src/24c02.c **** 	}
 190:Core/Src/24c02.c **** 	return temp;												    
 191:Core/Src/24c02.c **** }
 327              		.loc 1 191 1 view .LVU75
 328 0028 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 329              		.loc 1 191 1 view .LVU76
 330              		.cfi_endproc
 331              	.LFE134:
 333              		.section	.text.AT24C02_Check,"ax",%progbits
 334              		.align	1
 335              		.global	AT24C02_Check
 336              		.syntax unified
 337              		.thumb
 338              		.thumb_func
 339              		.fpu fpv4-sp-d16
 341              	AT24C02_Check:
 342              	.LFB135:
 192:Core/Src/24c02.c **** 
 193:Core/Src/24c02.c **** /*****************************************************************************
 194:Core/Src/24c02.c ****  * @name       :u8 AT24C02_Check(void)
 195:Core/Src/24c02.c ****  * @date       :2018-08-09 
 196:Core/Src/24c02.c ****  * @function   :Check that AT24CXX is normal or not,
 197:Core/Src/24c02.c **** 								Use AT24CXX's last address (255) to store the token,
 198:Core/Src/24c02.c **** 								if use the other 24C series, this address needs to be modified,
 199:Core/Src/24c02.c ****  * @parameters :None
 200:Core/Src/24c02.c ****  * @retvalue   :0-check successfully
 201:Core/Src/24c02.c **** 								1-check failed
 202:Core/Src/24c02.c **** ******************************************************************************/
 203:Core/Src/24c02.c **** u8 AT24C02_Check(void)
 204:Core/Src/24c02.c **** {
 343              		.loc 1 204 1 is_stmt 1 view -0
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 0, uses_anonymous_args = 0
 347 0000 08B5     		push	{r3, lr}
 348              	.LCFI5:
 349              		.cfi_def_cfa_offset 8
 350              		.cfi_offset 3, -8
 351              		.cfi_offset 14, -4
 205:Core/Src/24c02.c **** 	u8 temp;
 352              		.loc 1 205 2 view .LVU78
 206:Core/Src/24c02.c **** 	temp=AT24C02_ReadOneByte(255);//±‹√‚√ø¥Œø™ª˙∂º–¥AT24CXX			   
 353              		.loc 1 206 2 view .LVU79
 354              		.loc 1 206 7 is_stmt 0 view .LVU80
 355 0002 FF20     		movs	r0, #255
 356 0004 FFF7FEFF 		bl	AT24C02_ReadOneByte
 357              	.LVL39:
 207:Core/Src/24c02.c **** 	if(temp==0X55)
 358              		.loc 1 207 2 is_stmt 1 view .LVU81
 359              		.loc 1 207 4 is_stmt 0 view .LVU82
 360 0008 5528     		cmp	r0, #85
 361 000a 0AD0     		beq	.L19
 208:Core/Src/24c02.c **** 	{
 209:Core/Src/24c02.c **** 		return 0;		   
 210:Core/Src/24c02.c **** 	}
 211:Core/Src/24c02.c **** 	else//≈≈≥˝µ⁄“ª¥Œ≥ı ºªØµƒ«Èøˆ
ARM GAS  /tmp/ccNNHju4.s 			page 11


 212:Core/Src/24c02.c **** 	{
 213:Core/Src/24c02.c **** 		AT24C02_WriteOneByte(255,0X55);
 362              		.loc 1 213 3 is_stmt 1 view .LVU83
 363 000c 5521     		movs	r1, #85
 364 000e FF20     		movs	r0, #255
 365              	.LVL40:
 366              		.loc 1 213 3 is_stmt 0 view .LVU84
 367 0010 FFF7FEFF 		bl	AT24C02_WriteOneByte
 368              	.LVL41:
 214:Core/Src/24c02.c **** 	  temp=AT24C02_ReadOneByte(255);	  
 369              		.loc 1 214 4 is_stmt 1 view .LVU85
 370              		.loc 1 214 9 is_stmt 0 view .LVU86
 371 0014 FF20     		movs	r0, #255
 372 0016 FFF7FEFF 		bl	AT24C02_ReadOneByte
 373              	.LVL42:
 215:Core/Src/24c02.c **** 		if(temp==0X55)
 374              		.loc 1 215 3 is_stmt 1 view .LVU87
 375              		.loc 1 215 5 is_stmt 0 view .LVU88
 376 001a 5528     		cmp	r0, #85
 377 001c 03D0     		beq	.L20
 216:Core/Src/24c02.c **** 		{
 217:Core/Src/24c02.c **** 			return 0;
 218:Core/Src/24c02.c **** 		}
 219:Core/Src/24c02.c **** 	}
 220:Core/Src/24c02.c **** 	return 1;											  
 378              		.loc 1 220 9 view .LVU89
 379 001e 0120     		movs	r0, #1
 380              	.LVL43:
 381              	.L18:
 221:Core/Src/24c02.c **** }
 382              		.loc 1 221 1 view .LVU90
 383 0020 08BD     		pop	{r3, pc}
 384              	.LVL44:
 385              	.L19:
 209:Core/Src/24c02.c **** 	}
 386              		.loc 1 209 10 view .LVU91
 387 0022 0020     		movs	r0, #0
 388              	.LVL45:
 209:Core/Src/24c02.c **** 	}
 389              		.loc 1 209 10 view .LVU92
 390 0024 FCE7     		b	.L18
 391              	.LVL46:
 392              	.L20:
 217:Core/Src/24c02.c **** 		}
 393              		.loc 1 217 11 view .LVU93
 394 0026 0020     		movs	r0, #0
 395              	.LVL47:
 217:Core/Src/24c02.c **** 		}
 396              		.loc 1 217 11 view .LVU94
 397 0028 FAE7     		b	.L18
 398              		.cfi_endproc
 399              	.LFE135:
 401              		.section	.text.AT24C02_Read,"ax",%progbits
 402              		.align	1
 403              		.global	AT24C02_Read
 404              		.syntax unified
 405              		.thumb
ARM GAS  /tmp/ccNNHju4.s 			page 12


 406              		.thumb_func
 407              		.fpu fpv4-sp-d16
 409              	AT24C02_Read:
 410              	.LVL48:
 411              	.LFB136:
 222:Core/Src/24c02.c **** 
 223:Core/Src/24c02.c **** /*****************************************************************************
 224:Core/Src/24c02.c ****  * @name       :void AT24C02_Read(u16 ReadAddr,u8 *pBuffer,u16 NumToRead)
 225:Core/Src/24c02.c ****  * @date       :2018-08-09 
 226:Core/Src/24c02.c ****  * @function   :begins to read out the specified number of data at 
 227:Core/Src/24c02.c **** 								the specified address in the AT24CXX
 228:Core/Src/24c02.c ****  * @parameters :ReadAddr:the address of start reading,it is 0~255 for 24c02
 229:Core/Src/24c02.c **** 								pBuffer:the header address of the data array 
 230:Core/Src/24c02.c **** 								NumToRead:Number of data to be read
 231:Core/Src/24c02.c ****  * @retvalue   :None
 232:Core/Src/24c02.c **** ******************************************************************************/
 233:Core/Src/24c02.c **** void AT24C02_Read(u16 ReadAddr,u8 *pBuffer,u16 NumToRead)
 234:Core/Src/24c02.c **** {
 412              		.loc 1 234 1 is_stmt 1 view -0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		.loc 1 234 1 is_stmt 0 view .LVU96
 417 0000 70B5     		push	{r4, r5, r6, lr}
 418              	.LCFI6:
 419              		.cfi_def_cfa_offset 16
 420              		.cfi_offset 4, -16
 421              		.cfi_offset 5, -12
 422              		.cfi_offset 6, -8
 423              		.cfi_offset 14, -4
 424 0002 0C46     		mov	r4, r1
 425 0004 1546     		mov	r5, r2
 235:Core/Src/24c02.c **** 	while(NumToRead)
 426              		.loc 1 235 2 is_stmt 1 view .LVU97
 427              	.LVL49:
 428              	.L23:
 429              		.loc 1 235 7 view .LVU98
 430 0006 4DB1     		cbz	r5, .L26
 236:Core/Src/24c02.c **** 	{
 237:Core/Src/24c02.c **** 		*pBuffer++=AT24C02_ReadOneByte(ReadAddr++);	
 431              		.loc 1 237 3 view .LVU99
 432              		.loc 1 237 14 is_stmt 0 view .LVU100
 433 0008 461C     		adds	r6, r0, #1
 434 000a B6B2     		uxth	r6, r6
 435              	.LVL50:
 436              		.loc 1 237 14 view .LVU101
 437 000c FFF7FEFF 		bl	AT24C02_ReadOneByte
 438              	.LVL51:
 439              		.loc 1 237 13 view .LVU102
 440 0010 04F8010B 		strb	r0, [r4], #1
 441              	.LVL52:
 238:Core/Src/24c02.c **** 		NumToRead--;
 442              		.loc 1 238 3 is_stmt 1 view .LVU103
 443              		.loc 1 238 12 is_stmt 0 view .LVU104
 444 0014 013D     		subs	r5, r5, #1
 445              	.LVL53:
 446              		.loc 1 238 12 view .LVU105
ARM GAS  /tmp/ccNNHju4.s 			page 13


 447 0016 ADB2     		uxth	r5, r5
 448              	.LVL54:
 237:Core/Src/24c02.c **** 		NumToRead--;
 449              		.loc 1 237 14 view .LVU106
 450 0018 3046     		mov	r0, r6
 451 001a F4E7     		b	.L23
 452              	.LVL55:
 453              	.L26:
 239:Core/Src/24c02.c **** 	}
 240:Core/Src/24c02.c **** }
 454              		.loc 1 240 1 view .LVU107
 455 001c 70BD     		pop	{r4, r5, r6, pc}
 456              		.loc 1 240 1 view .LVU108
 457              		.cfi_endproc
 458              	.LFE136:
 460              		.section	.text.AT24C02_Write,"ax",%progbits
 461              		.align	1
 462              		.global	AT24C02_Write
 463              		.syntax unified
 464              		.thumb
 465              		.thumb_func
 466              		.fpu fpv4-sp-d16
 468              	AT24C02_Write:
 469              	.LVL56:
 470              	.LFB137:
 241:Core/Src/24c02.c **** 
 242:Core/Src/24c02.c **** /*****************************************************************************
 243:Core/Src/24c02.c ****  * @name       :void AT24C02_Write(u16 WriteAddr,u8 *pBuffer,u16 NumToWrite)
 244:Core/Src/24c02.c ****  * @date       :2018-08-09 
 245:Core/Src/24c02.c ****  * @function   :begins to write the specified number of data at 
 246:Core/Src/24c02.c **** 								the specified address in the AT24CXX
 247:Core/Src/24c02.c ****  * @parameters :WriteAddr:the address of start writing,it is 0~255 for 24c02
 248:Core/Src/24c02.c **** 								pBuffer:the header address of the data array 
 249:Core/Src/24c02.c **** 								NumToRead:Number of data to be writen
 250:Core/Src/24c02.c ****  * @retvalue   :None
 251:Core/Src/24c02.c **** ******************************************************************************/   
 252:Core/Src/24c02.c **** void AT24C02_Write(u16 WriteAddr,u8 *pBuffer,u16 NumToWrite)
 253:Core/Src/24c02.c **** {
 471              		.loc 1 253 1 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		.loc 1 253 1 is_stmt 0 view .LVU110
 476 0000 70B5     		push	{r4, r5, r6, lr}
 477              	.LCFI7:
 478              		.cfi_def_cfa_offset 16
 479              		.cfi_offset 4, -16
 480              		.cfi_offset 5, -12
 481              		.cfi_offset 6, -8
 482              		.cfi_offset 14, -4
 483 0002 0446     		mov	r4, r0
 484 0004 0E46     		mov	r6, r1
 254:Core/Src/24c02.c **** 	while(NumToWrite--)
 485              		.loc 1 254 2 is_stmt 1 view .LVU111
 486              	.LVL57:
 487              	.L28:
 488              		.loc 1 254 7 view .LVU112
ARM GAS  /tmp/ccNNHju4.s 			page 14


 489              		.loc 1 254 18 is_stmt 0 view .LVU113
 490 0006 531E     		subs	r3, r2, #1
 491 0008 9DB2     		uxth	r5, r3
 492              	.LVL58:
 493              		.loc 1 254 7 view .LVU114
 494 000a 42B1     		cbz	r2, .L31
 255:Core/Src/24c02.c **** 	{
 256:Core/Src/24c02.c **** 		AT24C02_WriteOneByte(WriteAddr,*pBuffer);
 495              		.loc 1 256 3 is_stmt 1 view .LVU115
 496 000c 16F8011B 		ldrb	r1, [r6], #1	@ zero_extendqisi2
 497              	.LVL59:
 498              		.loc 1 256 3 is_stmt 0 view .LVU116
 499 0010 2046     		mov	r0, r4
 500 0012 FFF7FEFF 		bl	AT24C02_WriteOneByte
 501              	.LVL60:
 257:Core/Src/24c02.c **** 		WriteAddr++;
 502              		.loc 1 257 3 is_stmt 1 view .LVU117
 503              		.loc 1 257 12 is_stmt 0 view .LVU118
 504 0016 0134     		adds	r4, r4, #1
 505              	.LVL61:
 506              		.loc 1 257 12 view .LVU119
 507 0018 A4B2     		uxth	r4, r4
 508              	.LVL62:
 258:Core/Src/24c02.c **** 		pBuffer++;
 509              		.loc 1 258 3 is_stmt 1 view .LVU120
 254:Core/Src/24c02.c **** 	{
 510              		.loc 1 254 18 is_stmt 0 view .LVU121
 511 001a 2A46     		mov	r2, r5
 512 001c F3E7     		b	.L28
 513              	.L31:
 259:Core/Src/24c02.c **** 	}
 260:Core/Src/24c02.c **** }
 514              		.loc 1 260 1 view .LVU122
 515 001e 70BD     		pop	{r4, r5, r6, pc}
 516              		.loc 1 260 1 view .LVU123
 517              		.cfi_endproc
 518              	.LFE137:
 520              		.text
 521              	.Letext0:
 522              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 523              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 524              		.file 4 "Core/Inc/system_stm32f4xx.h"
 525              		.file 5 "Core/Inc/stm32f4xx.h"
 526              		.file 6 "Core/Inc/iic.h"
 527              		.file 7 "Core/Inc/delay.h"
ARM GAS  /tmp/ccNNHju4.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 24c02.c
     /tmp/ccNNHju4.s:18     .text.AT24C02_Init:0000000000000000 $t
     /tmp/ccNNHju4.s:26     .text.AT24C02_Init:0000000000000000 AT24C02_Init
     /tmp/ccNNHju4.s:47     .text.AT24C02_ReadOneByte:0000000000000000 $t
     /tmp/ccNNHju4.s:54     .text.AT24C02_ReadOneByte:0000000000000000 AT24C02_ReadOneByte
     /tmp/ccNNHju4.s:123    .text.AT24C02_WriteOneByte:0000000000000000 $t
     /tmp/ccNNHju4.s:130    .text.AT24C02_WriteOneByte:0000000000000000 AT24C02_WriteOneByte
     /tmp/ccNNHju4.s:191    .text.AT24C02_WriteLenByte:0000000000000000 $t
     /tmp/ccNNHju4.s:198    .text.AT24C02_WriteLenByte:0000000000000000 AT24C02_WriteLenByte
     /tmp/ccNNHju4.s:257    .text.AT24C02_ReadLenByte:0000000000000000 $t
     /tmp/ccNNHju4.s:264    .text.AT24C02_ReadLenByte:0000000000000000 AT24C02_ReadLenByte
     /tmp/ccNNHju4.s:334    .text.AT24C02_Check:0000000000000000 $t
     /tmp/ccNNHju4.s:341    .text.AT24C02_Check:0000000000000000 AT24C02_Check
     /tmp/ccNNHju4.s:402    .text.AT24C02_Read:0000000000000000 $t
     /tmp/ccNNHju4.s:409    .text.AT24C02_Read:0000000000000000 AT24C02_Read
     /tmp/ccNNHju4.s:461    .text.AT24C02_Write:0000000000000000 $t
     /tmp/ccNNHju4.s:468    .text.AT24C02_Write:0000000000000000 AT24C02_Write

UNDEFINED SYMBOLS
IIC_Init
IIC_Start
IIC_Send_Byte
IIC_Wait_Ack
IIC_Read_Byte
IIC_Stop
delay_ms
