Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May 25 14:25:34 2021
| Host         : praline running 64-bit Debian GNU/Linux 8.11 (jessie)
| Command      : upgrade_ip
| Device       : xc7vx690tffg1761-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ASICBuffer_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_ASICBuffer_0_1 (esa.informatik.tu-darmstadt.de:user:ASICBuffer:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May 25 13:28:36 2021
| Host         : praline running 64-bit Debian GNU/Linux 8.11 (jessie)
| Command      : upgrade_ip
| Device       : xc7vx690tffg1761-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ASICBuffer_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_ASICBuffer_0_1 (esa.informatik.tu-darmstadt.de:user:ASICBuffer:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May 25 11:36:33 2021
| Host         : praline running 64-bit Debian GNU/Linux 8.11 (jessie)
| Command      : upgrade_ip
| Device       : xc7vx690tffg1761-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ASICBuffer_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_ASICBuffer_0_1 (esa.informatik.tu-darmstadt.de:user:ASICBuffer:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May  4 14:46:48 2021
| Host         : praline running 64-bit Debian GNU/Linux 8.11 (jessie)
| Command      : upgrade_ip
| Device       : xc7vx690tffg1761-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ASICBuffer_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_ASICBuffer_0_1 (esa.informatik.tu-darmstadt.de:user:ASICBuffer:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May  4 13:33:10 2021
| Host         : praline running 64-bit Debian GNU/Linux 8.11 (jessie)
| Command      : upgrade_ip
| Device       : xc7vx690tffg1761-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ASICBuffer_0_1'

1. Summary
----------

SUCCESS in the conversion of design_1_ASICBuffer_0_1 (esa.informatik.tu-darmstadt.de:user:ASICBuffer:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Apr 27 14:59:38 2021
| Host         : praline running 64-bit Debian GNU/Linux 8.11 (jessie)
| Command      : upgrade_ip
| Device       : xc7vx690tffg1761-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ASICBuffer_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_ASICBuffer_0_1 (esa.informatik.tu-darmstadt.de:user:ASICBuffer:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_ASICBuffer_0_1'. These changes may impact your design.


-Upgraded port 'M00_AXI_rdata' width 32 differs from original width 128

-Upgraded port 'M00_AXI_wdata' width 32 differs from original width 128

-Upgraded port 'M00_AXI_wstrb' width 4 differs from original width 16







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Apr 27 14:40:34 2021
| Host         : praline running 64-bit Debian GNU/Linux 8.11 (jessie)
| Command      : upgrade_ip
| Device       : xc7vx690tffg1761-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ASICBuffer_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_ASICBuffer_0_1 (esa.informatik.tu-darmstadt.de:user:ASICBuffer:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_ASICBuffer_0_1'. These changes may impact your design.


-Upgraded port 'S00_AXI_rdata' width 32 differs from original width 64

-Upgraded port 'S00_AXI_wdata' width 32 differs from original width 64

-Upgraded port 'S00_AXI_wstrb' width 4 differs from original width 8







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Apr 27 11:30:24 2021
| Host         : praline running 64-bit Debian GNU/Linux 8.11 (jessie)
| Command      : upgrade_ip
| Device       : xc7vx690tffg1761-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_ASICBuffer_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_1_ASICBuffer_0_1 (esa.informatik.tu-darmstadt.de:user:ASICBuffer:1.0 (Rev. 1)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_ASICBuffer_0_1'. These changes may impact your design.


-Upgraded port 'S00_AXI_araddr' width 6 differs from original width 2

-Upgraded port 'S00_AXI_awaddr' width 6 differs from original width 2


